Intel® OpenSource HD Graphics PRM

Volume 3 Part 3: PCH Display Registers [DevIBX]

For the all new 2010 Intel Core Processor Family Programmer's Reference Manual (PRM)

March 2010

Revision 1.0



Creative Commons License

You are free:

to Share — to copy, distribute, display, and perform the work

Under the following conditions:

Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Sandy Bridge chipset family, Havendale/Auburndale chipset family, Intel® 965 Express Chipset Family, Intel® G35 Express Chipset, and Intel® 965GMx Chipset Mobile Family Graphics Controller may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel and the Intel are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2010, Intel Corporation. All rights reserved.

Doc Ref #: IHD OS V3Pt3 3 10



Revision History

Document Number	Rev- Number	Description Re	vision Date
IHD_OS_V3Pt3_3_10	1.0	Initial release	March 2010

§§



1. PCH Display Registers [DevIBX]	6
1.1 Introduction and Register Summary	
1.1.1 Display Diagram	
1.1.2 Terminology	
1.1.3 Display Mode Set Sequence	8
1.1.4 Simultaneous Display Capabilities on a Single Display Pipe/Transcoder	g
2. South Shared Functions (C0000h-CFFFh)	10
2.1 Interrupt Control Registers	
2.1.1 South Display Engine Interrupt Registers Bit Definition	
2.2 GMBUS and I/O Control Registers (C5000h–C5FFFh)	
2.2.1 GPIO Pin Usage (By Functions)	
2.2.2 GPIO Pin Usage (By Device)	
2.3 Display Clock Control Registers (C6000h–C6FFFH)	
2.4 Panel Power Sequencing Registers	
2.5 Backlight Control Registers	
3. South Transcoder and Port Controls (E0000h–EFFFFh)	63
3.1 Transcoder A Timing	63
3.2 Transcoder A M/N Values	70
3.3 Transcoder A Video DIP	75
3.4 Transcoder B Timing	82
3.5 Transcoder B M/N Values	86
3.6 Transcoder B Video DIP	
3.7 CRT DAC	
3.8 HDMI port C	
3.9 HDMI port D	
3.9.1 HDMID—Digital Display Port D Register	
3.10 LVDS	105
4. South FDI Rx and Transcoder Control (F0000h-FBFFFh)	111
4.1.1 Display Transcoder A Control	
4.1.2 Display Transcoder B Control	
4.1.3 FDI A Receiver Control	
4.1.4 FDI B Receiver Control	
4.2 HD Audio Registers (E2000h–E2FFFh)	
4.2.1 Audio Configuration	
4.2.2 AUD_CONFIG_A—Audio Configuration – Transcoder A	
4.2.3 AUD_CONFIG_B—Audio Configuration – Transcoder B	
4.2.4 AUD_MISC_CTRL_A—Audio MISC Control for Transcoder A	
4.2.5 AUD_MISC_CTRL_B—Audio MISC Control for Transcoder B	
4.2.6 AUD_VID_DID—Audio Vendor ID / Device ID	135
4.2.7 AUD_RID—Audio Revision ID	
4.2.8 AUD_PWRST—Audio Power State (Function Group, Convertor, Pin Widget)	137
4.2.9 AUD_PORT_EN_HD_CFG — Audio Port Enable HDAudio Config	
4.2.10 AUD_OUT_DIG_CNVT_A—Audio Digital Converter – Conv A	141
4.2.11 AUD_OUT_DIG_CNVT_B—Audio Digital Converter – Conv	143
4.2.12 AUD_OUT_CH_STR—Audio Channel ID and Stream ID	
4.2.13 AUD OUT STR DESC A—Audio Stream Descriptor Format – Cony A	146



5

4.6	DP_BUFTRANS—DisplayPort Buffer Translation		
	5.3 DPD_AUX_CH_DATA—Display Port D AUX Data Ro	egisters	186
4.	5.2 DPD_AUX_CH_CTL—Display Port D AUX Channel		
	5.1 DPD—DisplayPort D Control Register		
4.5	DPD Control and Aux Channel		
	4.3 DPC_AUX_CH_DATA—Display Port C AUX Data Ro		
	4.2 DPC_AUX_CH_CTL—Display Port C AUX Channel		
	4.1 DPC—Display Port C Control Register		
	DPC Control and Aux Channel		
	3.3 DPB_AUX_CH_DATA—Display Port B AUX Data Re		
	3.2 DPB_AUX_CH_CTL—Display Port B AUX Channel		
	3.1 DPB—DisplayPort B Control Register		
	DPB Control and Aux Channel		
	2.22		
	2.21		
	2.20		
	2.19 AUD_HDMIW_STATUS—Audio HDMI Status		
	2.18 AUD_CNTL_ST2— Audio Control State 2		
	2.17 AUD_CNTL_ST_B—Audio Control State Register -		
	2.16 AUD_CNTL_ST_A—Audio Control State Register -		
	2.15 AUD_PINW_CONNLNG_SEL—Audio Connection S		
• •	2.14 AUD_OUT_STR_DESC_B—Audio Stream Descrip		



6

1. PCH Display Registers [DevIBX]

1.1 Introduction and Register Summary

This chapter contains the register descriptions for the display portion of a family of integrated graphics devices. These registers do vary by devices within the family of devices so special attention needs to be paid to which devices use which registers and register fields.


Different devices within the family may add, modify, or delete registers or register fields relative to another device in the same family based on the supported functions of that device. Additional information on the use and programming of these registers can be found in the display chapter.

The following table contains the sections break down where the register information is contained within this chapter:

Address Range	Description
C0000h-CFFFFh	Shared Functions
D0000h-DFFFFh	Messages
E0000h-EFFFFh	Transcoder and Port Controls
F0000h-FBFFFh	Transcoder and FDI Rx Controls
FC000h-FFFFFh	AFE Registers



1.1.1 Display Diagram



The display engine plane and pipe functions are in the CPU and most of the port functions are in the PCH.

FDI transfers pixel data from the CPU Display Engine (Tx - transmit side) to the PCH Display Engine (Rx - receive side). Sync signals control the pixel flow over FDI.

A pipe in the CPU Display Engine connects to a transcoder in the PCH Display Engine through the FDI interface.

The CPU Display Engine is also called the "North Display".

The PCH Display Engine is also called the "South Display".



1.1.2 Terminol ogy

Description	Software Use	Should be implemented as
Read/Write	This bit can be read or written.	
Reserved:	Don't assume a value for these bits. Writes have no effect.	Writes are ignored. Reads return zero.
Reserved: write as zero, must be zero, or MBZ	Software must always write a zero to these bits. This allows new features to be added using these bits that will be disabled when using old software and as the default case.	Writes are ignored. Reads return zero. Maybe be connected as Read/Write in future projects.
Reserved: software must preserve contents	Software must write the original value back to this bit. This allows new features to be added using these bits.	Read only Read/Write.
Read Only	This bit is read only. The read value is determined by hardware. Writes to this bit have no effect.	According to each specific bit. The bit value is determined by hardware and not affected by register writes to the actual bit.
Read/Clear	This bit can be read and writes to it with a one cause the bit to clear.	Hardware events cause the bit to be set and the bit will be cleared on a write operation where the corresponding bit has a one for a value.
Double Buffered	Write when desired. Read gives the unbuffered value (written value) unless specified otherwise. Written values will update to take effect after a certain point. Some have a specific arming sequence where a write to another register is required before the update can take place. This is used to ensure atomic updates of several registers.	Two stages of registers used. First stage is written into and used for readback (unless specified otherwise). First stage value is transferred into second stage at the update point. Second stage value is used to control hardware. Arm/disarm flag needed for specific arming sequences.

1.1.3 Display Mode Set Sequence

See the CPU Display Registers Bspec.



1.1.4 Simultaneous Display Capabilities on a Single Display Pipe/Transcoder

Embe	dded DP (on CPU)	Inte- grated LVDS	DP CRT	
Embedded DP (CPU)		No (6)	No (6)	No (6)
Integrated LVDS			No (2, 7)	No (3, 7)
DP			No(3, 5, 7)	No (4, 7)
CRT				

Shading: Rose = Does not work, Yellow = Some cases work, Green = works

- 2) No internal LVDS, HDMI. DP optionally has SSC.
- 6) Digital ports are multiplexed on the same pins, only works if ports are different.
- 7) Embedded DP is on the CPU; can not share the link.
- 8) Dithering, range correction, and gamma are done in the CPU; the display with lower bpp can truncate or the display with higher bpp can lose bits. One of the displays dictates range and gamma.
- 9) No DisplayPort allowed with other port on the same pipe/transcoder.
- 10) No HDMI allowed with another HDMI on the same transcoder.



2. South Shared Functions (C0000h-CFFFFh)

2.1 Interrupt Control Registers

2.1.1 South Display Engine Interrupt Registers Bit Definition

South D	isplay Er	ngine Int	errupt Cont	rol Reg	isters	Bit Defi	nition		
Project:	All		Project:	All					
South Disp together to Registers.	lay Engine (s generate the	SDE) interrue South/PC	upt bits come fro H Display Interru	m events v ipt Event w	vithin the hich will	south disp appear in t	lay engine he Display	e. The / Engin	SDEIIR is ORed e Interrupt Control
hit to be se	t šo all PCH	l Display Int	splay interrupt w errupts, includin use the DEIIR to	a back to h	e North [ack inter	Display IIR rupts, mus	(DEIIR) Potential (DEIIR) to be cleared	CH Dised in th	splay Interrupt event e SDEIIR before a
The South	Display Engi	ine Interrup	t Control Registe	ers all shar	e the sam	ne bit defin	itions from	this ta	ıble.
Bit Des	on cripti	Bit	Description						
31:28	Reserved	l					Project:	All	Format:
27	audio_Po	wer_State	_change_Port_l	D			Project:	All	Format:
	This is an	active high	pulse when ther	e is a pow	er state c	hange for	audio for p	ort D.	
26	audio_Po	wer_State	_change_Port_0	С			Project:	All	Format:
	This is an	active high	pulse when ther	e is a pow	er state c	hange for	audio for p	ort C.	
25	audio_Po	wer_State	_change_Port_l	В			Project:	All	Format:
	This is an	active high	pulse when ther	e is a pow	er state c	hange for	audio for p	ort B.	
24	Gmbus						Project:	All	Format:
	This is an register or	•	pulse when any	of the eve	nts unma	sked even	ts in GMB	US4 In	terrupt Mask
23	Reserved				_		Project:	All	Format:
22	Reserved	I							
21	audio_Tra	anscoder_l	В				Project:	All	Format:
	This is an	active high	level caused wh	en audio p	rotection	is turned of	on for trans	scoder	B.
				•					



This is an active high level caused when audio protection is Poison	turned on for trans		
Poison	tarriod orr for traine	scoder	A.
	Project:	All	Format:
This is an active high pulse on receiving the poison messag	je.		
Reserved	Project:	All	Format:
FDI_RXB(combined)	Project:	All	Format:
This is an active high level while any of the FDI_RXB_IIR bi	ts are set		
FDI_RXA(combined)	Project:	All	Format:
This is an active high level while any of the FDI_RXA_IIR bi	its are set		
AUX_Channel_D	Project:	All	Format:
This is an active high pulse on the AUX D done event			
AUX_Channel_C	Project:	All	Format:
This is an active high pulse on the AUX C done event			
AUX_Channel_B	Project:	All	Format:
This is an active high pulse on the AUX B done event			
Reserved Project: All	For	mat:	
CRT_Hotplug	Project:	All	Format:
status as of the last detection cycle. The unmasked IIR is s	et on the rising or f		
DP/HDMI/DVI_D_Hotplug	Project:	All	Format:
DP/HDMI/DVI_C_Hotplug	Project:	All	Format:
DP/HDMI/DVI_B_Hotplug	Project:	All	Format:
Reserved Project: All	For	mat:	
SDVO_B_hotplug	Project:	All	Format:
	This is an active high level while any of the FDI_RXB_IIR bi FDI_RXA(combined) This is an active high level while any of the FDI_RXA_IIR bi AUX_Channel_D This is an active high pulse on the AUX D done event AUX_Channel_C This is an active high pulse on the AUX C done event AUX_Channel_B This is an active high pulse on the AUX B done event Reserved Project: All CRT_Hotplug The ISR is an active high level representing the ORed toget status as of the last detection cycle. The unmasked IIR is sor green channel detection status in the Analog display port by Intelligent of the project of the pr	This is an active high level while any of the FDI_RXB_IIR bits are set FDI_RXA(combined) Project: This is an active high level while any of the FDI_RXA_IIR bits are set AUX_Channel_D Project: This is an active high pulse on the AUX D done event AUX_Channel_C Project: This is an active high pulse on the AUX C done event AUX_Channel_B Project: This is an active high pulse on the AUX B done event Reserved Project: All For CRT_Hotplug Project: The ISR is an active high level representing the ORed together blue and greer status as of the last detection cycle. The unmasked IIR is set on the rising or or green channel detection status in the Analog display port Register. DP/HDMI/DVI_D_Hotplug Project: The ISR is an active high level representing the Digital Port D hotplug line whe hotplug detect input is enabled. The unmasked IIR is set on either a short or lestatus in the Digital Port Hot Plug Control Register. DP/HDMI/DVI_C_Hotplug Project: The ISR is an active high level representing the Digital Port C hotplug line whe hotplug detect input is enabled. The unmasked IIR is set on either a short or lestatus in the Digital Port Hot Plug Control Register. DP/HDMI/DVI_B_Hotplug Project: The ISR is an active high level representing the Digital Port B hotplug line whe hotplug detect input is enabled. The unmasked IIR is set on either a short or lestatus in the Digital Port Hot Plug Control Register. DP/HDMI/DVI_B_Hotplug Project: The ISR is an active high level representing the Digital Port B hotplug line whe hotplug detect input is enabled. The unmasked IIR is set on either a short or lestatus in the Digital Port Hot Plug Control Register. Project: The ISR is an active high level representing the Digital Port B hotplug line whe hotplug detect input is enabled. The unmasked IIR is set on either a short or lestatus in the Digital Port Hot Plug Control Register.	This is an active high level while any of the FDI_RXB_IIR bits are set FDI_RXA(combined) Project: All This is an active high level while any of the FDI_RXA_IIR bits are set AUX_Channel_D Project: All This is an active high pulse on the AUX D done event AUX_Channel_C Project: All This is an active high pulse on the AUX C done event AUX_Channel_B Project: All This is an active high pulse on the AUX B done event Reserved Project: All Format: CRT_Hotplug Project: All The ISR is an active high level representing the ORed together blue and green channel status as of the last detection cycle. The unmasked IIR is set on the rising or falling or green channel detection status in the Analog display port Register. DP/HDMI/DVI_D_Hotplug Project: All The ISR is an active high level representing the Digital Port D hotplug line when the I hotplug detect input is enabled. The unmasked IIR is set on either a short or long put status in the Digital Port Hot Plug Control Register. DP/HDMI/DVI_C_Hotplug Project: All The ISR is an active high level representing the Digital Port C hotplug line when the I hotplug detect input is enabled. The unmasked IIR is set on either a short or long put status in the Digital Port Hot Plug Control Register. DP/HDMI/DVI_B_Hotplug Project: All The ISR is an active high level representing the Digital Port B hotplug line when the I hotplug detect input is enabled. The unmasked IIR is set on either a short or long put status in the Digital Port Hot Plug Control Register. DP/HDMI/DVI_B_Hotplug Project: All The ISR is an active high level representing the Digital Port B hotplug line when the I hotplug detect input is enabled. The unmasked IIR is set on either a short or long put status in the Digital Port Hot Plug Control Register. Reserved Project: All Format: SDVO_B_hotplug Project: All



;	Transcoder_B_CRC_done	Project:	All	Format:
	This is an active high pulse on the Transcoder B CRC done.			
	Transcoder_B_CRC_error	Project:	All	Format:
	This is an active high pulse on the Transcoder B CRC error.			
	Transcoder_B_FIFO_underrun	Project:	All	Format:
	This is an active high level for the duration of the Transcode	r B FIFO und	errun	
	Transcoder_A_CRC_done	Project:	A II	Format:
	This is an active high pulse on the Transcoder A CRC done.			
	Transcoder_A_CRC_error	Project:	A II	Format:
	This is an active high pulse on the Transcoder A CRC error.			
	Transcoder_A_FIFO_underrun	Project:	A II	Format:
	This is an active high level for the duration of the Transcode	r A FIFO und	lerrun	



2.1.1.1 SDEISR — South Display Engine Interrupt Status Register

SDEISR — South Display Engine Interrupt Status Register

Register Type: MMIO
Address Offset: C4000h
Project: All

Default Value: 00000000h Access: Read Only

Size (in bits): 32

The ISR register contains the non-persistent value of all interrupt status bits. The IMR register selects which of these interrupt conditions are reported in the persistent IIR (i.e., set bits must be cleared by software). Bits in the IER are used to selectively enable IIR bits to cause CPU interrupts.

Bit De			scription	
31:0	South_Dis	splay_Engine_Interrupt_S	Status_Bits	
	Project:	All		
	Format:	South Display Engine Ir	nterrupt Control Registers Bit Definition Se	ee description above
	This field c	ontains the non-persistent	values of all interrupt status bits.	
	Value Na	me	Description	Projec
	0b	Condition Doesn't Exist	Interrupt Condition currently does not exist	st All
	1b	Condition Exists	Interrupt Condition currently exists	All
	Program	ming Notes		
	Some inp	-	rt pulses; therefore software should not expe	ect to use this registe



2.1.1.2 DEIMR — South Display Engine Interrupt Mask Register

SDEIMR — South Display Engine Interrupt Mask Register

Register Type: MMIO
Address Offset: C4004h
Project: All

Default Value: FFFEDFFFh

Access: R/W Size (in bits): 32

The IMR register is used by software to control which Interrupt Status Register bits are "masked" or "unmasked". "Unmasked" bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. "Masked" bits will not be reported in the IIR and therefore cannot generate CPU interrupts.

Bit De			scription	
31:0	South_Di	isplay_Engine	_Interrupt_Mask_Bits	
	Project:	All		
	Format:	South Displ	ay Engine Interrupt Control Registers Bit Definition See description	n above
	This field	contains a bit m	nask which selects which interrupt bits from the ISR are reported in th	e IIR.
	Value N	a me	Description	Project
	0b	Not Masked	Will be reported in the IIR	All
	1b	Masked	Will not be reported in the IIR	All



2.1.1.3 SDEIIR — South Display Engine Interrupt Identity Register

SDEIIR — South Display Engine Interrupt Identity Register

Register Type: MMIO
Address Offset: C4008h
Project: All
Default Value: 0000000

Default Value: 00000000h Access: R/W Clear Size (in bits): 32

The IIR register contains the interrupt bits that are "unmasked" by the IMR and thus can generate CPU interrupts (if enabled via the IER). When a CPU interrupt is generated, this should be the first register to be interrogated to determine the source of the interrupt. Writing a '1' into the appropriate bit position within this register clears interrupts.

Bit De			scription	
31:0	South_Dis	splay_Engine_Interrupt_I	dentity_Bits	
	Project:	All		
	Format:	South Display Engine In	nterrupt Control Registers Bit Definition See description	on above
	IMR. If en register wil	abled by the IER, bits set in	of the interrupt bits from the ISR which are "unmasked" n this register will generate a CPU interrupt. Bits set in t the interrupt condition is "cleared" via software by writing	this
	Value Na	()	Description	Project
		()	Description Interrupt Condition Not Detected	Project All



2.1.1.4 SDEIER — South Display Engine Interrupt Enable Register

SDEIER — South Display Engine Interrupt Enable Register

Register Type: MMIO
Address Offset: C400Ch
Project: All

Default Value: 00000000h Access: R/W Size (in bits): 32

The IER register contains an interrupt enable bit for each interrupt bit in the IIR register. A disabled interrupt will still appear in the Interrupt Identity Register to allow polling of interrupt sources.

Bit De	scription					
31:0	South_Dis	splay_Eng	jine_Interrupt_Enable_Bits			
	Project:	All				
	Format:	South [Display Engine Interrupt Control Registers Bit Definition S	See description above		
			er enable a CPU interrupt to be generated whenever the conjument of the co	orresponding bit in the		
	Value Na	me	Description	Project		
	0b	Disable	Disable	All		
	1b	Enable	Enable	All		



2.1.1.5 Digital Port Hot Plug Control Register

			Digital Port Hot Plug Control Register					
Register T Address O Project: Default Va Access: Size (in bit	ffset: C40 All lue: 000 R/W	030h 00000h						
Bit De			scription					
31:21	Reserved	l Proj	ect: All Format:					
20	Digital_P	ort_D_Hot	t_Plug_Detect_Input_Enable					
	Project:		All					
	Default Va	Default Value: 0b						
		he state of abled or no	the HPD buffer for the digital port. The buffer state is independent of wheat.	ther the				
	Value N	a me	Description	Project				
	0b	Disable	Buffer disabled	All				
	1b	Enable	Buffer enabled. Hot plugs bit reflect the electrical state of the HPD pin	All				
19:18	Digital_P	ort_D_Hot	t_Plug_Short_Pulse_Duration					
	Project:		All					
	Default Va	alue:	0b					
	These bits	s define the	e duration of the pulse defined as a short pulse.					
	Value N	a me	Description	Project				
	00b	2ms	2mS	All				
	01b	4.5ms	4.5mS	All				
	1	_	6mS	All				
	10b	6ms	6115	All				



		[Digital Por	t Hot Plug Control Register				
17:16	Digital_P	ort_D_Hot	_Plug_Interru	upt_Detect_Status				
	Project:		All					
	Default Va	alue:	0b					
	This reflects hot plug detect status on the digital port. Graphics software must write a one to these to clear the status. This bit is used for either monitor hotplug/unplug or for notification of a sink ever When either a long or short pulse is detected, one of these bits will set. These bits are ORed togeth to go to the main ISR hotplug register bit.							
	Value Na	a me		Description	Project			
	00b	No Detec	t	Digital port hot plug event not detected	All			
	X1b	Short Det	ect	Digital port short pulse hot plug event detected	All			
	1Xb	Long Det	ect	Digital port long pulse hot plug event detected	All			
15:13	Reserved	Proje	ect: All	Format:				
12	Digital_P	ort_C_Hot	_Plug_Detect	t_Input_Enable				
	Project:		All					
	Default Value: 0b							
		he state of abled or no		er for the digital port. The buffer state is independent of whe	ther the			
	Value Na	a me	Description	1	Project			
	0b	Disable	Buffer disab	led	All			
	1b	Enable	Buffer enabl	led. Hot plugs bit reflect the electrical state of the HPD pin	All			
11:10	Digital_P	ort_C_Hot	Plug_Short	_Pulse_Duration				
	Project:		All					
	Default Va	alue:	0b					
	These bits	define the	duration of the	ne pulse defined as a short pulse.				
	Value Na	a me	Description	1	Project			
	00b	2ms	2mS		All			
	01b	4.5ms	4.5mS		All			
	10b	6ms	6mS		All			
	11b	100ms	100mS		All			



	D	igital Port Hot Plug Control Register							
9:8	Digital_Port_C_Hot_	Plug_Interrupt_Detect_Status							
	Project:	All	All						
	Default Value:	0b							
	to clear the status. The When either a long or	This reflects hot plug detect status on the digital port. Graphics software must write a one to these bits to clear the status. This bit is used for either monitor hotplug/unplug or for notification of a sink event. When either a long or short pulse is detected, one of these bits will set. These bits are ORed together to go to the main ISR hotplug register bit.							
	Value Na me	Description	Project						
	00b No Detect	Digital port hot plug event not detected	All						
	X1b Short Dete	ct Digital port short pulse hot plug event detected	All						
	1Xb Long Detec	ct Digital port long pulse hot plug event detected	All						
7:5	Reserved Project	ct: All Format:							
4		Plug_Detect_Input_Enable							
	Project:	All							
	Default Value: 0b								
	Controls the state of the HPD buffer for the digital port. The buffer state is independent of whether the port is enabled or not.								
	Value Na me	Description	Project						
	0b Disable	Buffer disabled	All						
	1b Enable	Buffer enabled. Hot plugs bit reflect the electrical state of the HPD pin	All						
3:2	Digital_Port_B_Hot_Plug_Short_Pulse_Duration								
		These bits define the duration of the pulse defined as a short pulse.							
	00 = 2mS (Default)								
	01 = 4.5mS								
	10 = 6mS								
	11 = 100mS								
1:0		Plug_Interrupt_Detect_Status							
	Project:	All							
	Default Value: 0b This reflects but plus detect status on the digital part. Craphics software must write a one to those bits.								
	This reflects hot plug detect status on the digital port. Graphics software must write a one to these bits to clear the status. This bit is used for either monitor hotplug/unplug or for notification of a sink event. When either a long or short pulse is detected, one of these bits will set. These bits are ORed together to go to the main ISR hotplug register bit.								
	Value Na me	Description	Project						
	00b No Detect	Digital port hot plug event not detected	All						
	X1b Short Dete	ct Digital port short pulse hot plug event detected	All						



2.2 GMBUS and I/O Control Registers (C5000h-C5FFFh)

2.2.1 **GPIO Pin Usage (By Functions)**

GPIO pins allow the support of simple query and control functions such as DDC and I²C interface protocols. GPIO pins exist in pairs (for the most part) and provide a mechanism to control external devices through a register programming interface. GPIO pins can be set to a level or the value of the pin can be read. This allows for a "bit banging" version of an I2C interface to be implemented. An additional function of using the GMBUS engine to run the I2C protocols is also allowed. Refer to the *CSpec* for GPIO signal descriptions. Refer to the *Philips I2C-BUS SPECIFICATION version 2.1* for a description of the I2C bus and protocol.

The number and names of the GPIO pins vary from device type to device type. Some of the GPIO pins will be muxed with other functions and are only available when the other function is not being used. The following subsections describe the GPIO pin to register mapping for the various devices. OEMs have the ability to remap these functions onto other pins as long as the hardware limitations are observed.

2.2.2 **GPIO Pin Usage (By Device)**

Port Pi	n Use (Name)	GMBUS Use	sDVO Use	Internal Pullup	I ² C De	vice	Description
7	Reserved	No	No	No			
	Reserved						
6	Reserved	No	No	No			
	Reserved						
5	HDMI/DPD CTLDATA	Yes	No	No – weak pulldown on reset	Yes	All	DDC for HDMI connection via the integrated HDMI display port D
	HDMI/DPD CTLCLK			No	Yes		
4	SDVO/HDMIB CTLDATA	Yes	Yes	No – weak pulldown on reset	Yes	All	Used for programming SDVO/HDMI device via GMBUS protocol. The SDVO device provides extension of this to the EEROM, DDC.
	SDVO/HDMIB CTLCLK			No	Yes		
3	HDMI/DPC CTLDATA	Yes	No	No – weak pulldown on reset	Yes	All	DDC for HDMI connection via the integrated HDMI display port C.



Port Pi	n Use (Name)	GMBUS Use	sDVO Use	Internal Pullup	I ² C De	vice	Description
	HDMI/DPC CTLCLK			No	Yes		
2	LVDS DDC Data (DDCLDATA)	Yes	No	No	Yes	All	DDC for Digital Display connection via the integrated LVDS
	LVDS DDC Clock (DDCLCLK)				Yes		
1	I2C Data (LCLKCTRLB)	Yes	No	No	Yes	All	For control of SSC clock generator devices on motherboard. Support can be optionally i2c or control level.
	I2C Clock (LCLKCTRLA)				Yes		
0	DAC DDC Data (DDCADATA)	Yes	No	No	Yes	All	DDC for Analog monitor (VGA) connection. This cannot be shared with other DDC or I2C pairs due to legacy monitor issues.
	DAC DDC Clock				Yes		
	(DDCACLK)						



2.2.2.1 **GPIO Control Registers**

The number of registers and their usage may change with each product.

			GPIO C	ontrol R	Register F	ormat		
Project:	All							
Bit De					scription			
31:13	Reserved	Project:	All				Format:	MBZ
12	GPIO_Data	_ln	Project:	All	Access:	Read Only	/	
	This is the v	alue that is s	sampled on	the GPIO_	Data pin as	an input.		
		synchronize t is undefined		re Clock do	omain. Beca	use the defa	ult setting is	this buffer is an
11	GPIO_Data	_Value	Project:	All	Access:	R/W		
	Default Valu	e:	1b					
	the register actually writ	if GPIO DAT	A MASK is gister and t	also asse	rted. The val	ue will appea	r on the pin	is only written into if this data value is alue that will
								he hardware ternal pull-ups on
10	GPIO_Data	_Mask						
10	5							
	Project:		All					
	Access:		All Write Onl	y				
	I -	e:		у				
	Access: Default Valu This is a ma		Write Onl 0b ermine whet	ther the GP		ALUE bit sho	uld be writte	n into the register.
	Access: Default Valu This is a ma	sk bit to dete	Write Onl 0b ermine whet and when re	ther the GP		ALUE bit sho		n into the register. Project
	Access: Default Valu This is a ma This value is	sk bit to dete s not stored a	Write Onl 0b ermine whet and when re	ther the GF ead returns			F	·
	Access: Default Valu This is a ma This value is Value Na	sk bit to dete s not stored a	Write Onl 0b ermine whet and when re De	ther the GF ead returns escription o NOT write	0.	Value bit	F ,	Project
9	Access: Default Valu This is a ma This value is Value Na 0b 1b	sk bit to dete s not stored a me No Write Write	Write Onl 0b ermine whet and when re De W	ther the GF ead returns escription o NOT write	0. e GPIO Data	Value bit	F ,	Project All
9	Access: Default Valu This is a ma This value is Value Na 0b 1b	sk bit to dete s not stored a me No Write	Write Onl 0b ermine whet and when re De W	ther the GF ead returns escription o NOT write	0. e GPIO Data	Value bit	F ,	Project All
9	Access: Default Value This is a ma This value is Value Na 0b 1b GPIO_Data	sk bit to dete s not stored a me No Write Write	Write Onl 0b ermine whet and when re Do W	ther the GF ead returns escription o NOT write	0. e GPIO Data	Value bit	F ,	Project All
9	Access: Default Value This is a ma This value is Value Na 0b 1b GPIO_Data Project:	sk bit to determent of the second stored at the second stored stored at the second stored sto	Write Onl Ob ermine whetend when re Do W Value All	ther the GF ead returns escription o NOT write	0. e GPIO Data	Value bit	F ,	Project All
9	Access: Default Value This is a ma This value is Value Na 0b 1b GPIO_Data Project: Access: Default Value This is the vonly written	sk bit to determine some No Write Write Direction_Vee: alue that sho	Write Onl Ob ermine whetend when re Do W Value All R/W Ob ould be usedster if GPIO	cher the GF ead returns escription o NOT write rite GPIO I	o. e GPIO Data Data Value b the output er	Value bit t. nable of the C	F A A GPIO Data pi serted. The v	Project All All in. This value is value that will
9	Access: Default Value This is a ma This value is Value Na 0b 1b GPIO_Data Project: Access: Default Value This is the vonly written	sk bit to determine some No Write Write Direction_V e: alue that sho into the regis	Write Onl Ob ermine wheten re and when re Do W Value All R/W Ob ould be used ter if GPIO ned by whaten	cher the GF ead returns escription o NOT write rite GPIO I	o. e GPIO Data Data Value b the output er	Value bit t. nable of the C	F A A SPIO Data pi serted. The v A VALUE bit	Project All All in. This value is value that will
9	Access: Default Value This is a ma This value is Value Na 0b 1b GPIO_Data Project: Access: Default Value This is the vonly written appear on the	me No Write Write Direction_V e: alue that sho into the regis ne pin is defin	Write Onl Ob ermine whether the only only only only only only only only	cher the GP ead returns escription o NOT write rite GPIO I	o. e GPIO Data Data Value b the output er	Value bit t. nable of the C K is also as:	F GPIO Data pi serted. The v A VALUE bit	Project All All in. This value is value that will it.



		GP	PIO Control Register Format	
8	GPIO_Data	_Direction_Masl	k	
	Project:	All		
	Access:	Wı	rite Only	
	Default Valu	ue: 0b		
			ne whether the GPIO DIRECTION VALUE bit shou red and when read always returns 0.	ld be written into the
	Value Na	me	Description	Project
	0b	No Write	Do NOT write GPIO Data Direction Value bit	All
	1b	Write	Write GPIO Data Direction Value bit	All
7:5	Reserved	Project:	All Form	nat: MBZ
4	GPIO_Cloc	: k_Data_In Pro	oject: All Access: Read Only	
	This is the	value that is samp	oled on the GPIO Clock pin as an input.	
		s synchronized to it is undefined at	the Core Clock domain. Because the default setti reset.	ing is this buffer is an
3	GPIO_Cloc	k_Data_Value	Project: All Access: R/W	
	Default Valu	ie:	1b	
	the register value is act	if GPIO Clock D	be place on the GPIO Clk pin as an output. This va ATA MASK is also asserted. The value will appear is register and the GPIO Clock DIRECTION VALU output.	r on the pin if this data
			ult clock data value is programmed to '1' in hardwa ne I2C interface defaults to a '1'. (this mimics the I2	
2	GPIO_Cloc	k_Data_Mask		
	Project:	All		
	Access:	Wı	rite Only	
	Default Valu	ue: 0b		
			ne whether the GPIO Clock DATA VALUE bit shound and when read always returns 0.	uld be written into the
	Value Na	me	Description	Project
	0b	No Write	Do NOT write GPIO Clock Data Value bit	All



GPIO Control Register Format 1 GPIO_Clock _Direction_Value Project: ΑII R/W Access: 0b Default Value: This is the value that should be used to define the output enable of the GPIO Clock pin. This value is only written into the register if GPIO Clock DIRECTION MASK is also asserted. The value that will appear on the pin is defined by what is in the register for the GPIO Clock DATA VALUE bit. Value Na me Description **Project** 0b Pin is configured as an input and the output driver is set to tri-state Input ΑII 1b Output Pin is configured as an output ΑII 0 GPIO_Clock_Direction_Mask Project: ΑII Access: Write Only Default Value: This is a mask bit to determine whether the GPIO Clock DIRECTION VALUE bit should be written into the register. This value is not stored and when read returns 0. Description **Project** Value Na me 0b No Update Do NOT update the GPIO Clock Direction Value bit on a write ΑII 1b Update Update the GPIO Clock Direction Value bit. on a write operation ΑII to this register



GPIO Control Registers

Register Type: MMIO
Address Offset: C5010h
Project: All

Default Value: 000U1000b Access: R/W Size (in bits): 6x32

These registers define the control of sets of the "general purpose" I/O pins. Each register controls a pair of pins that can be used for general purpose control, but most are designated for specific functions according to the requirements of the device and the system that the device is in. Each pin of the two pin pair is designated as a clock or data for descriptive purposes. See the table at the beginning of this section to determine for each product which pins/registers are supported and their intended functions. **Board design variations are possible and would affect the usage of these pins.**

The registers that control digital display (HDMI, displayport) pins should only be utilized if the related Digital Port detected bit in the related control register is set to 1.

DWord Bi	t				Description	
0	31:0	GPIOCTL_0	Project:	All	Format:	GPIO Control Register Format
1	31:0	GPIOCTL_1	Project:	All	Format:	GPIO Control Register Format
2	31:0	GPIOCTL_2	Project:	All	Format:	GPIO Control Register Format
3	31:0	GPIOCTL_3	Project:	All	Format:	GPIO Control Register Format
4	31:0	GPIOCTL_4	Project:	All	Format:	GPIO Control Register Format
5	31:0	GPIOCTL_5	Project:	All	Format:	GPIO Control Register Format
6	31:0	GPIOCTL_6	Project:	All	Format:	GPIO Control Register Format
7	31:0	GPIOCTL_7	Project:	All	Format:	GPIO Control Register Format



2.2.3 GMBUS Controller Programming Interface

The GMBUS (Graphic Management Bus) can be used to indirectly access/control devices connected to a GMBUS bus as an alternate to bit-wise programming via software.

The GMBUS interface is I²C compatible. The basic features are listed as follow:

- 1. Works as the master of a single master bus.
- 2. The bus clock frequency is selectable by software to be 50KHz, 100KHz, 400KHz , and 1MHz
- 3. The GMBUS controller can be attached to the selected GPIO pin pairs.
- 4. 7 or 10-Bit Slave Address and 8- or 16-bit index.
- 5. Hardware byte counter to track the data transmissions/reception
- 6. Timing source from core display clock.
- 7. There is a double buffered data register and a 9 bit counter to support 0 byte to 256 byte transfers.
- 8. The slave device can cause a stall by pulling down the clock line (Slave Stall), or delay the slave acknowledge response.
- 9. The master controller detects and reports time out conditions for a stall from a slave device or delayed or missing slave acknowledge.
- 10. Interrupt may optionally be generated.
- 11. There is no support for ring buffer based operation of GMBUS. The GMBUS is controlled by a set of memory mapped IO registers. Status is reported through the GMBUS status register.

The byte counter register is a read/write register, and in receiving mode, is used to track the data bytes received. There is a status register to indicate the error condition, data buffer busy, time out, and data complete acknowledgement.



2.2.3.1 GMBUS0—GMBUS Clock/Port Select

GMBUS0—GMBUS Clock/Port Select

Register Type: MMIO
Address Offset: C5100h
Project: All
Default Value: 00000000h
Access: R/W

32

Size (in bits):

The GMBUSO register will set the clock rate of the serial bus and the device the controller is connected to. The clock rate options are 50 KHz, 100 KHz, 400 KHz, and 1MHz. This register should be set before the first data valid bit is set, because it will be read only at the very first data valid bit, and not read during the period of the transmission until stop is issued and next first data valid bit is set.

Bit De scription 31:11 Reserved Project: ΑII Format: 10:8 GMBUS_Rate_Select Project: ΑII **Default Value:** 0b These two bits select the rate that the GMBUS will run at. It also defines the AC timing parameters used. It should only be changed when between transfers when the GMBUS is idle. Description Value Na me **Project** 000b 100KHz 100 KHz ΑII 001b 50KHz 50 KHz ΑII 010b 400KHz 400 KHz ΑII 011b 1MHz Reserved ΑII 1XXb **RESERVED** Reserved ΑII 7 Hold_Time_extension Project: ΑII Default Value: 0b This bit selects the hold time on the data line driven from the GMBUS. Description **Project** Value Na me Hold time of Ons 0b 0ns ΑII 1b 300ns Hold time of 300ns ΑII ΑII 6:3 Reserved Project: Format:



GMBUS0—GMBUS Clock/Port Select

2:0 Pin_Pair_Select

Project: All Default Value: 0b

This field selects a GMBUS pin pair for use in the GMBUS communication. Use the table above to determine which pin pairs are available for a particular device and the intended function of that pin pair. Note that it is not a straight forward mapping of port numbers to pair select numbers.

Value N	la me	Description	Project
000b	None	None (disabled)	All
001b	LCTRCLK	LCTRCLKA, LCTRLCLKB SSC Clock Device	All
010b	Analog Mon	Dedicated Analog Monitor DDC Pins (DDC1DATA, DDC1CLK)	All
011b	LVDS	Integrated Digital Panel DDC Pins, LVDS	All
100b	Port C	Reserved	All
101b	Port B	Reserved	All
110b	Port D	Reserved	All
111b	Reserved	Reserved	All

2.2.3.2 GMBUS1—GMBUS Command/Status

GMBUS1—GMBUS Command/Status

Register Type: MMIO
Address Offset: C5104h
Project: All
Default Value: 00000000h

Access: R/W Protect

Size (in bits): 32

This register lets the software indicate to the GMBUS controller the slave device address, register index, and indicate when the data write is complete.

When the SW_CLR_INT bit is asserted, all writes to the GMBUS2, GMBUS3, and GMBUS4 registers are discarded. The GMBUS1 register writes to any other bit except the SW_CLR_INT are also lost. Reads to these registers always work normally regardless of the state of the SW_CLR_INT bit.



Bit De		scription							
31	Software_Clear_Interrupt(SW_CLR_INT)								
	Project:		All						
	Access:		R/W						
	Default Va	lue:	0b						
	GMBUS co	ust be clear fontroller. The vers a NAC	or normal operation. Setting the bit then clearing it acts as local reset to is bit is commonly used by software to clear a BUS_ERROR when a sla K.	the ve					
	Value Na	n me	Description	Project					
	0b	Clear HW_RDY	If this bit is written as a zero when its current state is a one, will clear the HW_RDY bit and allows register writes to be accepted to the GMBUS registers (Write Protect Off). This bit is cleared to zero when an event causes the HW_RDY bit transition to occur.	All					
	1b	Assert HW_RDY	Asserted by software after servicing the GMBUS interrupt. Setting this bit causes the INT status bit to be cleared. Setting (1) this bit also asserts the HW_RDY bit (until this bit is written with a 0). When this bit is set, no writes to GMBUS registers will cause the contents to change with the exception of this bit which can be written.	All					
30	Software_Ready(SW_RDY)								
	Project:		All						
	Default Va	lue:	0b						
	Data hand	shake bit use	ed in conjunction with HW_RDY bit.						
	Value Na	n me	Description	Proje					
	0b	De-Assert	De-asserted via the assertion event for HW_RDY bit	All					
	1b	SW Assert	When asserted by software, results in de-assertion of HW_RDY bit	All					
29	Enable_Ti	meout(ENT)						
	Project:		All						
	Default Va	lue:	0b						
	Enables timeout for slave response. When this bit is enabled and the slave device response has exceeded the timeout period, the GMBUS Slave Stall Timeout Error interrupt bit is set.								
	Value Na	ı me	Description	Proje					
	0b	Disable	Disable timeout counter	All					



GMBUS1—GMBUS Command/Status

27:25 Bus_Cycle_Select

Project: All Default Value: 0b

GMBUS cycle will always consist of a START followed by Slave Address, followed by an optional read or write data phase. A read cycle with an index will consist of a START followed by a Slave Address a WRITE indication and the INDEX and then a RESTART with a Slave Address and an optional read data phase. The GMBUS cycle will terminate either with a STOP or by entering a wait state. The WAIT state is exited by generating a STOP or by starting another GMBUS cycle.

This can only cause a STOP to be generated if a GMBUS cycle is generated, the GMBUS is currently in a data phase, or it is in a WAIT phase:

Note that the three bits can be decoded as follows:

27 = STOP generated

26 = INDEX used

25 = Cycle ends in a WAIT

	25 – Cych	25 = Cycle ends in a WATT							
	Value Na	a me	Description	Project					
	000b	No cycle	No GMBUS cycle is generated	All					
	001b	No Index, No Stop, Wait	GMBUS cycle is generated without an INDEX, with no STOP, and ends with a WAIT	All					
	010b	Reserved	Reserved	All					
	011b	Index, No Stop, Wait	GMBUS cycle is generated with an INDEX, with no STOP, and ends with a WAIT	All					
	100b	Gen Stop	Generates a STOP if currently in a WAIT or after the completion of the current byte if active	All					
	101b	No Index, Stop	GMBUS cycle is generated without an INDEX and with a STOP	All					
	110b	Reserved	Reserved	All					
	111b	Index, Stop	GMBUS cycle is generated with an INDEX and with a STOP	All					
24:16	Total_Byte_Count Project: All Format:								
	(9-bits) This determines the total number of bytes to be transferred during the DATA phase of a GMBI cycle. The DATA phase can be prematurely terminated by generating a STOP while in the DATA phase (see Bus Cycle Select). Do not change the value of this field during GMBUS cycles transaction								
15:8	8-bit_GMI	BUS_Slave_Regi	ster_Index(INDEX) Project: All Format:						
	used for th	ne WRITE portion	s of index to be used for the generated bus write transaction or the in of the WRITE/READ pair. It only has an effect if the enable Index bing a GMBUS transaction.						



GMBUS1—GMBUS Command/Status

GMBUS_Slave_Address_And_Direction

Project:

ΑII

Bits 7:1 = 7-bit GMBUS Slave Address (SADDR): When a GMBUS cycle is to be generated using the Bus Cycle Select field, this field specifies the value of the slave address that is to be sent out.

For use with 10-bit slave address devices, set this value to 11110XXb (where the last two bits (xx) are the two MSBs of the 10-bit address) and the slave direction bit to a write. This is followed by the first data byte being the 8 LSBs of the 10-bit slave address.

Bit 0 = Slave Direction Bit: When a GMBUS cycle is to be generated based on the Bus Cycle Select, this bit determines if the operation will be a read or a write. A read operation with the index enabled will perform a write with just the index followed by a re-start and a read. A 1 indicates that a Read from the slave device operation is to be performed. A 0 indicates that a Write to the slave device operation is to be performed.

Value Na	me	Description	Project
00000001b	General	General Call Address	All
0000000b	Start	Start Bye	All
0000001Xb	CBUS	CBUS Address	All
11110XXXb	10-bit	10-Bit addressing	All
Others	Reserved	Reserved	All

2.2.3.3 **GMBUS2—GMBUS Status Register**

		Ctatesa	
		STATILE	PAGISTAR
GMBU	132-	Jialus	Register

Register Type: MMIO Address Offset: C5108h **Project:** ΑII

Default Value: 00000800h Access: R/W Protect

Size (in bits):

7:0

scription **Bit De**

31:16 Reserved Project: ΑII Format:



			GMBU	S2—GMBUS Status Register				
15	INUSE							
ļ	Project:		All					
	Default V	alue:	0b					
	Software wishing to arbitrate for the GMBUS resource can poll this bit until it reads a zero and will then own usage of the GMBUS controller. This bit has no effect on the hardware, and is only used as semaphore among various independent software threads that don't know how to synchronize their use of this resource that may need to use the GMBUS logic. Writing a one to this bit is software's indication that the software use of this resource is now terminated and it is available for other clients.							
	Value Na me		Des	Description				
	0b	GMBUS is Acquired	that read	nd operation that contains a zero in this bit position indicates the GMBUS engine is now acquired and the subsequent dis of this register will now have this bit set. Writing a 0 to this has no effect.	All			
	1b	GMBUS ii Use	GMI Ond relin	nd operation that contains a one for this bit indicates that the BUS is currently allocated to someone else and "In use". Le set, a write of a 1 to this bit indicates that the software has equished the GMBUS resource and will reset the value of this to a 0.	All			
14	Hardware_Wait_Phase(HW_WAIT_PHASE)							
ļ	Project:		All	_ ,				
	Access:		Read C	Only				
ļ	Default V	alue:	0b					
				oftware can now choose to generate a STOP cycle or a repea another GMBUS transaction on the GMBUS.	ted start			
ļ	Value N	la me	Descrip	tion	Project			
	0b	No Wait	The GMI	BUS engine is not in a wait phase.	All			
	1b	Wait	the end	n GMBUS engine is in wait phase. Wait phase is entered at of the current transaction when that transaction is selected rminate with a STOP.	All			
13	Slave_Stall_Timeout_Error							
	Project:		All					
	Access:		Read C	Only				
	Default Value: 0b		0b	b				
		This bit indicates that a slave stall timeout has occurred. It is tied to the Enable Timeout (ENT) bit.						
İ	This bit in	ndicates that	t a slave s	tall timeout has occurred. It is tied to the Enable Timeout (EN	i) Dit.			
	This bit in		t a slave s	Description	Project			



12	GMBUS2—GMBUS Status Register GMBUS Interrunt Status								
12	Project:	GMBUS_Interrupt_Status Proiect: All							
	Access:		Read Only						
	Default V	alue:	0b						
	This bit in	ndicates that	an event that causes a GMBUS interrupt has occurred.						
	Value N	la me	Description	Projec					
	0b	No Interru	The conditions that could cause a GMBUS interrupt have not occurred or this bit has been cleared by software assertion of the SW_CLR_INT bit.	All					
	1b	Interrupt	GMBUS interrupt event occurred. This interrupt must have been one of the types enabled in the GMBUS4 register	All					
11	Hardwar	e_Ready(HV	N_RDY)						
	Project:		All						
	Access:		Read Only						
	Default V	alue:	1b See Description Below						
	SW_RDY	bit. When the	od of detecting when the current software client routine can proceed witl GMBUS operations. This data handshake bit is used in conjunction with his bit is asserted by the GMBUS controller, it results in the de-assertion	h the					
	SW_RDY SW_RDY This bit re	bit. When the bit. esumes to no	GMBUS operations. This data handshake bit is used in conjunction with his bit is asserted by the GMBUS controller, it results in the de-assertion ormal operation when the SW_CLR_INT bit is written to a 0.	h the n of the					
	SW_RDY SW_RDY This bit re	bit. When the bit. esumes to no	GMBUS operations. This data handshake bit is used in conjunction with his bit is asserted by the GMBUS controller, it results in the de-assertion formal operation when the SW_CLR_INT bit is written to a 0. Description	h the n of the Projec					
	SW_RDY SW_RDY This bit re	bit. When the bit. esumes to no	GMBUS operations. This data handshake bit is used in conjunction with his bit is asserted by the GMBUS controller, it results in the de-assertion ormal operation when the SW_CLR_INT bit is written to a 0.	h the n of the					
	SW_RDY SW_RDY This bit re	bit. When the bit. esumes to no	GMBUS operations. This data handshake bit is used in conjunction with his bit is asserted by the GMBUS controller, it results in the de-assertion formal operation when the SW_CLR_INT bit is written to a 0. Description Condition required for assertion has not occurred or when this bit	h the n of the Projec					
	SW_RDY SW_RDY This bit re	bit. When the bit. esumes to no	GMBUS operations. This data handshake bit is used in conjunction with his bit is asserted by the GMBUS controller, it results in the de-assertion formal operation when the SW_CLR_INT bit is written to a 0. Description Condition required for assertion has not occurred or when this bit is a one and:	h the n of the Projec					
	SW_RDY SW_RDY This bit re	bit. When the bit. esumes to no	GMBUS operations. This data handshake bit is used in conjunction with his bit is asserted by the GMBUS controller, it results in the de-assertion formal operation when the SW_CLR_INT bit is written to a 0. Description Condition required for assertion has not occurred or when this bit is a one and: - SW_RDY bit has been asserted - During a GMBUS read transaction, after the each read of the	h the n of the Projec					
	SW_RDY SW_RDY This bit re	bit. When the bit. esumes to no	GMBUS operations. This data handshake bit is used in conjunction with his bit is asserted by the GMBUS controller, it results in the de-assertion formal operation when the SW_CLR_INT bit is written to a 0. Description Condition required for assertion has not occurred or when this bit is a one and: - SW_RDY bit has been asserted - During a GMBUS read transaction, after the each read of the data register - During a GMBUS write transaction, after each write of the	h the n of the Projec					
	SW_RDY SW_RDY This bit re	bit. When the bit. esumes to no	GMBUS operations. This data handshake bit is used in conjunction with his bit is asserted by the GMBUS controller, it results in the de-assertion formal operation when the SW_CLR_INT bit is written to a 0. Description Condition required for assertion has not occurred or when this bit is a one and: - SW_RDY bit has been asserted - During a GMBUS read transaction, after the each read of the data register - During a GMBUS write transaction, after each write of the data register	h the n of the Projec					
	SW_RDY SW_RDY This bit re Value N	bit. When the bit. esumes to no	GMBUS operations. This data handshake bit is used in conjunction with his bit is asserted by the GMBUS controller, it results in the de-assertion formal operation when the SW_CLR_INT bit is written to a 0. Description Condition required for assertion has not occurred or when this bit is a one and: - SW_RDY bit has been asserted - During a GMBUS read transaction, after the each read of the data register - During a GMBUS write transaction, after each write of the data register - SW_CLR_INT bit has been cleared	h the n of the Projec All					
	SW_RDY SW_RDY This bit re Value N	bit. When the bit. esumes to no	GMBUS operations. This data handshake bit is used in conjunction with his bit is asserted by the GMBUS controller, it results in the de-assertion formal operation when the SW_CLR_INT bit is written to a 0. Description Condition required for assertion has not occurred or when this bit is a one and: - SW_RDY bit has been asserted - During a GMBUS read transaction, after the each read of the data register - During a GMBUS write transaction, after each write of the data register - SW_CLR_INT bit has been cleared This bit is asserted under the following conditions: - After a reset or when the transaction is aborted by the setting	h the n of the Projec All					
	SW_RDY SW_RDY This bit re Value N	bit. When the bit. esumes to no	GMBUS operations. This data handshake bit is used in conjunction with his bit is asserted by the GMBUS controller, it results in the de-assertion formal operation when the SW_CLR_INT bit is written to a 0. Description Condition required for assertion has not occurred or when this bit is a one and: - SW_RDY bit has been asserted - During a GMBUS read transaction, after the each read of the data register - During a GMBUS write transaction, after each write of the data register - SW_CLR_INT bit has been cleared This bit is asserted under the following conditions: - After a reset or when the transaction is aborted by the setting of the SW_CLR_INT bit	h the n of the Projec t All					



			GM	BUS2—GMBUS Status Register			
10	NAK_Indicator						
	Project: Al		All				
	Access:		Re	ead Only			
	Default V	alue:	0b				
	Value N	la me		Description	Project		
	0b	No bus	error	No bus error has been detected or SW_CLR_INT has been written as a zero since the last bus error	All		
	1b	No Ack		Set by hardware if any expected device acknowledge is not received from the slave within the timeout	All		
9	GMBUS_Active(GA)						
	Project:		All				
	Access:		Re	ead Only			
	Default V	alue:	0b				
	This is a status bit that indicates whether the GMBUS controller is in an IDLE state or not.						
	Value N	la me	Desci	ription	Project		
	0b	Idle	The G	SMBUS controller is currently IDLE	All		
	1b	Active		ndicates that the bus is in START, ADDRESS, INDEX, DATA, or STOP Phase. Set when GMBUS hardware is not IDLE.	All		
8:0	Current_Byte_Count						
	Project:			All			
	Access:			Read Only			
	hardware completic	e. Set to zon of each	ero at to byte of	the number of bytes currently transmitted/received by the GMBUS he start of a GMBUS transaction data transfer and incremented at the data phase. Note that because reads have internal storage, may be ahead of the data that has been accepted from the data reads that the content of the data reads are the content of the data that the content of the data reads are the content of the data reads are the content of	fter the the byte		



2.2.3.4 GMBUS3—GMBUS Data Buffer

GMBUS3—GMBUS Data Buffer

Register Type: MMIO
Address Offset: C510Ch
Project: All

Default Value: 00000000h
Access: R/W Protect

Size (in bits): 32

Double Buffer Update Point: Start of next Vblank

Double Buffer Armed By: HW_RDY

This is data read/write register. This register is double buffered. Bit 0 is the first bit sent or read, bit 7 is the 8th bit sent or read, all the way through bit 31 being the 32nd bit sent or read. For GMBUS write operations with a non-zero byte count, this register should be written with the data before the GMBUS cycle is initiated. For byte counts that are greater than four bytes, this register will be written with subsequent data only after the HW_RDY status bit is set indicating that the register is now ready for additional data. For GMBUS read operations, software should wait until the HW_RDY bit indicates that the register contains the next set of valid read data before reading this register.

Bit De				scription
31:24	Data Byte 3	Project:	All	Format:
23:16	Data Byte 2	Project:	All	Format:
15:8	Data Byte 1	Project:	All	Format:
7:0	Data Byte 0	Project:	All	Format:



2.2.3.5 GMBUS4—GMBUS Interrupt Mask

			BUS Interrupt Mask						
Register T	• •								
Address O Project:	Offset: C5110 All	Jh							
Default Va		000h							
Access:	R/W								
Size (in bit	s): 32								
Bit De			scription						
31:5	Reserved	Project: All	Format:						
4:0	Interrupt_N	lask							
	Project:	All							
	Default Valu	e: 0b							
		This field specifies which GMBUS interrupts events may contribute to the setting of GMBUS interrupt status bit in second level interrupt status register.							
	Value Na	me	Description	Project					
	0XXXXb	GMBUS Slave stall TO Disab	le Disable GMBUS Slave stall timeout interrupt	All					
	1XXXXb	GMBUS Slave stall TO Enabl	e Enable GMBUS Slave stall timeout interrupt	All					
	X0XXXb	GMBUS NAK Disable	Disable GMBUS NAK interrupt	All					
	X1XXXb	GMBUS NAK Enable	Enable GMBUS NAK interrupt	All					
	XX0XXb	GMBUS Idle Disable	Disable GMBUS Idle interrupt	All					
	XX1XXb	GMBUS Idle Enable	Enable GMBUS Idle interrupt	All					
	XXX0Xb	HW Wait Disable	Disable Hardware wait (GMBUS cycle without a stop has completed) Interrupt	All					
	XXX1Xb	HW Wait Enable	Enable Hardware wait (GMBUS cycle without a stop has completed) Interrupt	All					
			Disable Hardware ready (Data has been	All					
	XXXX0b	HW Ready Disable	transferred) interrupt	All					



2.2.3.6 GMBUS5—2 Byte Index Register

GMBUS5—2 Byte Index Register								
Register Ty	Register Type: MMIO							
Address Of	ffset: C5120h							
Project:	t: All							
Default Val	ue: 00000000h							
Access:	R/W							
Size (in bits	Size (in bits): 32							
This registe	er provides a method for the software indicate to the GMBUS controller the 2 byte device index.							
Bit De	scription							
31	2_Byte_Index_Enable Project: All Format:							
	When this bit is asserted (1), then bits 15:0 are used as the index. Bits 15:8 are used in the first byte which is the most significant index bits. The slave index in the GMBUS1<15:8> are ignored. Bits 7:0 are used in the second byte which is the least significant index bits.							
30:16	Reserved Project: All Format:							
15:0	2_Byte_Slave_Index Project: All Format:							
	This is the 2 byte index used in all GMBUS accesses when bit 31 is asserted (1).							



2.3 Display Clock Control Registers (C6000h-C6FFFH)

LVDS

Pixel Data Rate	Dot Clock	Dual Channel?	External Clock	Data Clock Rate	Multiplier
25-112MHz 25	-1 12MHz	NO 25-1	12MHz	175-784MHz	1x
80-224MHz 80	-2 24MHz	YES	80-224MHz	280-784MHz	1x

Display Modes	Display Clock Frequency Range (MHz)
CRT DAC	25-350
LVDS (Single Channel)	25-112
LVDS (Dual Channel)	80-224

The PLL frequency selection must be done such that the internal VCO frequency is within its limits. The PLL Frequency is based on the selected register and the following formula.

Reference Frequency: 120MHz for CRT and LVDS. 100MHz for the FDI.

 $DotClk_Frequency = (ReferenceFrequency * (5* (M1+2)+(M2+2)) / (N+2)) / (P1* P2)$

Item Un	its	Range	Notes
Dot Clock	Frequency	20-350	MHz (Combining ALL modes)
VCO	Frequency	1760-3510	MHz
N – Counter	Value	3-8	
M – Counter	Value	79-127	M=5*(M1+2)+(M2+2)
M1 and M2		M1 > M2	
M1	Value	12-22	
M2	Value	5-9	
P-Div	Value	5-80	Reserved
P-Div	Value	28-112	Combined P1 and P2 for LVDS mode
P1-Div	Value	1-8	All modes



2.3.1.1 DPLLA_CTRL—DPLL A Control Register

		DP	LLA_CTRL—DPLL A Control Registe	r	
Register T	уре:		MMIO		
Address O	ffset:	(C6014h		
Project:		-	All		
Default Va	lue:		04800080h		
Access:			R/W Protect		
Size (in bit	•		32		
	ffer Update	Point:	Transcoder A vertical blank, except as stated		
De			scription		
31	DPLL_VC	O_Enable			
	Project:		All		
	Access:		R/W		
	Default Va				
	This bit wi	ll enable or o	the display	clock to stop.	
	Value Na	a me	Description		Project
	0b	Disable	DPLL is disabled in its lowest power state		All
	1b	Enable	DPLL is enabled and operational		All
30	Reserved				
29:28	Reserved	Projec	t: All	Format:	MBZ
27:26	DPLLA_N	lode_Select	t		
	Project:	All			
	Default Va	lue: 01b	DPLLA in DAC /Integrated TV mode		
	Configure	the DPLLA	for various supported Display Modes		
	Value Na	a me	Description		Project
	00b	Reserved	Reserved		All
	01b	Non-LVDS	DPLLA in DAC /Integrated TV mode (default)		All
	10b	LVDS	DPLLA in LVDS mode		All
	11b	Reserved	Reserved		All
1					



25:24	FPAN/FPA1		A_CTRL—DPLL A Control Register Divide_LVDS_Mode				
20.24	Project:	_1 2_0100K_	All				
	Exists If:		DPLLA_CTRL: DPLLA_Mode_Select = 10b				
	Default Value	e:					
	Value Na	me	Description	Project			
	d00	Div 14	Divide by 14. This is used in Single-Channel LVDS	All			
	01b I	Div 7	Divide by 7. This is used in Dual-Channel LVDS	All			
	Others I	Reserved	Reserved	All			
25:24	FPA0/FPA1	_P2_Clock_	_Divide_NonLVDS_Mode				
	Project:		All				
	Exists If:		DPLLA_CTRL: DPLLA_Mode_Select != 10b				
	Default Value	э:	00b				
	Value Na	me	Description	Project			
	00b I	Div 10	Divide by 10. This is used when Dot Clock =< 270MHz DVI, DP, or DAC modes	All			
	Others I	Reserved	Reserved	All			
23:16	FPA0_P1_P	ost_Divisor					
	Project:		All				
	Default Value		80h Divide by eight				
	Writes to this byte finalize the write of m, n and p values into the PLL when the PLL is disabled. Writing to FPA1 when FPA0 is in use (or vice versa) is also allowed. Writes to this register take effect immediately.						
	Value Na	me	Description	Project			
	00000001b	1	Divide by one	All			
	00000010b	2	Divide by two	All			
	00000100b	3	Divide by three	All			
	00001000b	4	Divide by four	All			
	00010000b	5	Divide by five	All			
	00100000b	6	Divide by six	All			
	01000000b		Divide by seven	All			
	10000000b		Divide by eight (default)	All			
	Others	Illegal	Values are illegal and should not be used	All			



		DPLL	A_CTRL—DPLL A Control Register				
15:13	PLL_Refere	nce_Input_S	Select(NOT_DOUBLE_BUFFERED)				
	Project:		All				
	Default Valu	e:	000b				
			d be selected based on the display device that is being drive or CRT modes using the LCD panels for the integrated LVDS				
	Value Na	me	Description	Project			
	000b D	REFCLK	DREFCLK (default is 120 MHz) for DAC/DVI/DP/TV	All			
	001b S	Super SSC	120MHz super-spread clock	All			
	010b R	Reserved	Reserved	All			
	011b S	SC	Spread spectrum input clock (120MHz default) for LVDS/I	OP All			
	101b R	Reserved	Reserved	All			
	others N	lot Allowed	Not allowed	All			
12	Reserved	Project:	All Format:				
11:9	Reserved						
8	Reserved	Project:	All Format:	MBZ			
7:0	FPA1_P1_P	ost_Divisor					
	Project:		All				
	Default Valu	e:	80h Divide by eight				
		PA1 when FP	e the write of m, n and p values into the PLL when the PLL is A0 is in use (or vice versa) is also allowed. Writes to this re				
	Value Na	me	Description P	roject			
	00000001b	1	Divide by one	.II			
	00000010b	2	Divide by two	.II			
	00000100b	3	Divide by three	.II			
	00001000b	4	Divide by four A	.II			
	00010000b	5	Divide by five A	.II			
	00100000b	6	Divide by six	.II			
	01000000b	7	Divide by seven	.II			
	10000000b	8	Divide by eight (Default)	.II			
	Others	Illegal	Values are illegal and should not be used A				



2.3.1.2 DPLLB_CTRL—DPLL B Control Registers

		DPLL	B_CTRL—DPLL B Control Register	'S	
Register Ty	vpe:	MN	AIO		
Address O			018h		
Project:		All			
Security:		No	ne		
Default Val	ue:	048	800080h		
Access:		R/\	N		
Size (in bit		32			
Double Bu	ffer Update	Point: Tra	anscoder B vertical blank, except as stated		
Bit De			scription		
31	DPLLB_V	CO_Enable			
	Project:		All		
	Default Val	ue:	0b		
	See DPLLA	A description.			
	Value Na	me Des	cription		Project
	0b Di	sable DPL	L is disabled in it's lowest power state		All
	1b Er	nable DPL	L is enabled and operational		All
30	Reserved				
29:28	Reserved	Project:	All	Format:	MBZ
27:26	Project: Default Val	All ue: 01b A description	DPLLB in DAC/Integrated TV mode		
	Value Na	me	Description		Project
	00b	Reserved	Reserved		All
	01b	Non-LVDS	DPLLB in DAC/DP/Integrated TV mode (default)		All
	10b	LVDS	DPLLB in LVDS mode		All
	11b	Reserved	Reserved		All



25:24	FPB0/FPB1			
		_P2_Clock_	_Divide_LVDS_Mode	
	Project:		All	
	Exists If:		DPLLB_CTRL: DPLLB_Mode_Select = 10b	
	Default Valu	e:	00b	
	Value Na	me	Description	Project
	00b	Div 14	Divide by 14. This is used in Single-Channel LVDS	All
	01b	Div 7	Divide by 7. This is used in Dual-Channel LVDS	All
	Others	Reserved	Reserved	All
25:24	FPB0/FPB1	_P2_Clock_	_Divide_NonLVDS_Mode	
	Project:		All	
	Exists If:		DPLLB_CTRL: DPLLB_Mode_Select != 01b	
	Default Valu	e:	00b	
	Value	Name	Description	Project
	01b	Div 10	Divide by 10. Default setting for sDVO and displayport. Also used for DAC and &BI&HDMI modes with Dot Clock <= 225MHz.	All
	Others	Div 5	Divide by 5. This is used in DAC and &BI&HDMI modes with Dot Clock > 225MHz.	All
	00b	Reserved	Reserved	All
23:16	FPB0_P1_P	ost_Divisor		
	Project:		All	
	Default Valu See DPLLA		80h Divide by eight	
	Value Na	me	Description	Project
	00000001b	1	Divide by one	All
	00000010b	2	Divide by two	All
	00000100b	3	Divide by three	All
	00001000b	4	Divide by four	All
	00010000b	5	Divide by five	All
	00100000b	6	Divide by six	All
	01000000b	7	Divide by seven	All
	10000000b	8	Divide by eight (Default)	All
	Others	Illegal	Values are illegal and should not be used	All



15:13	PLL Referei	nce Input S	Select(NOT_DOUBLE_BUFFERED)		
	Project:	- · -	All		
	Default Value) :	000b		
	See DPLLA	description.			
	Value Na	me	Description		Project
	000b D	REFCLK	DREFCLK (default is 120 MHz) for DAC/DVI/	/DP/TV	All
	001b Si	uper SSC	120MHz super-spread clock		All
	010b R	eserved	Reserved		All
	011b S	O11b SSC Spread spectrum input clock (120MHz default) for LVDS/DP			
	101b R	eserved	Reserved		All
	others N	ot Allowed	Not allowed		All
12	Reserved	Project:	All	Format:	
11:9	Reserved				
8	Reserved	Project:	All	Format:	MBZ
7:0	FPB1_P1_P	ost_Divisor			
	Project:		All		
	Default Value		80h Divide by eight		
	See DPLLA	description.			
	Value Na	me	Description	F	Project
	00000001b	1	Divide by one	A	All
	00000010b	2	Divide by two	A	All
	00000100b	3	Divide by three	A	All
	00001000b	4	Divide by four	A	All
	00010000b	5	Divide by five	A	All
	00100000b	6	Divide by six	A	All
	01000000b	7	Divide by seven	A	All
	10000000b	8	Divide by eight (default)	A	All
	Others	Illegal	Values are illegal and should not be used	Δ	All



2.3.1.3 FPA0—DPLL A Divisor Register 0

		FP	A0—[OPLL A Divisor Register 0				
Register Ty	ype:	MM	0					
Address O	ffset:	C60	40h					
Project:		All						
Default Val	ue:	000	30D07h					
Access:		R/W						
Size (in bits): 32								
Double Bu	ffer Update P	oint: Tran	scoder	A vertical blank				
Bit De		scription						
31:28	Reserved	Project:	All		Format:	MBZ		
27	Frequency_	_doubler_clo	k_enab	ole				
	Project:	All						
	Default Valu	e: 0b						
				ency doubler clock. When the VCO cler and its output clock is not available	ock to the do	ubler is disabled,		
	Value Na	me	I	Description	P	roject		
	0h	Disable	ı	Disables clock of frequency doubler	Д	JI		
	1h	Enable	I	Enables clock of frequency doubler	Д	.II		
26:25	Reserved	Project:	All		Format:	MBZ		



		FPA0-	-DPLL A	Divisor Reg	gister 0		
24:22	CB_Tuning						
	Project:	All					
	Default Value:	000b					
	These bits are us improve the jitter Temperature vari	performance a					
	Display Mode						
	DAC	2520.00		21.00		011	
	LVDS 1ch	2520.00		21.00		011	
	LVDS 2ch	2500.00		25.00		011	
	Value Na m	e C	Description			Project	
	000b Off	C	CB Tune Off	(Functional)		All	
	001b Rese	rved F	Reserved			All	
	010b Rese	rved F	Reserved			All	
	011b 100%	6 C	CB Tune 100	% On (Functiona	ıl)	All	
21:16	FPA0_N-Divisor	Project:	All	Format:			
	N-Divisor value c	alculated for thual divisor.	ne desired o	utput frequency.	The register	value is prog	grammed two
15:14	Reserved F	Project: All	I			Format:	MBZ
13:8	FPA0_M1-Diviso	r Project:	All	Format:			
	M-Divisor value of less than the actu		he desired o	utput frequency.	The register	value is pro	grammed to two
7:6	Reserved F	Project: All	I			Format:	MBZ
5:0	FPA0_M2-Diviso	r Proje	ect: All	Format:			
	M-Divisor value of less than the actu		he desired o	utput frequency.	The register	value is pro	grammed two



2.3.1.4 FPA1— DPLL A Divisor Register 1

		FPA1—DPLL	A Divisor Re	gister 1	
Register Ty	rpe:	MMIO			
Address Of		C6044h			
Project:		All			
Default Val	ue:	00030D07h			
Access:		R/W			
Size (in bits	s):	32			
Double But	fer Update Point:	Transcoder A vertica	al blank		
Bit De			scription		
31:25	Reserved Pro	ject: All		Format:	MBZ
24:22	CB_Tuning				
	Project:	All			
	Default Value:	000b			
	See FPA0 CB_Tuni	ng description			
	Value Na me	Description	1	Project	
	000b Off	-	f (Functional)	All	
	001b Reserve		. (All	
	010b Reserve	ed Reserved		All	
	011b 100%	CB Tune 10	00% On (Functiona	al) All	
21:16	FPA1_N-Divisor	Project: All	Format:		
	N-Divisor value calc less than the actual		output frequency.	The register value is pro-	grammed two
15:14	Reserved Pro	ject: All		Format:	MBZ
13:8	FPA1_M1-Divisor	Project: All	Format:		
	M-Divisor value calc less than the actual		output frequency.	The register value is pro	grammed to two
7:6	Reserved Pro	iect: All		Format:	MBZ
5:0	FPA1_M2-Divisor	Project: All	Format:		
	-	culated for the desired	output frequency.	The register value is pro	grammed two



2.3.1.5 FPB0— DPLL B Divisor Register 0

		FPB0—DPLL B Divisor Register	0
Register Ty Address O Project: Default Val	fset:	MMIO C6048h All 00030D07h	
Access:		R/W	
Size (in bits	s): fer Update Point:	32 Transcoder B vertical blank	
Bit De	iei opuate roint.	scription	
31:28	Reserved Proj	ect: All	Format: MBZ
27	Frequency_double	r_clock_enable	
	Project:	All	
	Default Value:	0b	
		bles the frequency doubler clock. When the VCC lissipate power and its output clock is not availab	
	Value Na me	Description	Project
	0b Disable	Disables clock of frequency doubler	· All
	1b Enable	Enables clock of frequency doubler	All
26:25	Reserved Proj	ect: All	Format: MBZ
24:22	CB_Tuning		
	Project:	All	
	Default Value:	000b	
	See FPA0 CB_Tunir	ng description	
	Value Na me	Description	Project
	000b Off	CB Tune Off (Functional)	All
	001b Reserve	d Reserved	All
	010b Reserve	d Reserved	All
	011b 100%	CB Tune 100% On (Functional)	All
21:16	FPB0_N-Divisor See FPA description	Project: All Format:	
15:14	Reserved Proj	ect: All	Format: MBZ
13:8	FPB0_M1-Divisor	Project: All Format:	
	See FPA description	•	
7:6	Reserved Proj	ect: All	Format: MBZ
5:0	FPB0_M2-Divisor See FPA description	Project: All Format:	



2.3.1.6 FPB1—DPLL B Divisor Register 1

		FPB1—DPLL B Divisor Regist	er 1			
Register Ty	/pe:	MMIO				
Address Of	ffset:	C604Ch				
Project:		All				
Default Val	ue:	00030D07h				
Access:		R/W				
Size (in bits	•	32				
Double But	ffer Update Point:	Transcoder B vertical blank				
Bit De		scription				
31:25	Reserved Proj	ect: All	Format: MBZ			
24:22	CB_Tuning					
	Project:	All				
	Default Value:	000b				
	See FPA0 CB_Tuni	ng description				
	Value Na me	Description	Project			
	000b Off	CB Tune Off (Functional)	All			
	001b Reserve	ed Reserved	All			
	010b Reserve	ed Reserved	All			
	011b 100%	CB Tune 100% On (Functional)	All			
21:16	FPB1_N-Divisor See FPA description	Project: All Format: n.				
15:14	Reserved Proj	ect: All	Format: MBZ			
13:8	FPB1_M1-Divisor See FPA description	Project: All Format:				
7:6	Reserved Pro		Format: MBZ			
5:0	FPB1_M2-Divisor See FPA description	Project: All Format: n.				



2.3.1.7 DREF_CONTROL - Display Reference Clock Control Register

Dawlatau Tu		10		
Register Ty Address Of	-			
roject:	All	0011		
Default Val	ue: 0000	00000h		
Access:	R/W	1		
Size (in bits	s): 32			
Bit De			scription	
31:15	Reserved	Project:	All Format: Mi	3Z
14:13	120MHz_0	CPU_source_c	output_enable	
	Project:		All	
	Default Va	alue:	00b	
	Value Na	a me	Description	Project
	00b	Disabled	Source output to CPU disabled	All
	01b	Reserved	Rerserved	All
	10b	Downspread	-0.5% SSC downspread source output to CPU enabled. Both the 120MHz SSC source and the SSC1 modulator must be enabled prior to enabling this output	All
	11b	Non-spread	Non-spread source output to CPU enabled. The 120MHz non-SSC source must be enabled prior to enabling this output	All
12:11	120MHz_	SSC_source_e	nable	
	Project:		All	
	Default Va	alue:	00b	
	This bit er	nables the 120N	MHz SSC source used as a reference for CPU	
	Value Na	a me	Description	Project
	00b	Disabled	Source disabled	All
	01b	Reserved	Reserved for CK505 buffered source enabled	All
	10b	Enabled	Integrated source enabled	All
	11b	Reserved	Reserved	All



10:9	120MHz_n	on-spread_	sourc	e_enable		
	Project:		All			
	Default Val	ue:	00b			
	This field e	nables the 1	20MH	z non-SSC source for display		
	Value Na	me	Desc	escription		
	00b	Disabled	Sour	ce disabled	All	
	01b	CK505	CK50	05 buffered source enabled. This setting enables the 96MHz	All	
	10b	Integrated	Integ	rated source enabled	All	
	11b	Reserved	Rese	rved	All	
8:7	120MHz_s	uper-spread	d_soui	rce_enable		
	Project: All		All			
	Default Value: 00b					
	This field e	nables the 1	20MH	z super-SSC source for display		
	Value Na	me	De	scription	Project	
	00b	Disabled	So	urce disabled	All	
	01b	Reserved	Re	served	All	
	10b	Enabled	Int	egrated source enabled	All	
	11b	Reserved	Re	served	All	
6:2	120MHz_S	SC4(variab	e%)sc	purce_programming		
	Project:		All			
	Default Val	ue:	000	000b		
				ed for super-spread on LVDS. Please note that this reference is ATA it must not be used for LVDS	shared	
	Value Na	me		Description	Projec	
	0XXXXb	Downspre	ad	Center vs downspread: this bit sets center vs downspread on the SSC4 modulator used for superspread.	All	
	1XXXXb	Centerspr	ead	Center vs downspread: this bit sets center vs downspread on the SSC4 modulator used for superspread.	All	
	X0001b	0%		0% SSC	All	
	X0010b	0.5%		0.5% SSC (center or downspread)	All	
	X0011b	1%		1.0% (center spread only)	All	
	X0100b	1.5%		1.5% (center spread only)	All	
	X0101b	2%		2% (center spread only)	All	
	1	0.50/		2.5% (contar arread only)	All	
	X0110b	2.5%		2.5% (center spread only)	All	



DREF_CONTROL - Display Reference Clock Control Register 1 120MHz_SSC1(-0.5%)modulation_enable ΑII Project: Default Value: 0b PLL's using this clock as an input must be enabled not more than yyuS after this bit is enabled to ensure a stable input. Value Na me Description **Project** 0b SSC1 disabled Disabled ΑII 1b Enabled SSC1 enabled ΑII 0 120MHz_SSC4_modulation_enable Project: ΑII Default Value: This bit enables the variable % modulator used for the 120MHz SSC source used for LVDS. It must be set xxuS after the 120MHz SSC output is enabled. PLL's using this clock as an input must be enabled not more than yyuS after this bit is enabled to ensure a stable input. Description Value Na me **Project** 0b Disabled SSC4 disabled ΑII 1b Enabled SSC4 enabled ΑII



2.3.1.8 RAWCLK_FREQ—Rawclk frequency

		RAV	NCLK_FREQ—Rawclk	frequency
Register Ty Address O				
Default Val		0000h		
Access: Size (in bit	R/W (s): 32			
Bit De	3). 32		scriptio	on
31:14	Reserved	Project:	All	Format:
13:12	FDL_TP1_1	Timer	Project:	All
	This field se	lects the minir	mum time TP1 is to be sent duri	ng training of the FDL interface.
	Value Na	me	Description	Project
	00b	0.5us	0.5us	All
	01b	1us	1.0us	All
	10b	2us	2.0us	All
	11b	4us	4.0us	All
11:10	FDL_TP2_1	Timer	Project:	All
	This field se	lects the minir	mum time TP2 is to be sent duri	ng training of the FDL interface.
	Value Na	me	Description	Project
	00b	1.5us	1.5us	All
	01b	3us	3.0us	All
	10b	6us	6.0us	All
	11b	12us	12.0us	All
9:0	Rawclk free	guency	Project: All Format:	
-	Program thi		vclk frequency. This is used to g	generate a divided down clock for



2.4 Panel Power Sequencing Registers

2.4.1.1 PP_STAT US—Panel Power Status Register

			PP_STATUS—Panel Power Status Register	
Register Ty Address Or Project: Default Val Access:	ffset: C A ue: 0	 8000000 Read Only		
Size (in bits	s): 3	2		
Bit De	ı		scription	
31	Project: Default If the L LCD di are pro	Value: VDS port splay by perly pro	All Ob t is selected as the target for the panel control, Software is responsible for enabwriting a "1" to the port enable bit only after all transcoder timing and DPLL regarded and the PLL has locked to the reference signal. In the complete of the panel power down sequencing is completed.	
	Value	Name	Description	Project
	0b	Off	Indicates that the panel power down sequencing has completed. A power cycle delay may be currently active. It is safe and allowed to program timing, port, and DPLL registers. If this bit is not a zero, it activates the register write protect and writes to those registers will be ignored unless the write protect key value is set in the panel sequencing control register.	All
	1b	On	In conjunction with bits Power Sequence Progress field and Power Cycle Delay Active, this bit set to a one indicates that the panel is currently powered up or is currently in the power down sequence and it is unsafe to change the timing, port, and DPLL registers for the pipe or transcoder that is assigned to the panel output.	All



30	Require_Asset_Statu	IS .					
00	Project:	All					
	Default Value:	0b					
		status of programming of the display PLL and the selected port. A power of unless this status indicates that the required assets are programmed					
	The following conditio	ns determine that the assets are ready:					
	1) Display pipe or tran	scoder PLL enabled and frequency locked.					
	2) Display pipe or transcoder enabled.						
	3) Port attached to the panel is enabled.						
	Value Name	Description	Projec				
	0b Not Ready	All required assets are not properly programmed	All				
	1b Ready	All required assets are ready for the driving of a panel	All				
29:28	Power_Sequence_Progress						
	Project:	All					
	Default Value:	0b					
	Value Name	Description	Projec				
	00b None	Indicates that the panel is not in a power sequence	All				
	01b Power Up	Indicates that the panel is in a power up sequence (may include power cycle delay)	All				
	10b Power Down	Indicates that the panel is in a power down sequence	All				
	11b Reserved	Reserved	All				
27	Power_Cycle_Delay_	Active					
	Project:	All					
	Default Value:	1b A power cycle delay (T4) is currently active					
	Power cycle delays occur after a panel power down sequence or after a hardware reset. On reset, power cycle delay will occur using the default value for the timing.						
	Value Name	Description	Projec				
	0b Not Active	A power cycle delay is not currently active	All				
	1b Active	A power cycle delay (T4) is currently active	All				
26:4	Reserved Project	et: All Format:					
3:0	Reserved						



2.4.1.2 PP_CONT ROL—Panel Power Control Register

Register Ty		PP_CO	NIKU		
Register Typ				L—Panel Power Control Register	
Address Off Project:	fset: C7204 All	4h			
Default Valu)000h			
Access: Size (in bits	R/W): 32				
Bit De	<u>).</u> 32			scription	
31:16	Reserved				
15:3	Reserved	Project:	All	Format:	
2	Backlight_l	Enable			
	Project:		All		
	Default Valu	ıe:	0b		
	Software motarget.	ust enable th	nis bit afte	er training the link, and disable it when disabling the panel p	oower state
	Value Na	me		Description Project	
	0b	Disable		Backlight disabled All	
	1b	Enable		Backlight enabled All	
1	Power_Dov	vn_on_Res	et		
	Project:		All		
	Default Valu	ıe:	0b		
				el to power down on reset warning. When system reset is in gins automatically. If the panel is not on during a reset ever	
	Value Na	me	Descrip	otion	Project
	0b [Do not Run	Do not r	run panel power down sequence when reset is detected	All
	1b F	Run	Run par	nel power down sequence when system is reset	All



0	Power_S	tate_Tar	get	
	Project:		All	
	Default Va	alue:	0b	
	Writing th	s bit can	occur any time, it will only be used at the completion of any current power	cycle.
	Value N	a me	Description	Project
	0b	Off	The panel power state target is off, if the panel is either on or in a power on sequence, a power off sequence is started as soon as the panel reaches the power on state. This may include a power cycle delay. If the panel is currently off, there is no change of the power state or sequencing done.	All
	1b	On	The panel power state target is on, if the panel is in either the off state or a power off sequence, if all pre-conditions are met, a power on sequence is started as soon as the panel reaches the power off state. This may include a power cycle delay. If the panel is currently off, there is no change of the power state or sequencing done. While the panel is on or in a power on sequence, the register write lock will be enabled.	

2.4.1.3 PP_ON_DELAYS—Panel Power on Sequencing Delays

	PP_ON_DELAYS—Panel Power on Sequencing Del	ays			
Register Ty	Type: MMIO				
Address O	Offset: C7208h				
Project:	All				
Default Val	/alue: 00000000h				
Access:	R/W Protect				
Size (in bits	(in bits): 32				
Write Prote	otect by Panel Power Sequencer				
Bit De	e scription				
29	Reserved Project: All Forma	at:			
28:16	Power_up_delay Project: All Format:				
	Programmable value of panel power sequencing delay during panel power up. T delay for the T1+T2 time sequence. The time unit used is the 100us timer.	his provides the time			
15:13	Reserved Project: All Format	:			
12:0	Power_on_to_Backlight_enable_delay Project: All Format	:			
	Programmable value of panel power sequencing delay during panel power up. T delay for the T5 time sequence. The time unit used is the 100us timer.	nis provides the time			



2.4.1.4 PP_OFF_DELAYS—Panel Power off Sequencing Delays

	PP_OFF_DELAYS—Panel Power off Sequencing Delays				
Register Ty	ype: MMIO				
Address O	ffset: C720Ch				
Project:	All				
Default Val	ue: 00000000h				
Access:	R/W Protect				
Size (in bits	pits): 32				
Write Prote	ct by Panel Power Sequencer				
Bit De	scription				
31:29	Reserved Project: All Format:				
28:16	Power_Down_delay Project: All Format:				
	Programmable value of panel power sequencing delay during power up. This provides the time delay for the T3 time sequence. The time unit used is the 100us timer.				
15:13	Reserved Project: All Format:				
12:0	Power_Backlight_off_to_power_down_delay Project: All Format: U32				
	Programmable value of panel power sequencing delay during power down. This provides the time delay for the Tx time sequence. The time unit used is the 100us timer.				



2.4.1.5 PP_DIVISOR—Panel Power Cycle Delay and Reference Divisor

PP_DIVISOR—Panel Power Cycle Delay and Reference Divisor

Register Type: MMIO
Address Offset: C7210h
Project: All

Default Value: 00186904h **Access:** R/W Protect

Size (in bits): 32

Write Protect by Panel Power Sequencer

This register selects the reference divisor and controls how long the panel must remain in a power off condition once powered down. This has a default value that allows a timer to initiate directly after device reset. If the panel limits how fast we may sequence from up to down to up again. Typically this is 0.5-1.5 seconds, but limited to 400ms in the SPWG specification. This register forces the panel to stay off for a programmed duration. Special care is needed around reset and D3 cold situations to conform to power cycle delay specifications.

Bit De			scription		
31:8	Reference_divider				
	Project:	All			
	Default Value:	001869h	125MHz raw clock.		
	output of the divider is other time bases are di	used as the fastes vided from this free	used for the creation of the panel timer reference clock. The tof the three time bases (100us) for all other timers. The quency. The value of zero should not be used. When it is be programmed is (N/2)-1.		
	The value should be (100 * Ref clock frequency in MHz / 2) - 1. The default value is for the 125MHz raw clock.				
	Example:				
	Reference Clock Freq 233MHz 200MHz 125MHz	uency Value of I 2D81h 270Fh 1869h	Field		
7:5	Reserved Project	: All	Format:		



PP_DIVISOR—Panel Power Cycle Delay and Reference Divisor

4:0 **Power_Cycle_Delay** Project: All Format:

Programmable value of time panel must remain in a powered down state after powering down. For devices coming out of reset, the default values will define how much time must pass before a power on sequence can be started. This field uses the 0.1 S time base unit from the divider. If the panel power on sequence is attempted during this delay, the power on sequence will commence once the power cycle delay is complete. Writing a value of 0 selects no delay or is used to abort the delay if it is active.

During the initial power up reset, a D3 cold power cycle, or a user instigated system reset, the timer will be set to the default value and the count down will begin after the de-assertion of reset. Writing this field to a zero while the count is active will abort this portion of the sequence. This corresponds to the T4 of the SPWG specification. Note: Even if the panel is not enabled, the T4 count happens after reset.

This register needs to be programmed to a "+1" value. For instance for meeting the SPWG specification of 400mS, program 5 to achieve at least 400mS delay prior to powerup.

2.5 Backlight Control Registers

2.5.1.1 Backlight PWM PCH Control Register

		Вас	kligh	t PWM PCH Control Register	
Register Ty	/pe: MMIO	ı			
Address O	ffset: C8250)h			
Project:	All				
Default Val	ue: 00000	000h			
Access:	R/W				
Size (in bit	s): 32				
Bit De				scription	
31	PWM_PCH_	_Enable			
	Project:		All		
	Default Valu	e:	0b		
	This bit enal	oles the PWM	1 counte	er logic in the PCH.	
	Value Na	me		Description	Project
	0b	Disable		PCH PWM disabled (drives 0 always)	All
	1b	Enable		PCH PWM enabled	All
30	Reserved				



		Backlight PWI	// PCH Control Register						
29	Backlight_Polarity	Backlight_Polarity							
	Project:	All							
	Default Value:	0b							
	This field controls th	e polarity of the PW	M signal.						
	Value Na me	Description		Project					
	0b High	Active High		All					
	1b Low	Active Low		All					
28:0	Reserved Pro	ject: All	Format:						



2.5.1.2 Backlight PWM PCH Control Register

		Backlight PWM PCH Contr	ol Register
Register Ty	/pe:	MMIO	
Address O	ffset:	C8254h	
Project:		All	
Default Val	ue:	0000000h	
Access:		R/W	
Size (in bit	s):	32	
Bit De		scriptio	n
31:16	Back	dight_Modulation_Frequency	Project: All Format:
	backl clock	field determines the number of time base events in to light control. This field is normally set once during ini that is being used and the desired PWM frequency. I stream in PCH display raw clocks multiplied by 128.	itialization based on the frequency of the This value represents the period of the
15:0	Rese	erved	Project: All



3. South Transcoder and Port Controls (E0000h–EFFFFh)

3.1 Transcoder A Timing

3.1.1.1 TRANS_HTOTAL_A—Transco der A Horizontal Total Register

TRANS	НТОТА	L A—Tra	anscoder A Horizontal Total Register
ype: MMIO ffset: E0000h All ue: 000000 R/W	1	-	
			scription
Reserved	Project:	All	Format: MBZ
Project: Default Value This 13-bit fie Display perio desired minu This number This value sh	eld provides d, front/back s one. of clocks nee ould always	All 0b Horizontal Toborder and eds to be a nobe equal or	otal up to 8192 pixels encompassing the Horizontal Active retrace period. This field is programmed to the number of clocks multiple of two when driving the LVDS port in two channel mode. greater to the sum of the horizontal active and the horizontal
Reserved	Project:	All	Format: MBZ
Project: Default Value This 12-bit fie horizontal ac (active pixels	eld provides tive display p /line – 1).	All 0b Horizontal A bixel is consi	ctive Display resolutions up to 4096 pixels. Note that the first dered pixel number 0. The value programmed should be the ited to multiples of two pixels when driving the LVDS port in two
	reserved Reserved Transcoder Project: Default Value This 13-bit fied Display periodesired minu This number This value shalank, and book Reserved Transcoder Project: Default Value This 12-bit fied horizontal accide (active pixels) The number of	ype: MMIO ffset: E0000h All ue: 00000000h R/W s): 32 Reserved Project: Transcoder_A_Horizont Project: Default Value: This 13-bit field provides Display period, front/back desired minus one. This number of clocks nee This value should always blank, and border region served Project: Transcoder_A_Horizont Project: Default Value: This 12-bit field provides horizontal active display period (active pixels/line – 1). The number of active pixels/line – 1).	ype: MMIO ffset: E0000h All ue: 000000000h R/W s): 32 Reserved Project: All Transcoder_A_Horizontal_Total_Dis Project: All Default Value: 0b This 13-bit field provides Horizontal Total Display period, front/back border and desired minus one. This number of clocks needs to be a man This value should always be equal or go blank, and border region sizes. Reserved Project: All Transcoder_A_Horizontal_Active_D Project: All Default Value: 0b This 12-bit field provides Horizontal Active display pixel is considered (active pixels/line — 1).



3.1.1.2 TRANS_HBLANK_A—Transco der A Horizontal Blank Register

	TRANS_	_HBLANK	_A—Tı	ranscoder A Horizontal Blank Register				
Register Ty	pe: MMIO							
Address O	•	า						
Project:	All							
Default Val	ue: 000000	000h						
Access:	R/W							
Size (in bit	s): 32							
Bit De				scription				
31:29	Reserved	Project:	All	Format: MBZ				
28:16	Transcoder_	_A_Horizonta	al_Blank_	End				
	Project:		All					
	Default Value	: :	0b					
	number relat End pixel pos considered p	ive to the hori sition, where to osition 1, etc.	izontal act the first ac . Horizont	n of Horizontal Blank End expressed in terms of the absolute pixel ive display start. The value programmed should be the HBLANK tive pixel is considered position 0; the second active pixel is al blank ending at the same point as the horizontal total indicates a. HBLANK size has a minimum value of 32 clocks.				
	The number of clocks within blank needs to be a multiple of two when driving the LVDS port in two channel mode.							
	The value loa	aded in the re	gister wou	ıld be equal to RightBorder+Active+HBlank-1.				
				TVout port the border must be zero. In that case this register is the HTOTAL register.				
15:13	Reserved	Project:	All	Format: MBZ				
12:0	Transcoder_	A_Horizonta	al_Blank_	Start				
	Project:		All					
	Default Value) :	0b					
	This 13-bit fie number relati	eld specifies t ive to the hori sition, where	he Horizon izontal act the first a	ntal Blank Start position expressed in terms of the absolute pixel ive display start. The value programmed should be the HBLANK ctive pixel is considered position 0; the second active pixel is				
	LVDS port in	The number of clocks for both left and right borders need to be a multiple of two when driving the LVDS port in two channel mode. Horizontal blank should only start after the end of the horizontal active region.						
	The value loa	aded in the re	gister wou	ıld be equal to RightBorder+Active-1.				
				TVout port the border must be zero. In that case this register is the HACTIVE register.				



3.1.1.3 TRANS_HSYNC_A— Transcoder A Horizontal Sync Register

	TRANS	S_HSYN(C_A—Tra	anscoder A Horizontal Sync Register		
Register T Address O Project: Default Va Access: Size (in bit	ffset: E0008h All lue: 000000 R/W		_			
Bit De				scription		
31:29	Reserved	Project:	All	Format: MBZ		
	Project: All Default Value: 0b This 13-bit field specifies the horizontal Sync End position expressed in terms of the absolute pixel number relative to the horizontal active display start. The value programmed should be the HSYNC End pixel position, where the first active pixel is considered position 0; the second active pixel is considered position 1, etc. The number of clocks in the sync period needs to be a multiple of two when driving the LVDS port in two channel mode. This value should be greater than the horizontal sync start position and would be loaded with the Active+RightBorder+FrontPorch+Sync-1.					
15:13	Reserved	Project:	All	Format: MBZ		
12:0	number relating Start pixel polyconsidered polyconsidered polycons and I than HBLANF. The number of LVDS port in the start polycons.	: eld specifies ve to the ho sition, wher osition 1, etc HBLANK wi K start. of cycles from	All Ob the horizon rizontal acti e the first ac c. Note that ll be asserte m the begin mode. Thi	tal Sync Start position expressed in terms of the absolute pixel ve display start. The value programmed should be the HSYNC stive pixel is considered position 0; the second active pixel is when HSYNC Start is programmed equal to HBLANK Start, bothed on the same pixel clock. It should never be programmed to less thing of the line needs to be a multiple of two when driving the segister should not be less than the horizontal active end. This tive+RightBorder+FrontPorch-1.		



3.1.1.4 TRANS_VTOTAL_A—Transco der A Vertical Total Register

	TRAN	S VTOT	AL A—	Transcoder A Vertical Total Register
Register Ty Address O' Project: Default Val Access: Size (in bits	ype: MMIO ffset: E000Ch All ue: 000000 R/W	1		
Bit De				scription
31:29	Reserved	Project:	All	Format: MBZ
28:16	Transcoder_	A_Vertical_	Total_Dis	play_Clocks
	Project:		All	
	Default Value	:	0b	
	Lines, top/bot required minu active, vertica leading edge	tom border as one. Vertal border, an of the horizon into the horizon ields. In into	and retrace ical total ne d the vertic ontal sync. erlaced mod	al up to 8192 lines encompassing the Vertical Active Display period. The value programmed should be the number of lines eds to be large enough to be greater than the sum of the vertical al blank regions. The vertical counter is incremented on the For interlaced display modes, this indicates the total number of des, hardware automatically divides this number by 2 to get the
15:12	Reserved	Project:	All	Format: MBZ
11:0	Transcoder_	A_Vertical_	Active_Di	splay_Pixels
	Project:		All	
	Default Value	:	0b	
	with the desire vertical active	ed number o area must l h fields. In i	of lines min be seven lir nterlaced n	ve display resolutions up to 4096 lines. It should be programmed us one. When using the internal panel fitting logic, the minimum nes. For interlaced display modes, this indicates the total number nodes, hardware automatically divides this number by 2 to get the



3.1.1.5 TRANS_VBLANK_A—Transco der A Vertical Blank Register

	TRANS	S_VBLAN	IK_A—	Transcoder A Vertical Blank Regis	ter
Register Ty Address O Project: Default Val Access: Size (in bit	ffset: E0010h All lue: 000000 R/W		_		
Bit De				scription	
31:29	Reserved	Project:	All	Format:	MBZ
	number relati line position, etc. The end vertical total. interlaced dis in each field. lines.	eld specifies ive to the ver where the fir I of vertical b This registe splay modes, It does not other is conne	tical active ist active lir lank should be hardware count the to	al Blank End position expressed in terms of the all e display start. The value programmed should be the is considered line 0, the second active line is of display start of vertical blank and before or le loaded with the Vactive+BottomBorder+VBlank automatically divides this number by 2 to get the wo half lines that get added when operating in mature of the the transfer of the VTOTAL register.	the VBLANK End considered line 1, equal to the -1. For vertical blank end odes with half
15:13	Reserved	Project:	All	Format:	MBZ
12:0	relative to the position, whe Minimum ver active. This is hardware aut count the two If this transco	eld specifies e vertical action the first action to the first action to the first action to the first end to	All 0b the Vertica ve display ctive line is ze is requir aded with the vides this r at get adde cted to the	al Blank Start expressed in terms of the absolute start. The value programmed should be the VBL considered line 0, the second active line is considered to be at least three lines. Blank should start the Vactive+BottomBorder-1. For interlaced disnumber by 2 to get the vertical blank start in eached when operating in modes with half lines. TVout port the border must be zero. In that cashe VACTIVE register.	ANK Start line idered line 1, etc. after the end of play modes, in field. It does not



3.1.1.6 TRANS_VSYNC_ A—Transcoder A Vertical Sync Register

	TRAN	IS VSYN	IC A—T	ranscoder A Vertical Sync Register
Register Ty Address O Project: Default Val Access: Size (in bit	ype: MMIO ffset: E0014h All ue: 000000 R/W		-	
Bit De				scription
31:29	Reserved	Project:	All	Format: MBZ
28:16	number relativeline position, vetc. This region display modes	: Id specifies ve to the ver where the fir ster should s, hardware	All Ob the Vertical active st active lin be loaded valuematical	Sync End position expressed in terms of the absolute Line display start. The value programmed should be the VSYNC End e is considered line 0, the second active line is considered line 1, with Vactive+BottomBorder+FrontPorch+Sync-1. For interlaced lly divides this number by 2 to get the vertical sync end in each nes that get added when operating in modes with half lines.
15:13	Reserved	Project:	All	Format: MBZ
12:0	number relativeline position, vetc. This regimedes, hardw	: Id specifies ye to the ver where the fire ster would be yare automa	All Ob the Vertical rical active st active lingle loaded witically divid	Sync Start position expressed in terms of the absolute line display start. The value programmed should be the VSYNC Start e is considered line 0, the second active line is considered line 1, ith Vactive+BottomBorder+FrontPorch-1. For interlaced display es this number by 2 to get the vertical sync start in each field. It get added when operating in modes with half lines.



3.1.1.7 TRANS_BCLRPAT_A— Transcoder A Border Color Pattern Register

TRANS_BCLRPAT_A— Transcoder A Border Color Pattern Register

Register Type: MMIO
Address Offset: E0020h
Project: All

Default Value: 00000000h Access: R/W Size (in bits): 32

This register value determines what color should be sent to the display in the border region, the space between the end of active and the beginning of blank and the end of blank and the beginning of active. The border is programmed with 8 bits per color, which will be padded or dropped as needed if the transcoder is other than 8 bits per color.

Bit De		scription
31:24	Reserved Project: All	Format:
23:16	Border_Red_Channel_Value	Project: All Format:
15:8	Border_Green_Channel_Value	Project: All Format:
7:0	Border_Blue_Channel_Value	Project: All Format:



3.1.1.8 TRANS_VSYNCSHIF T_A— Transcoder A Vertical Sync Shift Register

Dominton To	- MMO							
Register Ty	· -							
Address O								
Project:	All							
Default Val								
Access:	R/W Projec	t						
Size (in bits	s): 32							
Write Prote	ct by Panel Power	Sequence	r when panel i	s connected to transc	coder A.			
Bit De				scription				
31:13	Reserved P	Project:	All		Format:	MBZ		
120	Transcoder_A_S	Second_F	ield_Vertical_	Sync_Shift		Project: All		
				ment for the start of e to the horizontal ac	the interlaced second attive display start.	field expressed in		
	This value will only be used if the transcoder is in an interlaced mode.							
	Typically, the interlaced second field vertical sync should start one pixel after the point halfway between successive horizontal syncs, so the value of this register should be programmed to: (horizontal sync start - floor[horizontal total / 2]).							
		(For calculation, use the actual horizontal sync start and horizontal total values and not the minus one values programmed into the registers)						
	This vertical sync sync start position				d field. In all other case	es the vertical		

3.2 Transcoder A M/N Values

Calculation of TU, Data M, and Data N is as follows:
For modes that divide into the link frequency evenly,
Active/TU = Payload/Capacity = Data M/N = dot clock * bytes per pixel / ls_clk * number of lanes
Default value to program TU size is "111111" for TU size of 64

Calculation of Link M and Link N is as follows: Link M/N = dot clock / ls_clk

When switching between two refresh rates, both the M1/N1 data and link values and the M2/N2 link values must be programmed. For dynamic refresh rate control, M1/N1 values are used for higher power, and M2/N2 values are used for lower power. Selection of M1/N1 or M2/N2 is indicated via MSA from the CPU display.



3.2.1.1 TransADataM1— Transcoder A Data M value 1

TransADataM1— Transcoder A Data M value 1					
Register Ty	ype: MMIC				
Address O	ffset: E0030)h			
Project:	All				
Default Val	ue: 00000	000h			
Access:	R/W				
Size (in bits	s): 32				
Double But	fer Update Point: Start	of Vblank			
Double Buffer Armed By: Writing the TransADPLinkN1					
Bit De			scription		
31	Reserved Project:	All		Format:	MBZ
30:25	TU1_Size	Project: All			
	This field is the size of the	transfer unit fo	r DP, minus one.		
24	Reserved Project:	All		Format:	MBZ
23:0	Transcoder_A_Data_M1	_value			Project: All
	This field is the M1 value	for internal use	of the DDA.		

3.2.1.2 TransADataN1— Transcoder A Data N value 1

TransADataN1— Transcoder A Data N value 1					
Register Type:		MMIO			
Address Offset:		E0034h			
Project:		All			
Default Value:		00000000h			
Access:		R/W			
Size (in bits):		32			
Double Buffer Update Point:		Start of Vblank			
Double Buffer Armed By:		Writing the TransADPLinkN1			
Bit De			scription		
31:24 Re	eserved Pro	oject: All		Format:	MBZ
23:0 Tra	anscoder_A_Da	ata_N1_value			Project: All
Th	is field is the N1	value for internal use of the D	DDA.		



3.2.1.3 TransADataM2— Transcoder A Data M value 2

TransADataM2— Transcoder A Data M value 2						
Register Ty	/pe:	MMIO				
Address Offset:		E0038h				
Project:		All				
Default Value:		00000000h				
Access:		R/W				
Size (in bits):		32				
Double But	ffer Update Point:	Start of Vblank				
Double Buffer Armed By: Writing the TransADPLinkN2						
Bit De	scription					
31	Reserved Pr	roject: All			Format:	MBZ
30:25	TU2_Size	Project:	All			
	This field is the siz	e of the transfer	unit for DP, m	inus one.		
24	Reserved Pr	roject: All			Format:	MBZ
23:0	Transcoder_A_D	ata_M2_value				Project: All
	This field is the M2	2 value for interna	al use of the D	DA.		

3.2.1.4 TransADataN2— Transcoder A Data N value 2

	TransADataN2— Transcode	er A Data N value 2				
Register Type:	MMIO					
Address Offset:	E003Ch					
Project:	All	All				
Default Value:	0000000h					
Access:	R/W					
Size (in bits):	32					
Double Buffer Upda	te Point: Start of Vblank					
Double Buffer Arme	d By: Writing the TransADPLinkN2					
Bit De	SCI	ription				
31:24 Reserve	ed Project: All	Format:	MBZ			
23:0 Transco	oder_A_Data_N2_value		Project: All			
This fiel	d is the N2 value for internal use of the DDA.					



3.2.1.5 TransADPLinkM1— Transcoder A Link M value 1

Tr	ansADPLinkM1— Transcoder A L	ink M value 1			
Register Type:	MMIO				
Address Offset:	E0040h				
Project:	All				
Default Value:	0000000h				
Access:	R/W				
Size (in bits):	32				
Double Buffer Update Poi	nt: Start of Vblank				
Double Buffer Armed By:	Writing the TransADPLinkN1				
Bit De	scription				
31:24 Reserved	Project: All	Format:	MBZ		
23:0 Transcoder_A	Transcoder_A_Link_M1_value Project: All				
This field is the	M1 value for external transmission in the Main	Stream Attributes.			

3.2.1.6 TransADPLinkN1— Transcoder A Link N value 1

	Tran	sADPLinkN1— Tran	scoder A Link N	Value 1	
Register Type:		MMIO			
Address Offset:		E0044h			
Project:		All			
Default Value:		00000000h			
Access:		R/W			
Size (in bits):		32			
Double Buffer Upd	ate Point:	Start of Vblank			
Double Buffer Arm	ed By:	Writing the TransADPLinkN	1		
Bit De			scription		
31:24 Reserv	/ed Pr	roject: All		Format:	MBZ
23:0 Transo	oder_A_Li	ink_N1_value			Project: All
This fie	eld is the N1	value for external transmiss	ion in the Main Stream	Attributes and	VB-ID.



3.2.1.7 TransADPLinkM2— Transcoder A Link M value 2

Tra	nsADPLinkM2— Transco	oder A Link M value 2	
Register Type:	MMIO		
Address Offset:	E0048		
Project:	All		
Default Value:	00000000h		
Access:	R/W		
Size (in bits):	32		
Double Buffer Update Point	Start of Vblank		
Double Buffer Armed By:	Writing the TransADPLinkN2		
Bit De	S	cription	
31:24 Reserved	Project: All	Format:	MBZ
23:0 Transcoder_A_	Link_M2_value		Project: All
This field is the N	12 value for external transmission i	n the Main Stream Attributes.	

3.2.1.8 TransADPLinkN2— Transcoder A Link N value 2

	Trans	ADPLinkN2—	Transcoder A	Link N value 2	
Register Type:		MMIO			
Address Offset:		E004Ch			
Project:		All			
Default Value:		00000000h			
Access:		R/W			
Size (in bits):		32			
Double Buffer Upda	te Point:	Start of Vblank			
Double Buffer Arme	ed By:	Writing the TransA	ADPLinkN2		
Bit De			scription		
31:24 Reserve	ed Pro	ject: All		Format:	MBZ
23:0 Transc	oder_A_Lin	k_N2_value			Project: All
This fiel	d is the N2	alue for external trai	nsmission in the Mair	n Stream Attributes and	VB-ID.



3.3 Transcoder A Video DIP

3.3.1.1 VIDEO_DI P_CTL_A—Video DIP Control for Transcoder A

VIDEO_DIP_CTL_A—Video DIP Control for Transcoder A

Register Type: MMIO
Address Offset: E0200h
Project: All
Default Value: 20000000h
Access: R/W
Size (in bits): 32

Please note that writes to this register take effect immediately. Therefore, it is critical for software to follow the write and read sequences as described in the bit 31 text.



	VID	EO_DIP_C	TL_A—Video DIP Control for	Transcoder A					
Bit De			scription						
31	Project:		Island_Packet All Ob						
	VBLANK. sent once p transcoder	Data Island Packet (DIP) is a mechanism that allows up to 36 bytes to be sent over digital port during VBLANK. This includes header, payload, checksum and ECC information. Each type of DIP can be sent once per vsync, once every other vsync, or once. This data can be transmitted on either transcoder, through any digital port (digital port B, C or D), but not two simultaneously on one transcoder.							
	Please note that the audio subsystem is also capable of sending Data Island Packets. These packets are programmed by the audio driver and can be read by in MMIO space via the audio control state register, address E20B4h.								
	1) W 2) Di wr 3) Se 4) W be 5) Er Re 1) Se 2) Se Read DIP o	sable the DIP to the DIP to the DIP accertite DIP data 1 WORD write, we hable the DIP to eading sequence the DIP buffer the DIP accertata 1 DWORD	to ensure completion of any pending DIP type (bits 24:21) and set the DIP buffer indexes address (bits 3:0) to 0, or to the desired DWORD at a time. The IF access address grapping around to address 0 when the maxile Please note that software must write an entrype and transmission frequency.	ex (bits 20:19) for the DIP being DWORD to be written. s autoincrements with each x buffer address size of 0xF has ire DWORD at a time. to be read. crements with each DWORD read,					
	Value Na	me	Description	Project					
	0b	Disable	Video DIP is disabled	All					
	1b	Enable	Video DIP is enabled	All					
	Program	ning Notes							
	t	Partial DIPs are ime it is being i disabled.	e never sent out while the port is enabled. transferred will result in the DIP being com	Disabling the DIP at the same pleted before the function is					
			e port on which DIP is being transmitted will no need to switch off the DIP enable bit if t						
		When disabling disable DIP.	g both the DIP port and DIP transmission, f	irst disable the port and then					
			In function at the same time that the DIP workship will result in the DIP being sent on						
	+ 1	Enabling should	d only be done after the buffer contents ha	ve been written.					



30:29	Port_Select	t								
	Project:	All								
	Default Valu	Default Value: 01b Digital Port B								
		which port is to trans is enabled.	ansmit the data island. This field must not b	oe changed while data island						
	Value Na	me	Description	Project						
	00b	Reserved	Reserved	All						
	01b	Digital Port B	Digital Port B (Default)	All						
	10b	Digital Port C	Digital Port C	All						
	11b	Digital Port D	Digital Port D	All						
28:26	Reserved	Project: A	All	Format:						
25	GCP_DIP_6	nable								
	Project:	All								
	Default Value: 0b									
	This bit and	Sharathar automatati	the Comment Comment Booker COD is different	at forms of the a DIDs in the st						
	much of the	payload is automa ease refer to the G	the General Control Packet. GCP is different atically reflected in the packet, and therefore GCP payload register for payload details. W	e a DIP buffer for GCP is not						
	much of the needed. Ple immediately	payload is automate ase refer to the G	atically reflected in the packet, and therefore	e a DIP buffer for GCP is not rites to this bit take effect						
	much of the needed. Ple immediately This bit sho	payload is automate ase refer to the G	atically reflected in the packet, and therefore GCP payload register for payload details. W	e a DIP buffer for GCP is not rites to this bit take effect						
	much of the needed. Plaimmediately This bit show mode.	payload is automa ease refer to the G ud not be enabled	atically reflected in the packet, and therefore GCP payload register for payload details. We for 8bpc mode if at least one of the other H	e a DIP buffer for GCP is not rites to this bit take effect DMI ports is enabled in 12bp						
	much of the needed. Ple immediately This bit show mode. Value Na	payload is automa ease refer to the G '. ud not be enabled me	atically reflected in the packet, and therefore GCP payload register for payload details. W for 8bpc mode if at least one of the other H Description	e a DIP buffer for GCP is not rites to this bit take effect DMI ports is enabled in 12bp Project						
24:21	much of the needed. Ple immediately This bit show mode. Value Na 0b 1b	payload is automate ase refer to the Government of the enabled me Disable	atically reflected in the packet, and therefore GCP payload register for payload details. We for 8bpc mode if at least one of the other Hamber Description GCP DIP disabled GCP DIP enabled	e a DIP buffer for GCP is not rites to this bit take effect DMI ports is enabled in 12bp Project All						
24:21	much of the needed. Ple immediately This bit show mode. Value Na 0b 1b	payload is automate as e refer to the Go. ud not be enabled me Disable Enable	atically reflected in the packet, and therefore GCP payload register for payload details. We for 8bpc mode if at least one of the other Hamber Description GCP DIP disabled GCP DIP enabled	e a DIP buffer for GCP is not rites to this bit take effect DMI ports is enabled in 12bp Project All						
24:21	much of the needed. Ple immediately This bit show mode. Value Na 0b 1b Data_Island	payload is automated as ease refer to the Grand and the enabled me Disable Enable d_Packet_type_e	atically reflected in the packet, and therefore GCP payload register for payload details. We for 8bpc mode if at least one of the other Hamble Description GCP DIP disabled GCP DIP enabled	e a DIP buffer for GCP is not rites to this bit take effect DMI ports is enabled in 12bp Project All						
24:21	much of the needed. Ple immediately This bit show mode. Value Na 0b 1b Data_Island Project: Default Value These bits even is enabled as	payload is automated as ease refer to the Grand and the enabled me Disable Enable d_Packet_type_er All the: 0000 enable the output of the control of the co	atically reflected in the packet, and therefore GCP payload register for payload details. Wolf for 8bpc mode if at least one of the other Hamble Description GCP DIP disabled GCP DIP enabled Table Enable AVI DIP of a given data island packet (DIP) type. It compared to the payload of the	e a DIP buffer for GCP is not rites to this bit take effect DMI ports is enabled in 12bp Project All All						
24:21	much of the needed. Ple immediately This bit show mode. Value Na 0b 1b Data_Island Project: Default Value These bits even is enabled as	payload is automated as ease refer to the Grand and the enabled me Disable Enable d_Packet_type_e All le: 000 enable the output cand is immediately	atically reflected in the packet, and therefore GCP payload register for payload details. Wolf for 8bpc mode if at least one of the other Hamble Description GCP DIP disabled GCP DIP enabled Table Enable AVI DIP of a given data island packet (DIP) type. It compared to the payload of the	e a DIP buffer for GCP is not rites to this bit take effect DMI ports is enabled in 12bp Project All All						
24:21	much of the needed. Ple immediately This bit show mode. Value Na 0b 1b Data_Island Project: Default Value These bits even is enabled a guaranteed	payload is automated as erefer to the Grand and the enabled me Disable Enable d_Packet_type_erefered as erefer to the Grand and the enable of the enable makes and is immediately to have been transport and the enable the enable the enable the enable the enable the enable to have been transport and the enable the enabl	atically reflected in the packet, and therefore GCP payload register for payload details. We for 8bpc mode if at least one of the other Hamble Description GCP DIP disabled GCP DIP enabled Table The payload details and packet (DIP) type. It of a given data island packet (DIP) type. It of a given double-buffered). Within 2 vb smitted.	e a DIP buffer for GCP is not rites to this bit take effect DMI ports is enabled in 12bp Project All All can be updated while the port lank periods, the DIP is						
	much of the needed. Ple immediately This bit show mode. Value Na 0b 1b Data_Island Project: Default Value These bits es enabled a guaranteed Value Na	payload is automated as erefer to the Grand and the enabled me Disable Enable d_Packet_type_erefered and is immediately to have been transme	atically reflected in the packet, and therefore GCP payload register for payload details. We for 8bpc mode if at least one of the other Hamble Description GCP DIP disabled GCP DIP enabled Table Dib Enable AVI DIP of a given data island packet (DIP) type. It of updated (not double-buffered). Within 2 vb smitted. Description	e a DIP buffer for GCP is not rites to this bit take effect DMI ports is enabled in 12bp Project All All can be updated while the port lank periods, the DIP is Proje All						
24:21	much of the needed. Ple immediately This bit show mode. Value Na 0b 1b Data_Island Project: Default Value These bits exist enabled a guaranteed Value Na XXX1b	payload is automated as erefer to the Grand and the enabled and part of the Grand and the enable and is immediately to have been transme. Enable AVI	atically reflected in the packet, and therefore GCP payload register for payload details. Wolf for 8bpc mode if at least one of the other High packet payload details. Wolf for 8bpc mode if at least one of the other High packet payload details. Wolf for 8bpc mode if at least one of the other High packet payload details and packet payload details. Wolf for a given data island packet (DIP) type. It controlled the payload details and packet payload details and packet payload details. Wolf for a given data island packet (DIP) type. It controlled details and packet payload details. Wolf for a given data island packet (DIP) type. It controlled details and packet payload details.	e a DIP buffer for GCP is not rites to this bit take effect DMI ports is enabled in 12bp Project All All can be updated while the port lank periods, the DIP is Proje All Sabled) All						



20:19		-O_DIF_C1L_/	A—Video DIP Control for Transco	oder A
20.10	DIP_buffer_	index		
	Project:	All		
	Default Valu	ue: 00b		
			nming of different DIPs. These bits are used a nsmission frequency must also be written wher	
	Value Na	me	Description	Project
	00b	AVI	AVI DIP (31 bytes of space available)	All
	01b	Vendor-specific	Vendor-specific DIP	All
	10b	Gamut Metadata	Gamut Metadata Packet	All
	11b	Source Product	Source Product Description DIP	All
18	Reserved	Project: All	For	mat:
17:16	Video_DIP_	_transmission_freq	uency	
	Project:	All		
	Default Valu	ue: 00b		
			y of Video DIP transmission for the DIP buffer i data, this value is also latched when the first D	
		, this value reflects the in bits 20:19.	ne Video DIP transmission frequency for the Vi	deo DIP buffer
	Value Na	me	Description	Project
	Value Na	me Send Once	Description Send Once	Project All
		Send Once	Send Once	-
	00b 01b	Send Once Every VSync	Send Once Send Every VSync (Default for AVI)	All All
	00b 01b 10b	Send Once Every VSync Every Other Vsync	Send Once Send Every VSync (Default for AVI) Send at least every other VSync	AII AII AII
	00b 01b	Send Once Every VSync	Send Once Send Every VSync (Default for AVI)	AII AII
15:12	00b 01b 10b	Send Once Every VSync Every Other Vsync	Send Once Send Every VSync (Default for AVI) Send at least every other VSync Reserved	AII AII AII
15:12 11:8	00b 01b 10b 11b Reserved	Send Once Every VSync Every Other Vsync Reserved	Send Once Send Every VSync (Default for AVI) Send at least every other VSync Reserved	AII AII AII
	00b 01b 10b 11b Reserved	Send Once Every VSync Every Other Vsync Reserved Project: All	Send Once Send Every VSync (Default for AVI) Send at least every other VSync Reserved	AII AII AII
	00b 01b 10b 11b Reserved Video_DIP_ Project: Access:	Send Once Every VSync Every Other Vsync Reserved Project: All buffer_size All Read	Send Once Send Every VSync (Default for AVI) Send at least every other VSync Reserved For	AII AII AII
	00b 01b 10b 11b Reserved Video_DIP_ Project:	Send Once Every VSync Every Other Vsync Reserved Project: All buffer_size All Read	Send Once Send Every VSync (Default for AVI) Send at least every other VSync Reserved For	AII AII AII
	00b 01b 10b 11b Reserved Video_DIP_ Project: Access: Default Valu This reflects this register Please note	Send Once Every VSync Every Other Vsync Reserved Project: All buffer_size All Read ae: 00006 s the buffer size in do, including the heade	Send Once Send Every VSync (Default for AVI) Send at least every other VSync Reserved Form Only by words available for the type of Video DIP being er. It is hardwired to the maximum size of a Video ECC bytes, which are not writable by software.	All All All All mat: MBZ indexed by bits 20:19 of deo DIP, 36 bytes.



	VIDEO_DIP_CTL_A—Video DIP Control for Transcoder A					
3:0	Video_DIP_RAM_access_address Project: All					
	Selects the DWORD address for access to the Video DIP buffers. This value is automatically incremented after each read or write of the Video DIP Data Register. The value wraps back to zero when it autoincrements past the max address value of 0xF. This field change takes effect immediately after being written. The read value indicates the current access address.					

3.3.1.2 VIDEO_DI P_DATA_A-Video Data Island Packet Data for Transcoder A

VI	IDEC	D_DIP_DATA_A-Video Data Island Packet Data for Transcoder A
Register Ty	/pe:	MMIO
Address Of	ffset:	E0208h
Project:		All
Default Val	ue:	0000000h
Access:		R/W
Size (in bits	s):	32
Bit De		scription
31:0	Vide	o_DIP_DATA Project: All
	and \ each RAM	n read, this returns the current value at the location specified in the Video DIP buffer index select Video DIP RAM access address fields. The index used to address the RAM is incremented after read or write of this register. DIP data can be read at any time. Data should be loaded into the before enabling the transmission through the DIP type enable bit. Accesses to this register are per-DWORD basis.

Construction of DIP write:

MSB LSB



DW0	ECC for header (read only, calculated by HW)	Header byte 2	Header byte 1	Header byte 0
DW1	Data byte 3	Data byte 2	Data byte 1: start of payload	Data byte 0: Checksu m for payload
DW8 (read only, calculated by HW)	ECC		ECC for data bytes 7-13	ECC for data bytes 0-6

3.3.1.3 VIDEO_DI P_GDCP_PAYLOAD_A-Video Data Island Payload for Transcoder A

VIDEO	D_DIP	_GDCP	_PAYI	OAD_	A-Video	Data Is	sland	Paylo	ad for	Trans	scoder A
Register Ty	/pe: N	MIO									
Address Of	ffset: E	0210h									
Project:	А	dl .									
Default Val	ue: 0	00000001	า								
Access:	R	R/W									
Size (in bits	s): 3	2									
Bit De						scriptio	n				
31:3	Reserv	red l	Project:	All					Format:	ME	3Z
2	Reserv	ed_for_C	GCP_colo	r_indica	tion						
	Project	:		All							
	Default	Value:		0b							
					color mode. It can receive G		onally b	e set for	24-bit mo	de. It r	must be set if
	Value	Na me)	Desc	ription						Project
	0b	Don't	Indicate	Don't	indicate colo	r depth. C	D and F	P bits in	GCP set	to zero	o All
	1b	Indica	ate		ite color dept nding on prog						All r



VIDEO_DIP_GDCP_PAYLOAD_A-Video Data Island Payload for Transcoder A 1 GCP_default_phase_enable Project: ΑII 0b Default Value: Indicates the video timings meet alignment requirements such that the following conditions are met: 1) Htotal is an even number 2) Hactive is an even number 3) Hsync is an even number 4) Front and back porches for Hsync are even numbers Vsync always starts on an even-numbered pixel within a line in interlaced modes (starting counting with 0) Value Na me Description **Project** 0b Clear Default phase bit in GCP is cleared ΑII Default phase bit in GCP is set. All requirements must be met 1b Require Met ΑII before setting this bit 0 GCP_AV_mute Project: All Default Value: 0b Set AV mute bit in GCP Description Value Na me **Project** 0b Clear AV mute bit in GCP is cleared. When this bit transitions to 0, the AV ΑII mute clear flag is sent in the next GCP packet AV mute bit in GCP is set. When this bit transitions to 1, the AV mute 1b Set ΑII

set flag is sent in the next GCP packet



3.4 Transcoder B Timing

3.4.1.1 TRANS_HTOTAL_B—Transco der B Horizontal Total Register

	TRANS	_HTOTAL	_B—Transcoder B	Horizontal Total Regi	ster	
Register Ty	ype: MMIO					
Address O	ffset: E1000l	h				
Project:	All					
Default Val	ue: 000000	000h				
Access:	R/W					
Size (in bit	s): 32					
Bit De			scri	ption		
31:29	Reserved	Project:	All	Format:	MBZ	
28:16	Transcoder	_B_Horizonta	I_Total_Display_Clocks		Project:	All
	See Transco	der A descript	ion.			
15:12	Reserved	Project:	All	Format:	MBZ	
11:0	Transcoder	_B_Horizonta	I_Active_Display_Pixels		Project:	All
	See Transco	der A descript	ion.			



3.4.1.2 TRANS_HBLANK_B—Transco der B Horizontal Blank Register

	TRANS	_HBLANK	_B—Transco	der B Horizontal	Blank Reg	ister	
Register Ty	ype: MMIO						
Address O	ffset: E1004l	า					
Project:	All						
Default Val	lue: 000000	000h					
Access:	R/W						
Size (in bit	s): 32						
Bit De				scription			
31:29	Reserved	Project:	All		Format:	MBZ	
28:16	Transcoder_	_B_Horizonta	I_Blank_End			Project:	All
	See Transco	der A descrip	tion.				
15:13	Reserved	Project:	All		Format:	MBZ	
12:0	Transcoder_	B_Horizonta	l_Blank_Start			Project:	All
	See Transco	der A descrip	tion.				

3.4.1.3 TRANS_HSYNC_B— Transcoder B Horizontal Sync Register

	TRAN	S_HSYNC	_B—Transc	oder B Horizor	ntal Sync Regis	ster	
Register Ty	ype: MMIO						
Address O	ffset: E1008	h					
Project:	All						
Default Val	ue: 00000	000h					
Access:	R/W						
Size (in bits	s): 32						
Bit De				scription			
31:29	Reserved	Project:	All		Format:	MBZ	
28:16	Transcoder	_B_Horizonta	al_Sync_End			Project:	All
	See Transco	der A descrip	tion.				
15:13	Reserved	Project:	All		Format:	MBZ	
12:0	Transcoder	_B_Horizonta	al_Sync_Start			Project:	All
	See Transco	der A descript	tion.				



3.4.1.4 TRANS_VTOTAL_B—Transco der B Vertical Total Register

	TRAN	S_VTOTA	AL_B—Transo	coder B Vertical	Total Regis	ter	
Register Ty	ype: MMIO						
Address O	ffset: E100C	h					
Project:	All						
Default Val	lue: 000000	000h					
Access:	R/W						
Size (in bit	s): 32						
Bit De				scription			
31:29	Reserved	Project:	All		Format:	MBZ	
28:16	Transcoder_	B_Vertical_	Гotal_Display_Lin	es		Project:	All
	See Transco	der A descrip	tion.				
15:12	Reserved	Project:	All		Format:	MBZ	
11:0	Transcoder_	B_Vertical_	Active_Display_Li	nes		Project:	All
	See Transco	der A descrip	tion.				

3.4.1.5 TRANS_VBLANK_B—Transco der B Vertical Blank Register

	TRANS_VBLANK_B—Transcoder B Vertica	al Blank Regis	ter	
Register Ty	rpe: MMIO			
Address O	fset: E1010h			
Project:	All			
Default Val	ue: 00000000h			
Access:	R/W			
Size (in bits	s): 32			
Bit De	scription			
31:29	Reserved Project: All	Format:	MBZ	
28:16	Transcoder_B_Vertical_Blank_End		Project:	All
	See Transcoder A description.			
15:13	Reserved Project: All	Format:	MBZ	
12:0	Transcoder_B_Vertical_Blank_Start		Project:	All
	See Transcoder A description.			



3.4.1.6 TRANS_VSYNC_ B—Transcoder B Vertical Sync Register

	TRAN	S_VSYN	C_B—Trans	coder B Vertical S	ync Regist	er	
Register Ty	ype: MMIO						
Address O	ffset: E1014h						
Project:	All						
Default Val	ue: 0000000	0h					
Access:	R/W						
Size (in bit	s): 32						
Bit De				scription			
31:29	Reserved	Project:	All		Format:	MBZ	
28:16	Transcoder_E	S_Vertical_9	Sync_End			Project:	All
	See Transcode	er A descript	ion.				
15:13	Reserved	Project:	All		Format:	MBZ	
12:0	Transcoder_E	B_Vertical_9	Sync_Start			Project:	All
	See Transcode	er A descript	ion.				

3.4.1.7 TRANS_BCLRPAT_B— Transcoder B Border Color Pattern Register

7	TRANS_BCLRPAT_B— Transcoder B Bo	rder Color Pattern Register
Register Ty	pe: MMIO	
Address Of	fset: E1020h	
Project:	All	
Default Val	ue: 00000000h	
Access:	R/W	
Size (in bits	3): 32	
See Transo	oder A description.	
Bit De	scription	on
31:24	Reserved Project: All	Format:
23:16	Border_Red_Channel_Value	Project: All
15:8	Border_Green_Channel_Value	Project: All
7:0	Border_Blue_Channel_Value	Project: All



3.4.1.8 TRANS_VSYNCSHIF T_B— Transcoder B Vertical Sync Shift Register

T	RANS_VSYNCSHIFT_B— Transcoder B Ver	tical Sync Shift Register
Register Ty Address O Project: Default Val Access: Size (in bits	### ##################################	
Bit De	scription	
31:13	Reserved Project: All	Format: MBZ
12:0	Transcoder_B_Second_Field_Vertical_Sync_Shift See Transcoder A description.	Project: All

3.5 Transcoder B M/N Values

3.5.1.1 TransBDataM1— Transcoder B Data M value 1

	Tr	ansBD	ataM1— Transo	oder B Data N	/I value 1		
Register Ty	/pe:	MMIO					
Address O	ffset:	E1030	h				
Project:		All					
Default Val	ue:	00000	000h				
Access:		R/W					
Size (in bits	s):	32					
Double But	ffer Update Point	Start o	f Vblank				
Double But	ffer Armed By:	Writing	the TransBDPLinkN1				
See Transo	coder A descripti	on					
Bit De				scription			
31	Reserved	Project:	All		Format:	MBZ	
30:25	TU1_Size					Project:	All
	See Transcoder	A descrip	tion.				
24	Reserved	Project:	All		Format:	MBZ	
23:0	Transcoder_B_	Data_M1	_value			Project:	All
	See Transcoder	A descrip	tion.				



3.5.1.2 TransBDataN1— Transcoder B Data N value 1

Danistan Tomas	TransBDataN1— Transcoder			
Register Type:	MMIO			
Address Offset:	E1034h			
Project:	All			
Default Value:	00000000h			
Access:	R/W			
Size (in bits):	32			
Double Buffer Update P	oint: Start of Vblank			
Double Buffer Armed By	: Writing the TransBDPLinkN1			
See Transcoder A desc	iption			
Bit De	script	ion		
31:24 Reserved	Project: All	Format:	MBZ	
23:0 Transcoder	B_Data_N1_value		Project:	All
See Transco	der A description.			

3.5.1.3 TransBDataM2— Transcoder B Data M value 2

	Tran	sBDataM2— Trans	coder B Data M va	lue 2		
Register Ty	ype:	MMIO				
Address O	ffset:	E1038h				
Project:		All				
Default Val	ue:	00000000h				
Access:		R/W				
Size (in bits	s):	32				
Double But	ffer Update Point:	Start of Vblank				
Double But	ffer Armed By:	Writing the TransBDPLin	kN2			
See Transo	coder A description					
Bit De			scription			
31	Reserved Proj	ect: All		Format:	MBZ	
30:25	TU2_Size				Project:	All
	See Transcoder A d	escription.				
24	Reserved Proj	ect: All		Format:	MBZ	
23:0	Transcoder_B_Dat	a_M2_value			Project:	All
	See Transcoder A d	escription.				



3.5.1.4 TransBDataN2— Transcoder B Data N value 2

Register Type:	MMIO			
Address Offset:	E103Ch			
Project:	All			
Default Value:	00000000h			
Access:	R/W			
Size (in bits):	32			
Double Buffer Update Poi	nt: Start of Vblank			
Double Buffer Armed By:	Writing the TransBDPLinkN2	2		
See Transcoder A descri	otion			
Bit De	s	scription		
31:24 Reserved	Project: All	Format:	MBZ	
23:0 Transcoder_I	3_Data_N2_value		Project:	All
See Transcod	er A description.			

3.5.1.5 TransBDPLinkM1— Transcoder B Link M value 1

Tr	ansBDPLinkM1— Transco	der B Link M value 1	
Register Type:	MMIO		
Address Offset:	E1040h		
Project:	All		
Default Value:	0000000h		
Access:	R/W		
Size (in bits):	32		
Double Buffer Update Poi	nt: Start of Vblank		
Double Buffer Armed By:	Writing the TransBDPLinkN1		
See Transcoder A descrip	otion		
Bit De	scr	ription	
31:24 Reserved	Project: All	Format:	MBZ
23:0 Transcoder_B	_Link_M1_value		Project: All
See Transcode	er A description.		



3.5.1.6 TransBDPLinkN1— Transcoder B Link N value 1

Trai	nsBDPLinkN1— Transco	oder B Link N value 1		
Register Type:	MMIO			
Address Offset:	E1044h			
Project:	All			
Default Value:	00000000h			
Access:	R/W			
Size (in bits):	32			
Double Buffer Update Point:	Start of Vblank			
Double Buffer Armed By:	Writing the TransBDPLinkN1			
See Transcoder A description	n			
Bit De	so	cription		
31:24 Reserved F	roject: All	Format:	MBZ	
23:0 Transcoder_B_L	anscoder_B_Link_N1_value Project: All			
See Transcoder A	description.			

3.5.1.7 TransBDPLinkM2— Transcoder B Link M value 2

TransBDPLinkM2— Transcoder B Link M value 2					
Register Type:	MMIO				
Address Offset:	E1048h				
Project:	All				
Default Value:	0000000h				
Access:	R/W				
Size (in bits):	32				
Double Buffer Update Point	Start of Vblank				
Double Buffer Armed By:	Writing the TransBDPLinkN2				
See Transcoder A descripti	on				
Bit De	script	ion			
31:24 Reserved I	Project: All	Format:	MBZ		
23:0 Transcoder_B_	anscoder_B_Link_M2_value Project: All				
See Transcoder	A description.				



3.5.1.8 TransBDPLinkN2— Transcoder B Link N value 2

See Transcoder A description.

Tra	ansBDPLinkN2— Transcoder	· B Link N value 2		
Register Type:	MMIO			
Address Offset:	E104Ch			
Project:	All			
Default Value:	0000000h			
Access:	R/W			
Size (in bits):	32			
Double Buffer Update Poin	t: Star of Vblank			
Double Buffer Armed By:	Writing the TransBDPLinkN2			
See Transcoder A descript	ion			
Bit De	scription	on		
31:24 Reserved	Project: All	Format:	MBZ	
23:0 Transcoder_B_	Link_N2_value		Project:	All



3.6 Transcoder B Video DIP

3.6.1.1 VIDEO_DI P_CTL_B—Video DIP Control for Transcoder B

	VIDEO_DIP_CTL_B—Video DIP Cont	rol for Transcoder I	3	
Register Ty	ype: MMIO			
Address O	ffset: E1200h			
Project:	All			
Default Val				
Access: Size (in bit	R/W (s): 32			
	coder A description.			
Bit De	scription	1		
31	Enable_Graphics_Data_Island_Packet		Project:	All
	See Transcoder A description.			
30:29	Port_Select		Project:	All
	See Transcoder A description.		-	
28:26	Reserved Project: All	Format:		
25	GCP_DIP_enable		Project:	All
	See Transcoder A description.			
	This bit shoud not be enabled for 8bpc mode if at least one mode.	e of the other HDMI ports is	enabled in 1	2bpc
24:21	Data_Island_Packet_type_enable		Project:	All
	See Transcoder A description.			
20:19	DIP_buffer_index		Project:	All
	See Transcoder A description.			
18	Reserved Project: All	Format:		
17:16	Video_DIP_transmission_frequency		Project:	All
	See Transcoder A description.			
15:12	Reserved Project: All	Format:	MBZ	
10.12	1			
11:8	Video_DIP_buffer_size			
	Video_DIP_buffer_size Project: All			
	Project: All			
	Project: All Access: Read Only			
	Project: All Access: Read Only Default Value: 0b	Format:	MBZ	
11:8	Project: All Access: Read Only Default Value: 0b See Transcoder A description.	Format:	MBZ Project:	All



3.6.1.2 VIDEO_DI P_DATA_B-Video Data Island Packet Data for Transcoder B

VIDI	EO_DIP_DATA	_B-Video	Data	Island Packet Data for Transcoder B
Register Type	: MMIO			
Address Offse	et: E1208h			
Project:	All			
Default Value:	00000000h			
Access:	R/W			
Size (in bits):	32			
Bit De				scription
31:0 V i	deo_DIP_DATA	Project:	All	Format:
S	ee Transcoder A des	scription.		

3.6.1.3 VIDEO_DI P_GDCP_PAYLOAD_B-Video Data Island Payload for Transcoder B

VIDEO_DIP_GDCP_PAYLOAD_B-Video Data Island Payload for Transcoder B										
Register Ty	ype: Mi	MIO								
Address Offset: E1210h										
Project: All										
Default Value: 00000000h										
Access:	R/	/W								
Size (in bits	s): 32	2								
Bit De						scription				
31:3	Reserve	ed	Project:	All				Format:	MBZ	
2	Reserve	ed_for_	_GCP_col	or_indic	ation				Project:	All
	See Tra	nscode	r A descrip	otion.						
1	GCP_de	efault_	phase_en	able					Project:	All
	See Tra	See Transcoder A description.								
0	GCP_A	CP_AV_mute Project: All								
	See Tra	nscode	r A descrip	otion.						



3.7 CRT DAC

3.7.1.1 ADP—Analog Display Port Control Register (CRT DAC)

	ADI	P—Analog	Display Port Control Register (CRT DAC)	
Register Ty Address Of Project: Default Val Access: Size (in bits Bit De	/pe: MMIO ffset: E1100 All ue: 00040 R/W s): 32)h	scription	
	Default Valu	b the analog port CRT DAC and syncs outputs.		
	Value Na	me C	Description	Project
	0b	Disable [Disable the analog port DAC and disable output of syncs	All
	1b	Enable E	Enable the analog port DAC and enable output of syncs	All
30	Transcoder Project: Default Valu Determines	A le: 0l		
	Value Na	me	Description	Project
	0b	Transcoder A	Transcoder A	All
	1b	Transcoder B	Transcoder B	All
29:26	Reserved	Project:	All Format:	



ADP—Analog Display Port Control Register (CRT DAC)

25:24 CRT_Hot_Plug_Detection_Channel_Status

Project: All

Access: Read Only

Default Value: 00b

These bits are set when a CRT hot plug or unplug event has been detected and indicate which color channels were attached. Write a one to these bits to clear the status. The rising or falling edges of these bits are ORed together to go to the main ISR CRT hot plug register bit.

Value Na	me	Description	Project
00b	None	No channels attached	All
01b	Blue	Blue channel only is attached	All
10b	Green	Green channel only is attached	All
11b	Both	Both blue and green channel attached	All

23 CRT_Hot_Plug_Detection_Enable

Project: All Default Value: 0b

Hot plug detection is used to set status bits or an interrupt on the connection or disconnection of a CRT to the analog display port.

Value Na	me	Description	Project
0b	Disable	CRT hot plug detection is disabled	All
1b	Enable	CRT hot plug detection is enabled	All

22 CRT_Hot_Plug_Circuit_Activation_Period

Project: All Default Value: 0b

This bit sets the activation period for the CRT hot plug circuit.

Value Na	me	Description	Project
0b	64 cdclk	64 cdclk periods	All
1b	128 cdclk	128 cdclk periods	All

21 CRT_Hot_Plug_Detect_Warmup_Time

Project: All Default Value: 0b

This bit sets the warmup time for the CRT hot plug circuit.

Value Na	me	Description	Project
0b	2M pcdclks	2M pcdclks warmup (approximately 5ms)	All
1b	4M pcdclks	4M pcdclks warmup (approximately 10ms)	All



ADP—Analog Display Port Control Register (CRT DAC)

20 CRT_Hot_Plug_Detect_Sampling_Period

Project: All Default Value: 0b

This bit determines the length of time between sampling periods when the transcoder is disabled.

Value Na	me	Description	Project
0b	1G pcdclks	1G pcdclks (approximately 2 seconds)	All
1b	2G pcdclks	2G pcdclks (approximately 4 seconds)	All

19:18 CRT_Hot_Plug_Voltage_Compare_Value

Project: All

Default Value: 01b 50

Compare value for Vref to determine whether the analog port is connected to a CRT.

Value Na	me	Description	Project
00b	40	40	All
01b	50	50 (Default)	All
10b	60	60	All
11b	70	70 (bit 17 must be = 1)	All

17 CRT_Hot_Plug_Reference_Voltage

Project: All Default Value: 0b

Value Na	me	Description	Project
0b	325mv	325mv	All
1b	475mv	475mv (bits 19:18 must be = 11)	All

16 Force_CRT_Hot_Plug_Detect_Trigger

Project: All Default Value: 0b

Triggers a CRT hotplug/unplug detection cycle independent of the hot plug detection enable bit. This bit is automatically cleared after the detection is completed. The result of this trigger is reflected in the CRT Hot Plug Detection Status. Software must reset status after a force CRT detect trigger.

Value Na	me	Description	Project
0b	No Trigger	No Trigger	All
1b	Force Trigger	Force Trigger	All

15:5 Reserved Project: All Format:



ADP—Analog Display Port Control Register (CRT DAC)

4 VSYNC_Polarity_Control

Project: All Default Value: 0b

The output VSYNC polarity is controlled by this bit. This is used to implement display modes that require inverted polarity syncs and to set the disabled state of the VSYNC signal.

Value Na	me	Description	Project
0b	Low	Active Low	All
1b	High	Active High	All

3 HSYNC_Polarity_Control

Project: All Default Value: 0b

The output HSYNC polarity is controlled by this bit. This is used to implement display modes that require inverted polarity syncs and to set the disabled state of the HSYNC signal.

Value Na	me	Description	Project
0b	Low	Active Low	All
1b	High	Active High	All

2:0 **Reserved** Project: All Format:



3.8 HDMI port C

3.8.1.1 HDMIC—Digital Display Port C Register

		H	IDMIC—Digital Display Port C Register			
Register Ty	/pe:		MMIO			
Address Of	ffset:		E1150h			
Project:			All			
Default Val	ue:		0000018h			
Access:			R/W			
Size (in bits	s):		32			
Double But	ffer Upda	te Point:	Depends on bit			
Bit De			scription			
31	HDMIC_	Enable(Diç	gital_Display_Port_C_Enable)			
	Project:		All			
	Default \	/alue:	Ob			
	HDMI m [DevIBX #30) clea	being written. Both this bit and bit 6 of this register must be enabled to send audio over this port in HDMI mode. This port must not be enabled simultaneously with DisplayPort C. [DevIBX] When disabling the port, software must temporarily enable the port with transcoder select (bit #30) cleared to '0' after disabling the port. This is workaround for hardware issue where the transcoder select set to '1' will prevent DPC from being enabled on transcoder A.				
[DevIBX] Software must write this bit twice when enabling the port (setting to '1') as a workaro hardware issue that may result in first write getting masked. [DevIBX] Toggle this bit off then on at the end of mode set sequence when enabling HDMI 12-color with pixel repeat.						
	Value	Na me	Description	Project		
	0b	Disable	Disable and tristates the Digital Display Port C interface for HDMI or DVI modes.	All		
	1b	Enable	Enable. This bit enables the Digital Display Port C interface for HDMI or DVI modes.	All		



		HDMIC-	—Digital Display Port C Register			
30	Transcoder_Select					
	Project:	Al	I			
	Default Value: 0b					
	See HDM	IIB Description.				
	[DevIBX] Writing to this bit only takes effect when port is enabled. Due to hardware issue it is that this bit be cleared when port is disabled. To clear this bit software must temporarily enaport on transcoder A.					
	Value N	la me	Description	Project		
	0b	Transcoder A	Transcoder A	All		
	1b	Transcoder B	Transcoder B	All		
29	Reserved	d Project:	All Format:	MBZ		
	See HDM	/IB Description.	Description	Project		
	000b	8 bpc	8 bits per color	All		
		•	'	All		
	011b	12 bpc	12 bits per color	7 ***		
25:19	others	Reserved Project:	All Format:	All		
			All Folliat.			
	_	utput_Inversion				
18	Project:	ΔΙ	I			
	Project:	Al Te				
	Security:	Te	est			
	Security: Default Va	Te	est			
	Security: Default Va	Te alue: 0b IIB Description.	est	Project		
	Security: Default Va See HDM	Te alue: 0b //IB Description.	est O	Project		
	Security: Default Vi See HDM	Te alue: 0b MB Description.	Description			



		н	DMIC—I	Digital Display Port C Register			
15	Port_Lane	e_Reversa	I				
	Project:	_	All				
	Default Value: 0b						
	See HDM	IB Descript	ion.				
	Value N	a me	I	Description	Project		
	0b	Not revers	sed I	Not reversed	All		
	1b	Reversed		Reversed	All		
14:10	Reserved	Proje	ct: All	Format: MBZ			
9	Null_pack	cets_enabl	ed_during	_Vsync			
	Project:		All				
	Default Va	ılue:	0b				
	See HDMI	B Descript	ion.				
	Value N	a me	Descript	ion	Project		
	0b	Disable	Disable n	ull infoframe packets when Vsync=1 on this port.	All		
	1b	Enable	Enable no	ull infoframe packets when Vsync=1 on this port.	All		
8:7	Reserved	Proje	ect: All	Format: MBZ			
6	Audio_Output_Enable						
	Project: All						
	Default Value: 0b						
	See HDMIB Description.						
	Value N	a me	Descri	ption	Projec		
	0b	Disable	No aud	lio output on this port	All		
	1b	Enable	Enable	audio on this port	All		
5	Reserved						
4:3	Sync_Pol	arity					
	Project:		All				
	Default Va	ılue:	11b	VS and HS are active high			
	See HDMIB Description.						
	Value Na	a me		Description	Project		
	00b	VS-HS	Low	VS and HS are active low (inverted)	All		
	01b	VS Low	, HS High	VS is active low (inverted), HS is active high	All		
	10b	Vs High	, HS Low	VS is active high, HS is active low (inverted)	All		
	11b	High		VS and HS are active high (Default)	All		



2

1:0

HDMIC—Digital Display Port C Register

Digital_Port_C_Detected

Project: All

Access: Read Only

Default Value: 0b

Read-only bit indicating whether a digital port C was detected during initialization. It signifies the level of the GMBUS port 3 (port C) data line at boot. This bit is valid regardless of whether the port is

enabled.

Value N	a me	Description	Project
0b	Not Detected	Digital Port C not detected during initialization	All
1b	Detected	Digital Port C detected during initialization	All
Reserved	Project:	All Format: MBZ	



3.9 HDMI port D

3.9.1 HDMID—Digital Display Port D Register

			IDMID—Digital Display Port D Register		
Register Ty	mo:		MMIO		
Address Of	-		E1160h		
Project:	11301.		All		
Default Val	ue:		0000018h		
Access:			R/W		
Size (in bits	s):		32		
Double But	ffer Upda	te Point:	Depends on bit		
Bit De			scription		
31	HDMID_	Enable(Dig	gital_Display_Port_D_Enable)		
	Project:		All		
	Default \	√alue:	0b		
	being wr	itten. Both	vill put it in its lowest power state. Port enable takes place on the Vblank this bit and bit 6 of this register must be enabled to send audio over this port must not be enabled simultaneously with DisplayPort D.		
	[DevIBX] When disabling the port, software must temporarily enable the port with transcoder select (bit #30) cleared to '0' after disabling the port. This is workaround for hardware issue where the transcoder select set to '1' will prevent DPD from being enabled on transcoder A.				
	[DevIBX] Software must write this bit twice when enabling the port (setting to '1') as a workaround for hardware issue that may result in first write getting masked.				
	[DevIBX] Toggle this bit off then on at the end of mode set sequence when enabling HDMI 12-bit per color with pixel repeat.				
	Value	Na me	Description	Project	
	0b	Disable	Disable and tristates the Digital Display Port D interface for HDMI or DVI modes.	All	
	1b	Enable	Enable. This bit enables the Digital Display Port D interface for HDMI or DVI modes.	All	



		HDMID	—Digital Display Port D Re	gister		
30	Transcoder_Select					
	Project:	А	II			
	Default V	alue: 0I)			
	See HDM	IIC Description.				
	[DevIBX] Writing to this bit only takes effect when port is enabled. Due that this bit be cleared when port is disabled. To clear this bit software port on transcoder A.					
	Value N	la me	Description		Project	
	0b	Transcoder A	Transcoder A		All	
	1b	Transcoder B	Transcoder B		All	
29	Reserved	d Project:	All	Format: M	BZ	
	See HDN	/IC Description.	Description		Project	
	000b	8 bpc	8 bits per color		All	
	011b	12 bpc	12 bits per color		All	
	others	Reserved	Reserved		All	
25:19	Reserved		All	Format:	All	
18	110000	utput Inversion	7.11	- Torrida.		
10	Project:	а срасо .о.о А	II			
	Security:	T	est			
	Default V	alue: 0l	0			
	See HDMIC Description.					
	Value N	la me	Description		Project	
	1	Not Inverted	Clock output is NOT inverted		All	
	0b					
	1b	Inverted	Clock output is inverted		All	



		н	OMID—D	igital Display Port D Register			
15	Port_Lane	e_Reversal					
	Project:	_	All				
	Default Va	lue:	0b				
	See HDMI	IC Descript	ion.				
	Value Na	n me	D	escription		Project	
	0b	Not revers	sed N	ot reversed		All	
	1b	Reversed	R	eversed		All	
14:10	Reserved	Proje	ct: All	Format:	MBZ		
9	Null_pack	ets_enable	ed_during_	Vsync			
	Project:		All				
	Default Va	lue:	0b				
	See HDMI	C Descripti	on.				
	Value Na	a me	Descriptio	n		Project	
	0b	Disable	Disable nu	Il infoframe packets when Vsync=1 on this port.		All	
	1b	Enable	Enable nul	I infoframe packets when Vsync=1 on this port.		All	
8:7	Reserved	Proje	ct: All	Format:	MBZ		
	Project: All Default Value: 0b See HDMIC Description.						
	Value Na	a me	Descript	tion		Projec	
	0b	Disable	No audio	o output on this port		All	
	1b	Enable	Enable a	audio on this port		All	
5	Reserved						
4:3	Sync_Pola	arity					
	Project:		All				
	Default Va	lue:	11b	VS and HS are active high			
	See HDMIC Description.						
	Value Na	ne me		Description		Project	
	00b	VS-HS I	Low	VS and HS are active low (inverted)		All	
		VS Low, HS High		VS is active low (inverted), HS is active high		All	
	01b	VO LOW	, <u> </u>				
	01b 10b		, HS Low	VS is active high, HS is active low (inverted)		All	



2

HDMID—Digital Display Port D Register

Digital_Port_D_Detected

Project: All

Access: Read Only

Default Value: 0b

Read-only bit indicating whether a digital port D was detected during initialization. It signifies the level of the GMBUS port 5 (port D) data line at boot. This bit is valid regardless of whether the port is

enabled.

Value Na me		Description	Project
0b	Not Detected	Digital Port D not detected during initialization	All
1b	Detected	Digital Port D detected during initialization	All

1:0 Reserved Project: All Format: MBZ



3.10 LVDS

3.10.1.1 LVDS—LVDS Port Control Register

			LVDS	—LVDS Port Control Register	
Register T	ype: M	MIO			
Address O		1180h			
Project:	Al	I			
Default Va	lue: 40	000000h			
Access:	R/	W Protect			
Size (in bit					
Vrite Prote	ct by Pa	nel Power	Sequenc	cer	
Bit De				scription	
31	LVDS_F	Port_Enable	9		
	Project:		All		
	Default Value: 0b				
	When di	isabled the l	LVDS port	t is inactive and in it's low power state. Enabling the LVDS po	
	When di the way enabled	isabled the I that the PLI and the poi	LVDS port L for this to rt is power	ranscoder is programmed. This bit must be set before the dis r sequenced on using the panel power sequencing logic.	splay PLL is
	When di the way enabled	isabled the I that the PLI	LVDS port L for this t	ranscoder is programmed. This bit must be set before the dis r sequenced on using the panel power sequencing logic.	
	When di the way enabled	isabled the I that the PLI and the poi	LVDS port L for this to trt is power	ranscoder is programmed. This bit must be set before the dis r sequenced on using the panel power sequencing logic.	splay PLL is
	When di the way enabled	isabled the I that the PLI and the poi	LVDS port L for this to the power Descrip The port The port	ranscoder is programmed. This bit must be set before the dis r sequenced on using the panel power sequencing logic.	Project
30	When di the way enabled Value 0b 1b	isabled the lather that the PLI and the pole	LVDS port L for this to the port The port The port connect	ranscoder is programmed. This bit must be set before the distribution t is disabled and all LVDS pairs are powered down. t is enabled (port must be enabled before powering up a led panel)	Project All
30	When di the way enabled Value 0b 1b	isabled the I that the PLI and the poi Na me Disable Enable	LVDS port L for this to the port The port The port connect	ranscoder is programmed. This bit must be set before the distribution t is disabled and all LVDS pairs are powered down. t is enabled (port must be enabled before powering up a led panel)	Project All
30	When di the way enabled Value 0b 1b	isabled the I that the PLI and the point I had been been been been been been been bee	LVDS port L for this to rt is power Descrip The port Connect Coder_Se	ranscoder is programmed. This bit must be set before the distribution t is disabled and all LVDS pairs are powered down. t is enabled (port must be enabled before powering up a led panel)	Project All
30	When di the way enabled Value 0b 1b LVDS_F Project:	isabled the I that the PLI and the pole I had been been been been been been been bee	LVDS port L for this ti rt is power Descrip The port connect coder_Se	ranscoder is programmed. This bit must be set before the distribution t is disabled and all LVDS pairs are powered down. It is enabled (port must be enabled before powering up a led panel)	Project All
30	When di the way enabled Value 0b 1b LVDS_F Project: Default	isabled the I that the PLI and the pole I had been been been been been been been bee	Descrip The port connect Coder_Se All	ranscoder is programmed. This bit must be set before the distribution t is disabled and all LVDS pairs are powered down. t is enabled (port must be enabled before powering up a red panel) elect Transcoder B	Project All All
30	When di the way enabled Value 0b 1b LVDS_F Project: Default Value	isabled the land the PLI and the point Disable Enable Port_Transo Value: Na me	Descrip The port connect Coder_Se All Alb der A	ranscoder is programmed. This bit must be set before the distribution It is disabled and all LVDS pairs are powered down. It is enabled (port must be enabled before powering up a sed panel) It is disabled and all Description	Project All All Project



LVDS—LVDS Port Control Register

24 Data_Format_Select

Project: All Default Value: 0b

Combined with the other control bits it selects the LVDS data format. Other control bits in this register determine if two channel is enabled and 18 or 24 bit color is enabled.

Value N	a me	Description	Project
0b	1x18.0, 2x18.0, 1x24.0 or 2x24.0	1x18.0, 2x18.0, 1x24.0 or 2x24.0	All
1b	1x24.1 or 2x24.1	1x24.1 or 2x24.1	All

23 LE_Control_Enable

Project: All Default Value: 0b

This bit is used when the second channel control signal field indicates that we are using the LE instead of HS and the two channel mode is enabled. In single channel mode, this bit has no effect.

Value N	a me	Description	Project
0b	Send 0	Send 0 on second channel HS (B2<2>)	All
1b	Send 1	Send 1 on second channel HS	All

22 LF_Control_Enable

Project: All Default Value: 0b

This bit is used when the second channel control signal field indicates that we are using the LF instead of VS and two channel mode is enabled. In single channel mode, this bit has no effect.

Value N	a me	Description	Project
0b	Send 0	Send 0 on second channel VS (B2<3>)	All
1b	Send 1	Send 1 on second channel VS	All

21 VSYNC_Polarity

Project: All Default Value: 0b

This controls the polarity of the VSYNC indicator that is sent over the LVDS connection. Panels may require one or the other polarity or work with either polarity.

Value N	a me	Description	Project
0b	No Invert	No inversion (1=active)	All
1b	Invert	Invert the sense (0=active)	All



All

		L	.VDS	—LVDS Port Control Register		
20	HSYNC_Polarity(LP_Invert)					
	Project: All					
	Default V	alue:	0b			
				e HSYNC indicator that is sent over the LVDS connection. Pane ity or work with either polarity.	els may	
	Value N	la me	Desc	cription	Project	
	0b	No Invert	No i	nversion (1=active)	All	
	1b	Invert	Inve	rt the sense (0=active)	All	
19	DE_Inve	rt	•		•	
	Project:		All			
	Default V	alue:	0b			
	This cont	rols the polari	ty of th	e DE indicator that is sent over the LVDS connection.		
	Value Na me E		Desc	Description		
	0b	No Invert	No i	nversion of DE (1=active)	All	
	1b	Invert	Inve	rt the sense of DE (0=active)	All	
18:17	Second_	Second_Channel_Control_Signals				
	Project: All					
	Default Value: 00b					
	This bit only applies to the two channel modes of operation it has no effect in single channel modes.					
	Value N	la me		Description	Project	
	00b			Send DE, HS, VS on second channel if enabled	All	
	01b	Reserved		Reserved	All	
	10b			Do not send DE, HS, VS on second channel use zero instead	All	
	11b			Use DE=0, HS=LE, VS=LF on second channel	All	
	110	Channel_Reserved_Bits				
16	L	_Reserved_B	Bits			
16	L	_Reserved_E	Bits All			
16	Channel	_				
16	Channel Project:	alue:	All	Description	Project	

Doc Ref #: IHD_OS_V3Pt3_3_10 107

Send duplicate data bit for reserved bits

1b

Send Duplicate



LVDS—LVDS Port Control Register

15 LVDS_Border_Enable

Project: All Default Value: 0b

This selects whether the border data should be included in the active display data sent to the panel.

Value	Name	Description	Project
0b	Disable	Border to the LVDS transmitter is disabled. DE (Display Enable) is used	All
1b	Enable	Border to the LVDS transmitter is enabled. Blank# is used as DE for the panel	All

14:11 Reserved Project: All Format:

10 Buffer_Power_Down_State

Project: All Default Value: 0b

This bit selects the state of the LVDS buffers during a powered down state caused by the power sequence logic power down. This selection will be made based on the connected panel requirements.

Value	Name	Description	Project
0b	Zero	Zero Volts (Driven on both lines of the pairs)	All
1b	Tri-State	Tri-State (High impedance state)	All

9:8 ClkA,A0,A1,A2_Control

Project: All Default Value: 00b

This field controls the A0-A2 data pairs and CLKA. It sets the highest level of activity that is allowed on these lines when the panel is powered on. Power sequencing for LVDS connected panels overrides the control. When the power sequencer is in the power down mode all signals are in the power down state.

Value	Name	Description	Project
00b	Power Down	Power Down all A channel signals including A3 (0V)	All
01b	Power Up Data 0	Power up – A0, A1, A2 Data bits forced to 0,Timing active, Clock Active	All
10b	Reserved	Reserved	All
11b	Power Up All Active	Power up – Data lines and clock active	All



LVDS—LVDS Port Control Register

7:6 | Eight_bit_color_channel_A3,(B3)_Control

Project: All Default Value: 00b

This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on. The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates that the pair should be powered up and will only be active if both indicate that it should be active. The B3 pair will only be powered up if both this field and the B0, B1, B2, (B3) field indicates that the pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. When the power sequencer is in the power down mode all signals are in the power down state.

Value	Name	me Description				
00b	Power Down	Power Down all signals A3, B3 (common mode)	All			
01b	Power Up Data 0	Power up – A3, (B3) Data (pixel data not control) lines forced to 0 output	All			
10b	Reserved	Reserved	All			
11b	Power Up Data Active	Power up – A3, (B3) Data lines active	All			

5:4 Two_channel_mode_ClkB_Control

Project: All Default Value: 00b

When in two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on. The CLKB pair should only be powered up if the B0, B1, B2, (B3) field indicates that the second channel should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control.

Value	Name	ame Description				
00b	Power Down	Power Down CLKB (common mode)	All			
01b	Power Up CLKB 0	Power up – CLKB Forced to 0	All			
10b	Reserved	Reserved	All			
11b	Power Up CLKB Active	Power up – Clock B active	All			



LVDS—LVDS Port Control Register

3:2 Two_channel_mode_B0,B1,B2_Control

Project: All Default Value: 00b

This field controls both the set B0-B2 data pairs. It sets the highest level of activity that is allowed on these lines when the panel is powered on. Power sequencing for LVDS connected panels overrides the control. During single channel operation (1x18.0), these bits need to be both zero. Two channel operation is selected by setting them to ones. Note that the second clock can be optionally enabled or disabled by the two channel mode ClkB control field.

Value	Name	Name Description				
00b	Power Down	n Power Down all signals including B3 and CLKB				
01b	Power Up Data 0	Power up – B0, B1, B2, Data lines forced to 0, timing is active	All			
10b	Reserves	Reserved	All			
11b	Power Up Data Active	Power up – Data lines active (color and timing)	All			

1 LVDS_detected

Project: All

Access: Read Only

Default Value: 0b

Read-only bit indicating whether LVDS was detected during initialization. It signifies the level of the GMBUS port 2 (LVDS) data line at boot. This bit is valid regardless of whether the port is enabled.

	Value	Name	Description		Project	
	0b	Not Detected	LVDS not detected during initialization		All	
	1b	Detected	LVDS detected during initialization		All	
0	Reserved	Project:	All	Format:		



4. South FDI Rx and Transcoder Control (F0000h–FBFFFh)

4.1.1 Display Transcoder A Control

4.1.1.1 TRANSACONF—Transcode r A Configuration Register

	Т	RANSA	CONF—Tra	anscoder A Configuration Regis	ter
Register Ty	ype:		MMIO		
Address Offset: Project:		F0008h			
			All		
Default Val	lue:		00000000h		
Access:			R/W		
Size (in bit	•		32		
Double Bu	ffer Update	Point:	Start of vertica	al blank OR transcoder disabled	
Bit De				scription	
31	Transcoo	der_A_Ena	ble Project:	All	
	enable bit VBLANK the timing enabled.	off disable event after generator	s the timing gei the FDI is disal	e done when FDI A has been disabled. Turnin nerator in this transcoder. FDI disable occurs bled. Synchronization pulses to the display an anscoder timing registers must contain valid value.	after the next e not maintained if
	│ Value N	a me		41	
	Value N		•		-
	0b	Disable	Disabled		All
			•		-
30	0b	Disable Enable	Disabled	All	All
30	0b 1b Transcoo	Disable Enable der_State only bit indicabling the	Disabled Enabled Project:	All ual state of the transcoder. Since there can be and the transcoder actually shutting off, this bit i	All All e some delay
30	0b 1b Transcoo This read between	Disable Enable der_State l only bit indisabling thate.	Disabled Enabled Project:	ual state of the transcoder. Since there can be not the transcoder actually shutting off, this bit i	All All e some delay
30	0b 1b Transcoo This read between current st	Disable Enable der_State l only bit indisabling thate.	Disabled Enabled Project: dicates the actue transcoder ar	ual state of the transcoder. Since there can be not the transcoder actually shutting off, this bit i	All All e some delay indicates the true
30	0b 1b Transcoo This read between o current st Value N	Disable Enable der_State l only bit indisabling thate. a me	Disabled Enabled Project: dicates the actue transcoder ar Descriptio	ual state of the transcoder. Since there can be not the transcoder actually shutting off, this bit i	All All e some delay indicates the true Project
30	Ob 1b Transcoo This read between o current st Value N Ob	Disable Enable der_State I only bit indisabling thate. I me Disable Enable	Disabled Enabled Project: dicates the actue transcoder ar Descriptio Disabled Enabled	ual state of the transcoder. Since there can be not the transcoder actually shutting off, this bit i	All All e some delay indicates the true Project All All



	TR	ANSACON	F—Transcoder A Configuration	Register	•	
26	Reserved Project: All Format:					
25	Reserved					
24	Reserved	Project:	All	Format:		
23:21	Interlaced_	Mode				
	Project:	/	All			
	Default Valu	ie: (000b			
	software du in the vertic	ring transcoder al blank after p	cate what interlaced mode is being set in the setup (mode set). They are updated immed rogramming if transcoder is enabled. The detection driven by PIPEACONF and transmitted Description	liately if the tra fault behavio	anscoder is off, or r is to have	
	000b	Progressive	Progressive display		All	
	010b	Reserved	Reserved		All	
			110001100		/\li	
	011b	Interlace	Interlaced display, programmable Vsync fo	or CRT, DP	All	
	011b Others	Interlace Reserved		or CRT, DP		
20:8			Interlaced display, programmable Vsync fo	or CRT, DP Format:	All	
20:8	Others	Reserved	Interlaced display, programmable Vsync fo		All	
20:8 4:2 1	Others Reserved	Reserved Project:	Interlaced display, programmable Vsync for Reserved	Format:	All	



4.1.2 Display Transcoder B Control

4.1.2.1 TRANSBCONF—Transcode r B Configuration Register

	TRANSF	RCO	NF—Tra	anscod	er B Configurati	ion I	Register	•	
Register Ty		MM		4113000	or B configuration		togistoi		
Address Offset:			10 108h						
Project:		All							
Default Val	ue:	000	00000h						
Access:		R/W	/						
Size (in bits	•	32							
Double But	ffer Update Point:	Sta	rt of vertica	al blank O	R transcoder disabled				
Bit De					scription				
31	Transcoder_B_Ena	able	Project:	All	Format:				
	See Transcoder A d	lescrip	otion						
30	Transcoder_State		Project:	All	Format:				
	See Transcoder A d	lescrip	otion						
29	Reserved Proj	ject:	All				Format:		
28:27	Frame_Start_Delay	/	Project:	All	Format:				
	See Transcoder A d	lescrip	otion						
26	Reserved Proj	ject:	All				Format:		
25	Reserved				Project:	All			
24	Reserved Proj	ject:	All				Format:		
23:21	Reserved				Project:	All			
20:8	Reserved Proj	ject:	All				Format:		
7:5	Display_Port_Bits_	Per_	Color		Project:	All	Format:		
	See Transcoder A d	lescrip	otion						
4:2	Reserved Proj	ject:	All				Format:		
1	Reserved				Project:	All			
0	Reserved Proj	ject:	All				Format:	MBZ	



4.1.3 FDI A Receiver Control

4.1.3.1 FDI_RXA_CTL- FDI A Rx Control Register

		FDI_I	RXA_CTL- FDI A Rx Control Register					
Register Ty	/pe:	MI	MIO					
Address O	ffset:	FC	F000Ch					
Project:		All	All					
Default Val	ue:	00	000040h					
Access:		R/	W					
Size (in bits	•	32						
Double But	ffer Update P	oint: De	epends on bit					
Bit De			scription					
31	FDI_Rx_A_	Enable						
	Project:		All					
	Default Valu	e:	0b					
			ut it in its lowest power state. Port enable takes place on the Vbla ote that link A is hardwired to transcoder A.	nk after				
	Value Na	me	Description	Project				
	0b	Disable	Disables and tristates the FDI Rx A interface	All				
	1b	Enable	Enable. This bit enables the FDI Rx A interface.	All				
30	Reserved	Project:	All Format: ME	3Z				
29:28	Link_trainir	ng_pattern_	enable					
	Project:		All					
	Default Valu	e:	0b					
	Value Na	me	Description	Project				
	00b	Pattern 1	Pattern 1 enabled: Repetition of D10.2 characters.	All				
	01b	Pattern 2	Pattern 2 enabled: Repetition of K28.5, D11.6, K28.5, D11.6, D10.2, D10.2, D10.2, D10.2, D10.2. Please note that the entire pattern must complete before another pattern is sent. Scrambling initialization and disparity init commence at the end of the last iteration of pattern 2.	All				
	10b	Idle	Idle Pattern enabled: Transmit single-context scheduling followed by VB-ID with NoVideoStream_flag set to 1, five times	All				
	11b	Normal	Link not in training: Send normal pixels	All				
27:22	Reserved	Project:	All Format:					



21:19	Port_Width	Selection		
	Project:	– А	.II	
	Default Valu	ie: 0	b	
	Value Na	me	Description	Project
	000b	x1 Mode	x1 Mode	All
	001b	x2 Mode	x2 Mode	All
	010b	x3 Mode	x3 Mode	All
	011b	x4 Mode	x4 Mode	All
	111b	x8 Mode	x8 Mode	All
	Others	Reserved	Reserved	All
18:16	Bits_Per_C	olor		
	Project:	Α	ll .	
	Default Valu	ie: 0	b	
			er of bits per color sent over the link. Color format change can be done in	Color format takes place on the adependent of a pixel clock change in
	Vblank after the link.	r being written.	Color format change can be done in	ndependent of a pixel clock change in
	Vblank after the link. Value Na	r being written. me	Color format change can be done in Description	ndependent of a pixel clock change in Project
	Vblank after the link. Value Na 000b	r being written. me 8 bpc	Color format change can be done in Description 8 bits per color	ndependent of a pixel clock change in Project All
	Vblank after the link. Value Na 000b 001b	me 8 bpc 10 bpc	Color format change can be done in Description 8 bits per color 10 bits per color	Project All
	Vblank after the link. Value Na 000b 001b 010b	me 8 bpc 10 bpc 6 bpc	Color format change can be done in Description 8 bits per color 10 bits per color 6 bits per color	Project All All
	Vblank after the link. Value Na 000b 001b	me 8 bpc 10 bpc	Color format change can be done in Description 8 bits per color 10 bits per color	Project All
15	Vblank after the link. Value Na 000b 001b 010b 011b 1XXb	me 8 bpc 10 bpc 6 bpc 12 bpc	Color format change can be done in Description 8 bits per color 10 bits per color 6 bits per color 12 bits per color Reserved	Project All All All
15	Vblank after the link. Value Na 000b 001b 010b 011b 1XXb	me 8 bpc 10 bpc 6 bpc 12 bpc Reserved	Description 8 bits per color 10 bits per color 6 bits per color 12 bits per color Reserved	Project All All All
15	Vblank after the link. Value Na 000b 001b 010b 011b 1XXb Link_revers	me 8 bpc 10 bpc 6 bpc 12 bpc Reserved sal_strap_over	Description 8 bits per color 10 bits per color 6 bits per color 12 bits per color Reserved	Project All All All
15	Vblank after the link. Value Na 000b 001b 010b 011b 1XXb Link_revers Project: Default Value Link is rever is strapped.	me 8 bpc 10 bpc 6 bpc 12 bpc Reserved sal_strap_overing are: 0 reed if DMI is revolutionally in the set by the	Description 8 bits per color 10 bits per color 6 bits per color 12 bits per color Reserved	Project All All All All All All All All All Al
15	Vblank after the link. Value Na 000b 001b 010b 011b 1XXb Link_revers Project: Default Value Link is rever is strapped.	me 8 bpc 10 bpc 6 bpc 12 bpc Reserved sal_strap_overing are: 0 reed if DMI is revolutionally in the set by the	Description 8 bits per color 10 bits per color 6 bits per color 12 bits per color Reserved ride II b versed. This bit overrides the status pefore the link is enabled in order to	Project All All All All All All All All All Al
15	Vblank after the link. Value Na 000b 001b 010b 011b 1XXb Link_revers Project: Default Valu Link is rever is strapped. link is enable	me 8 bpc 10 bpc 6 bpc 12 bpc Reserved sal_strap_overing He: 0 reed if DMI is revolutionally be set be ded has no effective.	Description 8 bits per color 10 bits per color 6 bits per color 12 bits per color Reserved ride II b versed. This bit overrides the status per color the link is enabled in order to the status before the link A and link B must be off Description	Project All All All All All All is of DMI reversal to the reverse of what take effect. Writing to this bit when the fin order for this bit to take effect. Project



14	DMI_Link_reversal_status								
	Project:	– Al	I						
	Access:	Re	ead Only						
	Default Valu	ue: 0b)						
	This bit refle	ects the DMI link	reversal strap.						
	Value Na	me	Description	Project					
	0b	Not Reversed	Link not reversed	All					
	1b	Reversed	Link reversed.	All					
13	FDI_PLL_e	nable Pr	oject: All Format: En	nable					
			. Software must enable this bit 10us or FDI RXB Control registers.	S prior to enabling the link. This bit					
12:9	Reserved	Project:	All						
8	Reserved								
7	Reserved	Pro	oject: All						
6	Reserved		Project: All						
5	Reserved								
4	Rawclk_to_	_PCDCLK_selec	tion						
	Project:	All							
	Default Valu	ue: 0b							
	be program disregarded	med as part of er I and Rawclk will	nabling and disabling the link. If FDI	ock to PCDCLK (or vice versa). It must I PLL is disabled, this register will be / boot flow for more detail. This bit can					
	Value Na	me	Description	Project					
	0b	Rawclk	Rawclk used	All					
	1b	PCDCLK	PCDCLK used	All					



4.1.3.2 FDI_RXA_MISC— FDI A Rx Miscellaneous

			FDI_R	XA_MIS	C— F	OI A Rx Miscell	aneous	
Register Ty	, ,	MMIO						
Address O	ffset:	F0010h	1					
Project: All								
Default Value: 000			80h					
Access:		R/W						
Size (in bit	s):	32						
Bit De						scription		
31:13	Rese	rved	Project:	All			Format:	MBZ
12:0	FDI_I	Delay		Project:	All	Default Value:	80h	
	over t	he FDI i		reach the ti		ative delay w.r.t. the erator FIFO in the tra		

4.1.3.3 FDI_RXA_ISR — FDI A Rx Interrupt Status Register

	F	DI_RXA_IS	R — FDI A R	x Interrupt Status Reg	gister
Register Ty	/pe: MMIO				
Address O	ffset: F0014	ŀh			
Project:	All				
Default Val	ue: 00000	0000h			
Access:	Read	Only			
Size (in bits					
				FDI Receiver A interrupt standary on the combined FDI_RX	atus bits. FDI_RXA_IMR KA interrupt in the SDEISR.
Bit De				scription	
31:11	Reserved	Project:	All	F	Format:
10	FDI_RX_Int	er-lane_Alignr	nent		
	Project:	A	All		
	This bit indic	cates all the lan	es are properly inte	er-lane aligned	
	Value Na	me	Description	ı	Project
	0b	Not Aligned	Inter-lane sy	mbols are not aligned	All
	1b	Aligned	Inter-lane sy	mbols are properly aligned	All



9	FDI_RX_Sy	mbol_Lock						
	Project: All							
	This bit indicates	cates receiver	logic consecutively received training pattern 2 succe	ssfully on all the enabl				
	Value Na	me	Description	Project				
	0b	Not Locked	Symbol is not locked	All				
	1b	Locked	Symbol lock is achieved	All				
8	FDI_RX_Bi	t_Lock						
	Project:		All					
		cates receiver nabled lanes.	logic consecutively received D10.2 pattern in training	g pattern 1 successfull				
	Value Na	me	Description	Project				
	0b	Not Locked	Bit is not locked	All				
	1b	Locked	Bit lock is achieved	All				
7	FDI_RX_Tr	aining_Patter	n_2_Fail					
	Project:		All					
	This bit indi	cates that the t	raining pattern 2 has failed					
	Value Na	me	Description	Project				
	0b	No Error	Pattern 2 training did not report an error	All				
	1b	Failed	Pattern 2 has failed	All				
6	Reserved	Project:	All Form	mat:				
5		E_BIT_Unloc	ked					
	Project:		All					
	This bit indi	cates DRC circ	ruit detects that the recovered clock has drifted from	the received data				
	Value Na	me	Description	Proje				
	0b	No Drift	Recovered clock does not drift from the received da	ta All				
	1b	Drift	Recovered clock has drifted from the received data	All				
4	_		Rate_above_10^-9					
	Project:		All					
		cates the recei	ved symbol error rate is more than 10^-9.					
	Value Na	me	Description	Proje				
	0b l	ess than	The received symbol error rate is not greater than 1	0^-9 AII				
	1b (Greater than	The received symbol error rate is greater than 10^-9) All				



3	Reserved			
,	1.c3el veu			
<u>.</u>	FDI_RX_Pix	cel_FIFO_Overflo	wo	
	Project:	All		
	This bit indic	cates weather the	Pixel FIFO overflowed or not.	
	Value Na	me	Description	Project
	0b	No Overflow	Pixel FIFO did not overflow	All
	1b	Overflow	Pixel FIFO overflowed	All
	Project: This bit indic		Cross Clock symbol clock to display clock FIF	
•	Project:	All	_	FO overflowed or not. Project
	Project: This bit indic	All cates weather the	Cross Clock symbol clock to display clock FIF	
	Project: This bit indic	All cates weather the	Cross Clock symbol clock to display clock FIF Description	Project
	Project: This bit indic Value Na 0b 1b	All cates weather the me No Overflow	Cross Clock symbol clock to display clock FIF Description Cross Clock FIFO did not overflow Cross Clock FIFO overflowed	Project All
	Project: This bit indic Value Na 0b 1b	All cates weather the me No Overflow Overflow	Cross Clock symbol clock to display clock FIF Description Cross Clock FIFO did not overflow Cross Clock FIFO overflowed	Project All
	Project: This bit indic Value Na 0b 1b FDI_RX_Sy Project:	All cates weather the me No Overflow Overflow mbol_Queue_ov	Cross Clock symbol clock to display clock FIF Description Cross Clock FIFO did not overflow Cross Clock FIFO overflowed	Project All
	Project: This bit indic Value Na 0b 1b FDI_RX_Sy Project:	All cates weather the me No Overflow Overflow mbol_Queue_ov	Cross Clock symbol clock to display clock FIF Description Cross Clock FIFO did not overflow Cross Clock FIFO overflowed verflow	Project All
)	Project: This bit indic Value Na 0b 1b FDI_RX_Sy Project: This bit indic	All cates weather the me No Overflow Overflow mbol_Queue_ov All cates weather the	Cross Clock symbol clock to display clock FIF Description Cross Clock FIFO did not overflow Cross Clock FIFO overflowed verflow symbol queue overflowed or not.	Project All All



4.1.3.4 FDI_RXA_IMR — FDI A Rx Interrupt Mask Register

FDI_RXA_IMR — FDI A Rx Interrupt Mask Register

Register Type: MMIO
Address Offset: F0018h
Project: All

Default Value: 000007FFh

Access: R/W Size (in bits): 32

The IMR register is used by software to control which FDI_RXA_ISR bits are "masked" or "unmasked". "Unmasked" bits will be reported on the combined FDI_RXA interrupt in the SDEISR. "Masked" bits will not be reported.

Bit De					scription		
31:11	Reserved	Project:	All			Format:	MBZ
10:0	Interrupt_	_Mask_Bits	Project:	All	Format:	Interrupt Control Registe	ers
	the combi	ned FDI_RXA i	nterrupt in	the SDE		oits from the FDI_RXA_ISF	·
	Value N	a me	Descrip	tion			Project
	0b	Not Masked			l be reported on ain SDEISR	the combined FDI_RXA	All
	1b	Masked	Masked	– will not	be reported		All



4.1.4 FDI B Receiver Control

4.1.4.1 FDI_RXB_ISR — FDI B Rx Interrupt Status Register

Register Type: MMIO Address Offset: F1014h Project: All Default Value: 00000000h Access: Read Only Size (in bits): 32 See FDI_RXA description. Bit De										
Address Offset: F1014h Project: All Default Value: 00000000h Access: Read Only Size (in bits): 32 See FDI_RXA description. Bit De		F	DI_RXB_ISR -	FDI B Rx Interrupt Status Regi	ister					
Project: All Default Value: 00000000h Access: Read Only Size (in bits): 32 See FDI_RXA description. Bit De	Register Ty	/pe: MMIO								
Default Value: 000000000h Access: Read Only		ffset: F1014	h							
Access: Read Only Size (in bits): 32 See FDI_RXA description. Bit De	-									
Size (in bits): 32 See FDI_RXA description. Bit De										
See FDI_RXA description.			Only							
Bit De Scription 31:11 Reserved Project: All Format: 10 FDI_RX_Inter-lane_Alignment Project: All See FDI_RXA description Value Na me Description Project 0b Not Aligned Inter-lane symbols are not aligned All 1b Aligned Inter-lane symbols are properly aligned All 9 FDI_RX_Symbol_Lock Project: All See FDI_RXA description Value Na me Description Project 0b Not Locked Symbol is not locked All 1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All		,								
31:11 Reserved Project: All Format: 10 FDI_RX_Inter-lane_Alignment Project: All See FDI_RXA description Value Na me Description Project 0b Not Aligned Inter-lane symbols are not aligned All 1b Aligned Inter-lane symbols are properly aligned All 9 FDI_RX_Symbol_Lock Project: All See FDI_RXA description Value Na me Description Project 0b Not Locked Symbol is not locked All 1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All		AA descripti	OH.	scription						
FDI_RX_Inter-lane_Alignment Project: All See FDI_RXA description Value Na me Description Project 0b Not Aligned Inter-lane symbols are not aligned All 1b Aligned Inter-lane symbols are properly aligned All 9 FDI_RX_Symbol_Lock Project: All See FDI_RXA description Value Na me Description Project 0b Not Locked Symbol is not locked All 1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All	DIL De			Scription						
Project: All See FDI_RXA description Value Na me Description Project Ob Not Aligned Inter-lane symbols are not aligned All 1b Aligned Inter-lane symbols are properly aligned All 9 FDI_RX_Symbol_Lock Project: All See FDI_RXA description Value Na me Description Project Ob Not Locked Symbol is not locked All 1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All	31:11	Reserved	Project: All	Fo	rmat:					
See FDI_RXA description Value Na me Description Project 0b Not Aligned Inter-lane symbols are not aligned All 1b Aligned Inter-lane symbols are properly aligned All 9 FDI_RX_Symbol_Lock Project: All See FDI_RXA description Value Na me Description Project 0b Not Locked Symbol is not locked All 1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All	10	FDI_RX_Int	er-lane_Alignmen	t						
Value Na me Description Project 0b Not Aligned Inter-lane symbols are not aligned All 1b Aligned Inter-lane symbols are properly aligned All 9 FDI_RX_Symbol_Lock Project: All See FDI_RXA description Project 0b Not Locked Symbol is not locked All 1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All		Project:	All							
Ob Not Aligned Inter-lane symbols are not aligned All 1b Aligned Inter-lane symbols are properly aligned All 9 FDI_RX_Symbol_Lock Project: All See FDI_RXA description Value Na me Description Project Ob Not Locked Symbol is not locked All 1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All		See FDI_RX	(A description							
1b Aligned Inter-lane symbols are properly aligned All 9 FDI_RX_Symbol_Lock Project: All See FDI_RXA description Value Na me Description Ob Not Locked Symbol is not locked All 1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All		Value Na	me	Description	Project					
9 FDI_RX_Symbol_Lock Project: All See FDI_RXA description Value Na me Description Project 0b Not Locked Symbol is not locked All 1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All		0b	Not Aligned	Inter-lane symbols are not aligned	All					
Project: All See FDI_RXA description Value Na me Description Project Ob Not Locked Symbol is not locked All 1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All		1b	Aligned	Inter-lane symbols are properly aligned	All					
See FDI_RXA description Value Na me Description Project 0b Not Locked Symbol is not locked All 1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All	9	FDI_RX_Sy	mbol_Lock							
Value Na me Description Project 0b Not Locked Symbol is not locked All 1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All		Project:	All							
0b Not Locked Symbol is not locked All 1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All		See FDI_RX	(A description							
1b Locked Symbol lock is achieved All 8 FDI_RX_Bit_Lock Project: All		Value Na	me	Description	Project					
8 FDI_RX_Bit_Lock Project: All		0b	Not Locked	Symbol is not locked	All					
Project: All		1b	Locked	Symbol lock is achieved	All					
	8	FDI_RX_Bit	_Lock							
See FDI_RXA description.		Project:	All							
		See FDI_R	KA description.							
Value Na me Description Project		Value Na	me	Description	Project					
0b Not Locked Bit is not locked All		0b	Not Locked	Bit is not locked	All					
1b Locked Bit lock is achieved All		1b	Locked	Bit lock is achieved	All					



7	FDI_RX_Tra	aining_Patterr	n_2_Fail		
	Project:		All		
	See FDI_R>	KA description			
	Value Na	me	Description	Project	
	0b	No Error	Pattern 2 training did not report an error	All	
	1b	Failed	Pattern 2 has failed	All	
6	Reserved	Project:	All Form	nat:	
5	FDI_RX_AF	E_BIT_Unloc	ked		
	Project:		All		
	See FDI_R>	KA description			
	Value Na	me	Description		Project
	0b	No Drift	Recovered clock does not drift from the received da	ta	All
	1b	Drift	Recovered clock has drifted from the received data		All
4	FDI_RX_Sy	 mbol_Error_F	Rate_above_10^-9		
	Project:		All		
	See FDI_R	XA description.			
	Value Na	me	Description		Project
	0b L	ess than	The received symbol error rate is not greater than 19	0^-9	All
	1b (Greater than	The received symbol error rate is greater than 10^-9)	All
3	Reserved				
	FDI RX Pix	xel_FIFO_Ove	rflow		
2			All		
2	Project:		7 (1)		
2	Project:	KA description.			
2	Project:			Project	
2	Project: See FDI_R> Value Na	KA description. me	Description	Project All	
2	Project: See FDI_R	KA description.		Project All All	
2	Project: See FDI_R) Value Na 0b 1b	KA description. me No Overflow	Description Pixel FIFO did not overflow Pixel FIFO overflowed	All	
	Project: See FDI_R) Value Na 0b 1b	Me No Overflow Overflow Oss_Clock_Fl	Description Pixel FIFO did not overflow Pixel FIFO overflowed	All	
	Project: See FDI_R> Value Na 0b 1b FDI_RX_Cre Project:	Me No Overflow Overflow Oss_Clock_Fl	Description Pixel FIFO did not overflow Pixel FIFO overflowed FO_Overflow	All	
	Project: See FDI_R> Value Na 0b 1b FDI_RX_Cre Project:	Me No Overflow Overflow oss_Clock_FI	Description Pixel FIFO did not overflow Pixel FIFO overflowed FO_Overflow	All	
	Project: See FDI_R> Value Na 0b 1b FDI_RX_Cre Project: See FDI_R>	Me No Overflow Overflow Oss_Clock_Fl	Description Pixel FIFO did not overflow Pixel FIFO overflowed FO_Overflow All	All All	



0	FDI_RX_Sy	mbol_Queue_ov	erflow	
	Project:	All		
	See FDI_R	KA description.		
	Value Na	me	Description	Project
	0b	No Overflow	Symbol Queue did not overflow	All
			Symbol Queue overflowed	

4.1.4.2 FDI_RXB_IMR — FDI B Rx Interrupt Mask Register

		FDI_RXB_	IMR —	FDI B I	Rx Interrup	ot Mask Register	
Register Ty	ype: MM	IO					
Address O	ffset: F10	18h					
Project:	All						
Default Val	ue: 000	007FFh					
Access:	R/W	1					
Size (in bit	s): 32						
See FDI_R	XA descri	otion.					
Bit De					scription		
31:11	Reserved	Project:	All			Format:	MBZ
10:0	Interrupt	Mask_Bits	Project:	All	Format:	Interrupt Control Regist	ers
	See FDI_	RXA description	٦.				
	Value N	a me	Descript	ion			Project
	0b	Not Masked	Not Masl interrupt		•	the combined FDI_RXB	All
	1b	Masked	Masked -	- will not	be reported		All



4.1.4.3 FDI_RXB_CTL- FDI B Rx Control Register

		FDI_F	RXB_CTL- FDI B Rx Control Register	
Register Ty	/pe:	MN	MIO	
Address O	ffset:	F10	00Ch	
Project:		All		
Default Val	ue:		000040h	
Access:		R/V	N	
Size (in bits	•	32	nanda an hit	
Bit De	ffer Update F	omt. De	pends on bit scription	
			Comption	
31	FDI_Rx_B_	Enable		
	Project:		All	
	Default Valu		0b	
	See FDI_R	KA description	n.	
	Value Na	me	Description	Project
	0b	Disable	Disables and tristates the FDI Rx A interface	All
	1b	Enable	Enable. This bit enables the FDI Rx A interface.	All
30	Reserved	Project:	All Format: ME	3Z
29:28	Link_trainii	ng_pattern_e	enable	
	Project:		All	
	Default Valu	ıe:	0b	
	See FDI_R	KA description	n.	
	Value Na	me	Description	Project
	00b	Pattern 1	Pattern 1 enabled: Repetition of D10.2 characters.	All
	01b	Pattern 2	Pattern 2 enabled: Repetition of K28.5, D11.6, K28.5, D11.6, D10.2, D10.2, D10.2, D10.2, D10.2, D10.2. Please note that the entire pattern must complete before another pattern is sent. Scrambling initialization and disparity init commence at the end of the last iteration of pattern 2.	All
	10b	Idle	Idle Pattern enabled: Transmit single-context scheduling followed by VB-ID with NoVideoStream_flag set to 1, five times	All
	11b	Normal	Link not in training: Send normal pixels	All



		FDI_F	XB_	CTL- FDI B	Rx Cont	rol Regis	ter	
21:19	Port_Width	_Selection						
	Project:		All					
	Default Valu		0b					
	See FDI_R>	(A description	٦.					
	Value Na	me		Description			Р	roject
	000b	x1 Mode		x1 Mode			Α	JI
	001b	x2 Mode		x2 Mode			Α	JI
	010b	x3 Mode		x3 Mode			А	.II
	011b	x4 Mode		x4 Mode			А	.II
	111b	x8 Mode		x8 Mode			А	.II
	others	Reserved		Reserved			А	.II
18:16	Bits_Per_C	olor						
	Project:		All					
	Default Valu	ie:	0b					
	See FDI_R	XA descriptio	n.					
	Value Na	me		Description			Р	roject
	000b	8 bpc		8 bits per cold	or		А	.II
	001b	10 bpc		10 bits per co	lor		А	.II
	010b	6 bpc		6 bits per cold	or		А	.II
	011b	12 bpc		12 bits per co	lor		А	.II
	1XXb	Reserved		Reserved			А	.II
15	Reserved	Project:	All				Format:	MBZ
14	DMI_Link_r	eversal_stat	tus					
	Project:		All					
	Access:		Read	Only				
	Default Valu		0b					
		(A description	า.					
	Value Na	me		Description				Project
	0b	Not Revers	ed	Link not rever				All
	1b	Reversed		Link reversed				All
13	FDI_PLL_e		Projec	et: All	Format:	Enable		
		(A description						
12:9	Reserved	Project:	All				Format:	
8	Reserved							
7	Reserved		Projec	t: All				



		FDI_R	KB_CTL- FDI B Rx C	ontrol Register
6	Reserved		Project: All	
5	Reserved			
4	Rawclk_to_	PCDCLK_sel	ection	
	Project:	All		
	Default Valu	ie: 0b		
	See FDI_R	(A description.		
	Value Na	me	Description	Project
	0b	Rawclk	Rawclk used	All
	1b	PCDCLK	PCDCLK used	All
3:0	Reserved	Project:	All	Format: MBZ

4.1.4.4 FDI_RXB_MISC— FDI B Rx Miscellaneous

	FDI_RXB_MISC— FDI B Rx Miscellaneous							
Register Typ	e: MMIO							
Address Offs	set: F1010h	1						
Project:	All							
Default Value	9: 000000)80h						
Access:	R/W							
Size (in bits):	32							
Bit De					scription			
31:13 F	Reserved	Project:	All				Format:	MBZ
12:0 F	FDI_Delay		Project:	All	Default Value:	80h		
	See FDI_RX/	A description	۱.					



4.2 HD Audio Registers (E2000h–E2FFFh)

These registers are memory mapped and accessible through normal 32 bit, 16 bit, or 8 bit accesses.

4.2.1 Audio Configuration

The video driver configures the audio operation through the following procedure.

- 1. Read the Capabilities Written bit in the Audio Configuration register at address offset 0xE2000. If this bit is a 1, the video driver does not need to write the audio configuration. If this bit is a 0, continue this procedure to write the audio configuration.
- Read the EDID and directly write the EDID data into the audio EDID register region at address offset 0xE2080
- 3. Parse the EDID information to determine the monitor's audio capabilities. Then configure the hardware for those capabilities by setting the capability registers.
 - Write the audio capabilities to the Audio PCM Sizes and Rates register at address offset 0xE2044
 - Write the compressed audio supported formats to the Audio Stream Formats register at address offset 0xE2048
 - Set the presence detect bit to 1 in the Audio Pin Sense register at address offset 0xE2074
- 4. Set the Capabilities Written bit in the Audio Configuration register to 1. This indicates that the hardware can begin processing audio data using the current settings.

4.2.2 AUD_CONFIG_A—Audio Configuration – Transcoder A

		AUD	_CONFI	G_A—/	Audio Configuration – Transcoder A
Register Type: MMIO					
Address Of	ffset:	E2000h	1		
Project: All					
Default Value: 00000000h					
Access:		R/W			
Size (in bits	s):	32			
This registe	er con	figures	the audio o	utput.	
Bit De scription					
31:30	Rese	rved	Project:	All	Format:



.)()	N_value_In	dov	FIG_A—A					
29	Project:	iaex	All					
	Default Valu	ue:	0b					
	Value Na	me I	Description		Project			
			•	on bits 27:20 and 15:4 reflects HDMI N value. Bits	All			
				4 are is programmable to any N value - default h7FA6.	All			
	1b DP N value read on bits 27:20 and 15:4 reflects DP N value. Set this bit to 1 before programming N value register. When this is set to 1, 27:20 and 15:4 will reflect the current N value – default h8000.							
28	N_program	ming enal	hle	Project: All Security:	Test			
20				alues for non-CEA modes. Please note that the Transc				
				abled when changing this field.				
27:20	Upper_N_v			Project: All Security:	Test			
	be written i	n order to e		able N values for non-CEA modes. Bit 25 of this registe nming. Please note that the Transcoder to which audio s field.				
			be used to p 29 is set to 1	program N value for DP for a specific Port. Default v 1 is h7FA6	alue on			
19:16	Pixel_Cloc	k(HDMI)						
	Project:		All	Project: All				
	Default Value: 0b							
		target frequ		EA/HDMI video mdoe to which the audio stream is adde packets.	ed. This			
	value is use This refers	target freque ed for gener to only HE	ency of the Cl rating N_CTS					
	value is use This refers not require	target frequence for gener sto only HE this progr	ency of the Cleating N_CTS OMI Pixel close camming.	packets.	ck does			
	value is use This refers not require	target frequence for gener sto only HE this progr	ency of the Cleating N_CTS OMI Pixel close camming.	packets. ck and does not refer to DP Link clock. DP Link clo	ck does			
	value is use This refers not require Note: The	target frequied for gener s to only HE e this progr Transcoder	ency of the Clarating N_CTS OMI Pixel clocamming. on which aud	packets. ck and does not refer to DP Link clock. DP Link clock dio is attached must be disabled when changing this field	ck does			
	value is use This refers not require Note: The	target freque ed for gener s to only HE e this progr Transcoder me	ency of the Cleating N_CTS OMI Pixel clock ramming. on which aud 01 MHz	packets. ck and does not refer to DP Link clock. DP Link clock dio is attached must be disabled when changing this field Description	ck does			
	value is use This refers not require Note: The Value Na 0000b	target freque ed for gener s to only HE e this progr Transcoder me 25.2 / 1.0	ency of the Cleating N_CTS OMI Pixel clock ramming. on which aud 01 MHz	packets. ck and does not refer to DP Link clock. DP Link clock lio is attached must be disabled when changing this field Description 25.2 / 1.001 MHz 25.2 MHz Program this value for pixel clocks not	ck does d. Project			
	value is use This refers not require Note: The Value Na 0000b 0001b	target freque ed for gener s to only HE e this progr Transcoder me 25.2 / 1.0 25.2 MHz	ency of the Cleating N_CTS OMI Pixel clock ramming. on which aud 01 MHz	packets. ck and does not refer to DP Link clock. DP Link clock dio is attached must be disabled when changing this field disabled when changing the field disabled w	ck does d. Projec All All			
	value is use This refers not require Note: The Value Na 0000b 0001b 0010b	target freque ed for gener s to only HE e this progr Transcoder me 25.2 / 1.0 25.2 MHz 27 MHz	ency of the Cleating N_CTS OMI Pixel clock ramming. on which aud 01 MHz	packets. ck and does not refer to DP Link clock. DP Link clock dio is attached must be disabled when changing this field Description 25.2 / 1.001 MHz 25.2 MHz Program this value for pixel clocks not listed in this field 27 MHz	ck does d. Project All All			
	value is use This refers not require Note: The Value Na 0000b 0001b 0010b 0011b	target freque ed for gener s to only HE e this progr Transcoder me 25.2 / 1.0 25.2 MHz 27 MHz 27 * 1.00	ency of the Clorating N_CTS OMI Pixel cloramming. on which aud O1 MHz	packets. ck and does not refer to DP Link clock. DP Link clock dio is attached must be disabled when changing this field Description 25.2 / 1.001 MHz 25.2 MHz Program this value for pixel clocks not listed in this field 27 MHz 27 * 1.001 MHz	ck does d. Project All All All All			
	value is use This refers not require Note: The Value Na 0000b 0001b 0010b 0011b 0100b	target freque ed for gener s to only HE e this progr Transcoder me 25.2 / 1.00 25.2 MHz 27 MHz 27 * 1.00 54 MHz	ency of the Clorating N_CTS OMI Pixel cloramming. on which aud 01 MHz	packets. ck and does not refer to DP Link clock. DP Link clock dio is attached must be disabled when changing this field Description 25.2 / 1.001 MHz 25.2 MHz Program this value for pixel clocks not listed in this field 27 MHz 27 * 1.001 MHz 54 MHz	ck does d. Project All All All All All			
	value is use not require Note: The Value Na 0000b 0001b 0010b 0100b 0101b	target frequed for gener seto only HE this programme 25.2 / 1.00 25.2 MHz 27 * 1.00 54 MHz 54 * 1.00 254 mHz	ency of the Clorating N_CTS OMI Pixel cloramming. on which aud O1 MHz 1 MHz 1 MHz 001 MHz	packets. ck and does not refer to DP Link clock. DP Link clock dio is attached must be disabled when changing this field Description 25.2 / 1.001 MHz 25.2 MHz Program this value for pixel clocks not listed in this field 27 MHz 27 * 1.001 MHz 54 MHz 54 * 1.001 MHz	ck does d. Projec All All All All All			
	value is use This refers not require Note: The Value Na 0000b 0001b 0010b 0011b 0100b 0101b 0101b	target freque ed for gener s to only HE e this progr Transcoder me 25.2 / 1.0 25.2 MHz 27 MHz 27 * 1.00 54 MHz 54 * 1.00 74.25 / 1.0	ency of the Cleating N_CTS OMI Pixel clock camming. on which aud 01 MHz 1 MHz 1 MHz 1 MHz	packets. ck and does not refer to DP Link clock. DP Link clock dio is attached must be disabled when changing this field Description 25.2 / 1.001 MHz 25.2 MHz Program this value for pixel clocks not listed in this field 27 MHz 27 * 1.001 MHz 54 MHz 54 * 1.001 MHz 74.25 / 1.001 MHz	ck does d. Project All All All All All All All All			
	value is use This refers not require Note: The Value Na 0000b 0001b 0010b 0010b 0101b 0110b 0110b 0111b	target frequenced for generator only HE to only HE to this programme 25.2 / 1.0/2 25.2 MHz 27 MHz 27 * 1.00/2 54 MHz 54 * 1.00/2 74.25 / 1.4/25 MHz	ency of the Cleating N_CTS OMI Pixel close amming. on which aud O1 MHz I MHz O01 MHz	packets. ck and does not refer to DP Link clock. DP Link clock dio is attached must be disabled when changing this field Description 25.2 / 1.001 MHz 25.2 MHz Program this value for pixel clocks not listed in this field 27 MHz 27 * 1.001 MHz 54 MHz 54 * 1.001 MHz 74.25 / 1.001 MHz 74.25 MHz	ck does d. Project All All All All All All All All All Al			



	AUD_CONFIG_A—Audio Configuration – Transcoder A						
15:4	Lower_N_value	Project: All Security: Test					
	These are bits [11:0] of programmable N values for non-CEA modes. Bit 25 of this register must also be written in order to enable programming. Please note that the Transcoder to which audio is attached must be disabled when changing this field.						
	This register can also be used to program N value for DP for a specific Port. Default value on this register when bit 29 is set to 1 is h7FA6						
3	Disable_NCTS	Project: All					
	Set this bit to disable N & CTS or M generation for CTM modes.	CTM modes. This is to enable prediction of CRC in					
2:0	Reserved Project: All	Format:					



4.2.3 AUD_CONFIG_B—Audio Configuration – Transcoder B

		AUD_CO	NFIG_B—Audio C	Configuration	ı – Tran	sco	der B	
Register Ty	ype: M	IMIO						
Address O	ffset: E	2100h						
Project:	Α	II						
Default Val	efault Value: 00000000h							
Access:	R	/W						
Size (in bit	•							
This registe	er config	ures the au	dio output.					
Bit De				scription				
31:30	Reserv	served Project: All Format:						
29	N_valu	N_value_Index						
	Project:		All					
	Default	Value:	0b					
	Value	Na me	Description					Project
	0b	HDMI	N value read on bits 2 27:20 and 15:4 are is					All
	1b	DP	N value read on bits 2 to 1 before programmi 27:20 and 15:4 will ref	ing N value registe	er. When th	is is s	set to 1,	All
28		ramming_e			Project:	All	Security:	Test
		anscoder A d	escription.					
27:20	Upper_	N_value			Project:	All	Security:	Test
	See Tra	anscoder A d	escription					



	AUI	D_CONFIG_B—	Audio Configuration – Transcoder B			
19:16	Pixel_Clock	(HDMI)				
	Project:	All				
	Default Valu	e: 0b				
	See Transc	oder A description.				
	Value Na	me	Description	Project		
	0000b	25.2 / 1.001 MHz	25.2 / 1.001 MHz	All		
	0001b	25.2 MHz	25.2 MHz Program this value for pixel clocks not listed in this field			
	0010b	27 MHz	27 MHz z 27 * 1.001 MHz			
	0011b	27 * 1.001 MHz				
	0100b 54 MHz		54 MHz	All		
	0101b	54 * 1.001 MHz	54 * 1.001 MHz	All		
	0110b	74.25 / 1.001 MHz	74.25 / 1.001 MHz	All		
	0111b	74.25 MHz	74.25 MHz			
	1000b	148.5 / 1.001 MHz	148.5 / 1.001 MHz	All		
	1001b	148.5 MHz	148.5 MHz	All		
	others	Reserved	Reserved	All		
15:4	Lower_N_v	alue	Project: All Security:	Test		
	See Transco	oder A description				
3	Disable_NC See Transco	cTS oder A description	Project: All			
2:0	Reserved	Project: All	Format:			



4.2.4 AUD_MISC_CTRL_A—Audio MISC Control for Transcoder

AUD_MISC_CTRL_A—Audio MISC Control for Transcoder A Register Type: MMIO Address Offset: E2010h Project: All

Default Value: 00000040h Access: Read Only

Size (in bits): 32

Bit De			scri	ption		
31:8	Reserved Proje	ect: All			Format:	MBZ
8	Sample_present_Di	isable		Project: All	Security:	Debug
	This bit is used to Dis	sable sample	present for HDMI o	r DP (Chicken Bit)	
7:4	Output_Delay	Project:	All Defa	ult Value: 0100)b	
	The number of samp appears as an analogous			received from the	HD Audio li	ink and when it
3	Reserved Proje	ect: All			Format:	MBZ
2	Sample_Fabrication	n_EN_bit				
<u> </u>	Project:	All				
	Access:	R/W				
	Default Value:	0b				
	This bit indicates who	ether internal	fabrication of audio	samples is enabl	ed during a	link underrun.
	Value Na me	1	Description			Project

Value Na	me	Description	Project
0b	Disable	Audio fabrication disabled	All
1b	Enable	Audio fabrication enabled	All



AUD MISC CTRL A-Audio MISC Control for Transcoder A

Pro_Allowed

1

Project: ΑII R/W Access: Default Value: 0b

By default, the audio device is configured to consumer mode and does not allow the mode to be changed to professional mode by an HD Audio verb. When Pro is allowed by setting this configuration bit, the HD Audio codec allows a verb to set the device into professional mode.

Note: Setting this configuration bit does not change the default Pro bit value to be 1. Pro must be set to 1 through the normal process, using a verb.

Value Na	me	Description	Project
0b	Consumer	Consumer use only	All
1b	Professional	Professional use allowed	All

0 Reserved ΑII Format: MBZ Project:

4.2.5 AUD MISC_CTRL_B—Audio MISC Control for Transcoder B

AUD_MISC_CTRL_B—Audio MISC Control for Transcoder B

Register Type: MMIO Address Offset: E2110h Project: ΑII Default Value: 00000040h

Access: Read Only

Size (in bits): 32				
	scription			
Reserved Project: All	Format: MBZ			
Sample_present_Disable	Project: All Security: Debug			
See Transcoder A description				
Output_Delay Project:	All Default Value: 0100b			
See Transcoder A description.				
Reserved Project: All	Format: MBZ			
	Reserved Project: All Sample_present_Disable See Transcoder A description Output_Delay Project: A See Transcoder A description.			



AUD_MISC_CTRL_B—Audio MISC Control for Transcoder B

2 Sample_Fabrication_EN_bit
Project: All
Access: R/W

Default Value: 0b See Transcoder A description.

Value Na	me	Description	Project
0b	Disable	Audio fabrication disabled	All
1b	Enable	Audio fabrication enabled	All

1 Pro_Allowed

Project: All Access: R/W Default Value: 0b See Transcoder A description.

Value Na	me	Description	Project
0b	Consumer	Consumer use only	All
1b	Professional	Professional use allowed	All

0 Reserved Project: All Format: MBZ



4.2.6 AUD_VID_DID—Audio Vendor ID / Device ID

		AUD_	VID_DID-	-Audio	Vendor I	D / Device ID
Register Type: MMIO						
Address O	ffset:	E2020h				
Project:		All				
Default Val	ue:	80862804h				
Access:		Read Only				
Size (in bit	s):	32				
These valu command.	es are	returned from th	ne device as	the Vend	or ID/ Devid	ce ID response to a Get Root Node
Bit De					scription	
31:16	Vend	or_ID	Project:	All	Format:	U16
	Used	to identify the cod	dec within the	PnP syste	m.	
	This field is hardwired within the device. Value = 0x8086					
15:0	Devic	ce_ID	Project:	All	Format:	U16
	Cons	tant used to identi	fy the codec v	vithin the F	PnP system.	
	This f	ield is set by the d	levice hardwa	re. Value	= 0x2804 [lbe	expeak]

4.2.7 AUD_RID—Audio Revision ID

AUD_RID—Audio Revision ID						
Register Type: MMIO						
Address Of	ffset:	E2024h				
Project:		All				
Default Val	ue:	00100000h				
Access:		Read Only				
Size (in bits	s):	32				
These valu	es are	returned from the device as the Revision ID response to a Get Root Node command.				
Bit De		scription				
31:24	Rese	rved Project: All Format:				
23:20	Majo	r_Revision Project: All Default Value: 0001b				
	The major revision number (left of the decimal) of the HD Audio Spec to which the codec is fully compliant.					
	This	rield is hardwired within the device. Value = 0x1				



		AUD_RID—Audio Revision ID
19:16	Minor_Revision	Project: All
	The minor revision r codec is fully compli	umber (rights of the decimal) or "dot number" of the HD Audio Spec to which the ant.
	This field is hardwire	d within the device. Value = 0x0
15:8	Revision_ID	Project: All
	The vendor's revision	n number for this given Device ID.
	This field is hardwire	d within the device. Value = 0x0
7:0	Stepping_ID	Project: All
	An optional vendor	tepping number within the given Revision ID.
	This field is hardwire	d within the device. Value = 0x0



4.2.8 AUD_ PWRST—Audio Power State (Function Group, Convertor, Pin Widget)

		Au	dio Power State Form	at
Project:	All			
Bit De			scription	
1:0	Power_Stat	e		
	Project:	All		
	Default Valu	e: 11b	D3	
	Value Na	me	Description	Project
	00b	D0	D0	All
	01b,10b	Unsupported	Unsupported	All
	11b	D3	D3	All

AUD_PWRST—Audio Power State (Function Group, Convertor, Pin Widget)

Register Type: MMIO Address Offset: E204Ch Project: ΑII

Default Value: 00FFFFFh Access: Read Only Size (in bits): 32

These values are returned from the device as the Power State response to a Get Audio Function Group

command.					
Bit De	scr	iption			
31:24	Reserved	Project:	All	Format:	
23:22	Function_Group_Device_Power_State_Current	Project:	All	Format:	Audio Power State Format
	Current power state				
21:20	Function_Group_Device_Power_State_Set	Project:	All	Format:	Audio Power State Format
	Power state that was set				
19:18	ConvertorB_Widget_Power_State_Current	Project:	All	Format:	Audio Power State Format
	Current power state				
17:16	ConvertorB_Widget_Power_State_Requested	Project:	All	Format:	Audio Power State Format
	Power state that was requested by audio software				



15:14	ConvertorA_Widget_Power_State_Current Current power state	Project:	All	Format:	Audio Power State Format
13:12	ConvertorA_Widget_Power_State_Requsted	Project:	All	Format:	Audio Power State Format
	Power state that was requested by audio software				
11:10	PinD_Widget_Power_State_Current	Project:	All	Format:	Audio Power State Format
	Current power state				
9:8	PinD_Widget_Power_State_Set	Project:	All	Format:	Audio Power State Format
	Power state that was set				
7:6	PinC_Widget_Power_State_Current	Project:	All	Format:	Audio Power State Format
	Current power state				
5:4	PinC_Widget_Power_State_Set	Project:	All	Format:	Audio Power State Format
	Power state that was set				
3:2	PinB_Widget_Power_State_Current	Project:	All	Format:	Audio Power State
	Current power state				
1:0	PinB_Widget_Power_State_Set	Project:	All	Format:	Audio Power State Format
	Power state that was set				



4.2.9 AUD_PORT_EN_HD_CFG — Audio Port Enable HDAudio Config

	ype: MMIO ffset: E2070 All Debug ue: 00077 Read s): 32	Ch J 003h Only ned from the device	e as the Digital Converter response to a Ge	
Bit De			scription	
31:19	Reserved	Project: All	Forma	at:
18	Project: Default Valu		Amp muted ite status of the amplifier	
	Value Na	me	Description	Project
	0b	Amp not muted	Amp not muted	All
	1b	Amp muted	Amp muted	All
17	Project: Default Valu		Amp muted ute status of the amplifier	
	Value Na	me	Description	Project
	0b	Amp not muted	Amp not muted	All
	1b	Amp muted	Amp muted	All
16	Project: Default Valu		Amp muted ute status of the amplifier	
	Value Na	me	Description	Project
	0b	Amp not muted	Amp not muted	All
	1b	Amp muted	Amp muted	All
15	Reserved	Project: All	Forma	at:



(stream 0)

Reserved

Project:

ΑII

3:2

AUD PORT EN HD CFG — Audio Port Enable HDAudio Config 14 Port_D_Out_Enable Project: ΑII 1b Default Value: Audio is Enabled This bit reflects the state of the output path of the Pin Widget. Value Na Description **Project** me Disable 0b Audio is Disabled ΑII 1b Enable Audio is Enabled ΑII 13 Port_C_Out_Enable Project: ΑII 1b Default Value: Audio is Enabled This bit reflects the state of the output path of the Pin Widget. Value Na me Description **Project** 0b Disable Audio is Disabled ΑII 1b Enable Audio is Enabled ΑII 12 Port_B_Out_Enable Project: ΑII Default Value: 1b Audio is Enabled This bit reflects the state of the output path of the Pin Widget. Value Na Description **Project** 0b Disable Audio is Disabled ΑII 1b Enable Audio is Enabled ΑII ConvertorB_Stream_ID 11:8 Project: ΑII Format: Represents the link stream used by the converter for data input or output. This value is set in the Channel ID and Stream ID through the Set Audio Output Converter Widget command. Default = 0 (stream 0) ConvertorA Stream ID Project: ΑII Format: 7:4 Represents the link stream used by the converter for data input or output. This value is set in the Channel ID and Stream ID through the Set Audio Output Converter Widget command. Default = 0

Format:



AUD_PORT_EN_HD_CFG — Audio Port Enable HDAudio Config

1 Convertor_B_Digen

Project: All

Default Value: 1b Digital Transmission Enabled

Enables digital transmission through this node. This value is set in the Digital Converter 2 through the Set Audio Output Converter Widget command.

Value N	a me	Description	Project
0b	Block	Digital data is blocked from passing through the node, regardless of the state	All
1b	Pass	Digital data can pass through the node (Default)	All

0 Convertor_A_Digen

Project: All

Default Value: 1b Digital Transmission Enabled

Enables digital transmission through this node. This value is set in the Digital Converter 2 through the Set Audio Output Converter Widget command.

Value N	a me	Description	Project
0b	Block	Digital data is blocked from passing through the node, regardless of the state	All
1b	Pass	Digital data can pass through the node (Default)	All

4.2.10 AUD_ OUT_DIG_CNVT_A—Audio Digital Converter – Conv

AUD_OUT_DIG_CNVT_A—Audio Digital Converter - Conv A

Register Type: MMIO
Address Offset: E2080h
Project: All
Security: Debug
Default Value: 00000001h
Access: Read Only
Size (in bits): 32

These values are returned from the device as the Digital Converter response to a Get Audio Output Converter Widget command.

Bit De				scription
31:24	Reserved	Project:	All	Format:
23:20	Stream_ID			Project: All Format:
			,	e converter for data input or output. This value is set in the e Set Audio Output Converter Widget command. Default = 0



19:16	Lowest Ch	annel_Number	Project:	All Format:			
13.10	_	_	used by the converter. This value is set in the Cha				
			at Converter Widget command. Default = 0	mor ib and oroam			
15	Reserved	Project: All	Format	•			
14:8	Category_C	ode	Project:	All Format:			
		Category Code. Th	his value is set in the Digital Converter 1 through the efault $= 0$	e Set Audio Output			
7	Level		Project:	All Format:			
		Generation Level /idget command. De	This value is set in the Digital Converter 2 through t efault = 0	he Set Audio Output			
6	PRO						
	Project:	All					
	Default Valu	e: 0b					
	through the	Set Audio Output C	or consumer use of channel. This value is set in the converter Widget command. This value can only be configuration register.				
	Value Na	me	Description	Project			
	0b	Consumer	Consumer use	All			
	1b	Professional	Professional use	All			
	Non-Audio						
5	Non-Audio						
5	Non-Audio Project:	All					
5							
5	Project: Default Valu Data is non	e: 0b	value is set in the Digital Converter 2 through the Se	et Audio Output			
5	Project: Default Valu Data is non	e: 0b PCM format. This v	value is set in the Digital Converter 2 through the Se	et Audio Output Project			
5	Project: Default Valu Data is non Converter W	e: 0b PCM format. This v /idget command.					
5	Project: Default Valu Data is non Converter W	e: 0b PCM format. This v /idget command. me	Description	Project			
5	Project: Default Valu Data is non Converter W Value Na Ob	e: 0b PCM format. This v /idget command. me PCM	Description Data is PCM	Project All			
	Project: Default Value Data is non Converter W Value Na 0b 1b	e: 0b PCM format. This v /idget command. me PCM	Description Data is PCM	Project All			
	Project: Default Value Data is non Converter W Value Na 0b 1b Copy	e: 0b PCM format. This v /idget command. me PCM Non PCM All	Description Data is PCM	Project All			
	Project: Default Value Data is non Converter W Value Na 0b 1b Copy Project: Default Value	e: 0b PCM format. This v /idget command. me PCM Non PCM All e: 0b sserted. This value	Description Data is PCM	Project All All			
	Project: Default Value Data is non Converter W Value Na 0b 1b Copy Project: Default Value Copyright as	e: 0b PCM format. This v /idget command. me PCM Non PCM All e: 0b sserted. This value	Description Data is PCM Data is non PCM format	Project All All			
	Project: Default Value Data is non Converter W Value Na 0b 1b Copy Project: Default Value Copyright as Widget comi	e: 0b PCM format. This v /idget command. me PCM Non PCM All e: 0b sserted. This value mand.	Description Data is PCM Data is non PCM format is set in the Digital Converter 2 through the Set Auc	Project All All			



Value Na	phasis. This value i	s set in the Digital Converter 2 through the Set Auc Description	
Filter preem Widget comi	phasis. This value is mand.		
Value Na	mand.		
	me	Description	
Oh		Description	Project
0b	Disabled	Preemphasis is disabled	All
1b	Enabled	Filter preemphasis is enabled	All
VCFG		Project:	All Format:
•	•		•
V		Project:	All Format:
connection of	during error or mute	conditions. This value is set in the Digital Converte	
1	/CFG /alidity Con This value is Default = 0 / Affects the vectors of the vectors	/CFG /alidity Configuration. Determing this value is set in the Digital Configuration of the Digital Co	/CFG Project: //alidity Configuration. Determines S/PDIF transmitter behavior when data is not be this value is set in the Digital Converter 2 through the Set Audio Output Converter Default = 0 // Project: Affects the validity flag transmitted in each subframe, and enables the S/PDIF transconnection during error or mute conditions. This value is set in the Digital Converter Audio Output Converter Widget command. Default = 0

4.2.11 AUD_ OUT_DIG_CNVT_B—Audio Digital Converter – Conv

	A	UD_C	OUT_DIG_	_CNVT_E	B—Audio Dig	ıital Convei	rter – Co	nv l	В
Register Ty	уре:	MMIO							
Address O	ffset:	E2180h	า						
Project:		All							
Security:		Debug							
Default Val	ue:	000000	001h						
Access:		Read C	Only						
Size (in bit	s):	32							
These valu Converter \				device as t	he Digital Conve	erter response	to a Get A	Audic	Output
Bit De					scripti	ion			
31:24	Rese	rved	Project:	All			Format:		
23:20	Strea	m_ID					Project:	All	Format:
	See 0	Conv A	description.						
19:16	Lowe	st_Cha	nnel_Numbe	er			Project:	All	Format:
	See 0	Conv A	description						
15	Rese	rved	Project:	All			Format:		
14:8	Cate	gory_C	ode				Project:	All	Format:
	See 0	Conv A	description						
7	Leve						Project:	All	Format:
	See 0	Conv A	description						



	1		NVT_B—Audio Digital Conv		
6	PRO				
	Project:	All			
	Default Valu See Conv A				
		description			Г
	Value Na	me	Description		Project
	0b	Consumer	Consumer use		All
	1b	Professional	Professional use		All
5	Non-Audio				
	Project:	All			
	Default Valu				
	See Conv A	description.			
	Value Na	me	Description		Project
	0b	PCM	Data is PCM		All
	1b	Non PCM	Data is non PCM format		All
4	Сору				
	Project:	All			
	Default Valu	e: 0b			
	See Conv A	description			
		•			
	Value Na	me	Description		Project
			Description Copyright is not asserted		Project
	Value Na	me			-
3	Value Na	me Not Asserted	Copyright is not asserted		All
3	Value Na Ob 1b	me Not Asserted	Copyright is not asserted		All
3	Value Na 0b 1b PRE	me Not Asserted Asserted	Copyright is not asserted		All
3	Value Na Ob 1b PRE Project:	me Not Asserted Asserted All e: 0b	Copyright is not asserted		All
3	Value Na 0b 1b PRE Project: Default Value	me Not Asserted Asserted All e: 0b	Copyright is not asserted		All
3	Value Na 0b 1b PRE Project: Default Valu See Conv A	me Not Asserted Asserted All e: 0b description	Copyright is not asserted Copyright is asserted		All All
3	Value Na Ob 1b PRE Project: Default Value See Conv A Value Na	me Not Asserted Asserted All e: 0b description me	Copyright is not asserted Copyright is asserted Description		All All Project
3	Value Na 0b 1b PRE Project: Default Valu See Conv A Value Na 0b	me Not Asserted Asserted All e: 0b description me Disabled	Copyright is not asserted Copyright is asserted Description Preemphasis is disabled	Project:	All All Project All
	Value Na 0b 1b PRE Project: Default Value See Conv A Value Na 0b 1b	me Not Asserted Asserted All e: 0b description me Disabled Enabled	Copyright is not asserted Copyright is asserted Description Preemphasis is disabled	Project:	All All Project All All
	Value Na 0b 1b PRE Project: Default Valu See Conv A Value Na 0b 1b VCFG	me Not Asserted Asserted All e: 0b description me Disabled Enabled	Copyright is not asserted Copyright is asserted Description Preemphasis is disabled	Project:	All All Project All All



4.2.12 AUD_OUT_CH_STR—Audio Channel ID and Stream ID

AUD_OUT_CH_STR—Audio Channel ID and Stream ID

Register Type: MMIO
Address Offset: E2088h
Project: All
Security: Debug
Default Value: 00000000h
Access: Read Only

Size (in bits): 32

These values are returned from the device as the Channel ID and Stream ID response to a Get Audio Output Converter Widget command.

Bit De	scription		
31:24	Reserved Project: All Format:		
23:20	Converter_Channel_MAP_PORTD	Project:	All
	The number in this field reflects the HD audio channel to which the Digital Display Audio 19:16 is mapped. This field is read only	channel in	n bits
19:16	Digital_Display_Audio_Index_PORTD	Project:	All
	This field is the Digital Display Audio channel number. When these bits are written, the number assigned to the Digital Display Audio channel number are reflected in bits 20:23 register.		inel
15:12	Converter_Channel_MAP_PORTC	Project:	All
	The number in this field reflects the HD audio channel to which the Digital Display Audio 11:8 is mapped. This field is read only	channel in	n bits
11:8	HDMI_Index_PORTC	Project:	All
	This field is the Digital Display Audio channel number. When these bits are written, the number assigned to the Digital Display Audio channel number are reflected in bits 12:15 register.		inel
7:4	Converter_Channel_MAP_PORTB	Project:	All
	The number in this field reflects the HD audio channel to which the Digital Display Audio 3:0 is mapped. This field is read only	channel in	n bits
3:0	HDMI_Index_PORTB	Project:	All
	This field is the Digital Display Audio channel number. When these bits are written, the number assigned to the Digital Display Audio channel number are reflected in bits 4:7 o		



4.2.13 AUD_OUT_STR_DESC_A—Audio Stream Descriptor Format – Conv A

AUD_OUT_STR_DESC_A—Audio Stream Descriptor Format – Conv A

Register Type: MMIO
Address Offset: E2084h
Project: All
Security: Debug
Default Value: 00000032h
Access: Read Only
Size (in bits): 32

These values are returned from the device as the Stream Descriptor Format response to a Get Audio Output

Converter Widget command.

1b

44.1 kHz

Bit De		scription									
31:29	Reserved			Project:	All	Format:					
28:27	HBR_enabl	е		Project:	All	Format:					
	This reflects	the current HBR	settings.								
26:21	Reserved			Project:	All	Format:					
20:16	Convertor_	Channel_Count		Project:	All	Format:					
	This reflects	the Convertor C	hannel Count prog	grammed through HDA	Audio.						
15	Reserved			Project:	All	Format:					
14	Sample_Ba	se_Rate									
	Project:	All									
	Default Valu	e: 0b		48 kHz							
	Sampling ba	Sampling base rate of audio stream. This bit is hardwired to 0.									
	Value Na	me	Description			Project					
	0b	48 kHz	48 kHz			All					

ΑII

146 Doc Ref #: IHD_OS_V3Pt3_3_10

44.1 kHz



AUD_OUT_STR_DESC_A—Audio Stream Descriptor Format – Conv A

13:11 Sample_Base_Rate_Mult

Project: All

Default Value: 000b 48 kHz

Audio stream sample base rate multiple. This field is hardwired to 000.

Value Na	me	Description	Project
000b	x1	x1 (48 kHz/44.1 kHz or less)	All
001b	x2	x2 (96 kHz, 88.2 kHz, 32 kHz)	All
010b	x3	x3 (144 kHz)	All
011b	x4	x4 (192 kHz, 176.4 kHz)	All
1XXb	Reserved	Reserved	All

10:8 Sample_Base_Rate_Divisor

Project: All

Default Value: 000b 48 kHz

Audio stream sample base rate divisor. This field is hardwired to 000.

Value Na	me	Description	Project
000b	Div 1	Divide by 1 (48 kHz, 44.1 kHz)	All
001b	Div 2	Divide by 2 (24 kHz, 22.05 kHz)	All
010b	Div 3	Divide by 3 (16 kHz, 32 kHz)	All
011b	Div 4	Divide by 4 (11.025 kHz)	All
100b	Div 5	Divide by 5 (9.6 kHz)	All
101b	Div 6	Divide by 6 (8 kHz)	All
110b	Div 7	Divide by 7	All
111b	Div 8	Divide by 8 (6 kHz)	All

7 Reserved Project: All Format: MBZ



6:4

AUD_OUT_STR_DESC_A—Audio Stream Descriptor Format – Conv A Bits_per_Sample Project: All

Default Value: 011b 32 bits

Value Na	me	Description	Project
000b	8 bit	The data will be packed in memory in 8 bit containers on 16 bit boundaries	All
001b	16 bits	The data will be packed in memory in 16 bit containers on 16 bit boundaries	All
100b	20 bits	The data will be packed in memory in 20 bit containers on 32 bit boundaries	All
010b	24 bits	The data will be packed in memory in 32 bit containers on 32 bit boundaries	All
011b	32 bits	The data will be packed in memory in 32 bit containers on 32 bit boundaries	All
Others	Reserved	Reserved	All

3:0 Number_of_Channels_in_a_Stream

Project: All

Default Value: 0010b 3 channels in each frame

Format: U4+1 Binary value plus 1. 0000 = 1, 1111 = 16 Number of channels in each frame of the stream. This field is hardwired to 0010.

4.2.14 AUD_OUT_STR_DESC_B—Audio Stream Descriptor Format – Conv B

AUD OUT STR DESC B—Audio Stream Descriptor Format – Conv B

Register Type: MMIO
Address Offset: E2184h
Project: All
Security: Debug
Default Value: 00000032h
Access: Read Only
Size (in bits): 32

See Conv A description.

See Conv.	A description.	
Bit De		scription
31:29	Reserved	Project: All Format:
28:27	HBR_enable	Project: All Format:
	See Conv A description.	



5:21	Reserved		Project: All Form	at:				
0:16	Convertor_	Channel_Count	Project: All Forma	at:				
	See Conv A	description.						
15	Reserved		Project: All Forma	at:				
14	Sample_Ba	se_Rate						
	Project:	All						
	Default Value: 0b 48 kHz							
	See Conv A	description.		1				
	Value Na	me	Description	Project				
	0b	48 kHz	48 kHz	All				
	1b	44.1 kHz	44.1 kHz	All				
3:11	Sample_Ba	se_Rate_Mult						
	Project:	All						
	Default Valu	ie: 000b	48 kHz					
	See Conv A	description.						
	Value Na	me	Description	Project				
	000b	x1	x1 (48 kHz/44.1 kHz or less)	All				
	001b	x2	x2 (96 kHz, 88.2 kHz, 32 kHz)	All				
	010b	х3	x3 (144 kHz)	All				
	011b	x4	x4 (192 kHz, 176.4 kHz)	All				
	1XXb	Reserved	Reserved	All				
10:8	Sample Ra	se_Rate_Divisor						
0.0	Project:	All						
	Default Valu	ie: 000b	48 kHz					
	See Conv A	description.						
	Value Na	me	Description	Project				
	000b	Div 1	Divide by 1 (48 kHz, 44.1 kHz)	All				
	001b	Div 2	Divide by 2 (24 kHz, 22.05 kHz)	All				
	010b	Div 3	Divide by 3 (16 kHz, 32 kHz)	All				
		i e	Divide by 4 (44 005 b)	A				
	011b	Div 4	Divide by 4 (11.025 kHz)	All				
	011b 100b	Div 4 Div 5	Divide by 5 (9.6 kHz)	All				
			· · ·					



A	AND_ON	T_STR	_DESC_B—A	Audio Stream Descriptor Format – Co	nv B
7	Reserved	d Pro	oject: All	Format: ME	3Z
6:4	Bits_per_	_Sample			
	Project:		All		
	Default V	alue:	011b	32 bits	
	Value N	a me	Description		Project
	000b	8 bit	The data will be poundaries	packed in memory in 8 bit containers on 16 bit	All
	001b	16 bits	The data will be placed	packed in memory in 16 bit containers on 16 bit	All
	100b	20 bits	The data will be placed	packed in memory in 20 bit containers on 32 bit	All
	010b	24 bits	The data will be placed	packed in memory in 24 bit containers on 32 bit	All
	011b	32 bits	The data will be ploundaries	packed in memory in 32 bit containers on 32 bit	All
	others	Res.	Reserved		All
3:0	Number	of Chan	nels_in_a_Stream	n	
	Project:	_	All		
	Default V	alue:	0010b	3 channels in each frame	
	Format:		U4+1	Binary value plus 1. 0000 = 1, 1111= 16	
	See Conv	A descri	ption.		

4.2.14.1 AUD_PINW_CONNL NG_LIST—Audio Connection List

	A	UD_PINW_	CONNL	NG_LIST—Audio Connection List
Register Ty	pe: MMI	5		
Address Of	fset: E20/	۱8h		
Project:	All			
Default Val	ue: 0000	0302h		
Access:	Read	d Only		
Size (in bits	s): 32			
These value command.	es are retu	ned from the	device as	s the Connection List Length response to a Get Pin Widget
Bit De	scription			
31:16	Reserved	Project:	All	Format:



	AUD_PINW_CONNLNG_LIST—Audio Connection List								
15:8	Connection_List_Entry Project: All Default Value: 03h								
	Connection to Convertor Widget Node 0x03								
7	Long_Form Project: All Default Value: 0b								
	This bit indicates whether the items in the connection list are 'long form' or 'short form'.								
	This bit is hardwired to 0 (items in connection list are short form)								
6:0	Connection_List_Length Project: All Default Value: 02h								
	This field indicates the number of items in the connection list. If this field is 2, there is only one hardwired input possible, which is read from the Connection List, and there is no Connection Select Control.								

4.2.15 AUD_ PINW_CONNLNG_SEL—Audio Connection Select

		AUD_PINW_CONNLNG_SEL—Audio Conne	ction Se	lec	t
Register Ty	/pe:	MMIO			
Address O	ffset:	E20ACh			
Project:		All			
Default Val	ue:	0000000h			
Access:		Read Only			
Size (in bits	s):	32			
These valu command.	es are	returned from the device as the Connection List Length re	esponse to	a G	Set Pin Widget
Bit De		scription			
31:24	Rese	rved	Project:	All	Format:
23:16	Conr	nection_select_Control_D	Project:	All	Format:
	Conn	ection Index Currently Set [Default 0x00], Port D Widget is set to	0x00		
15:8	Conr	nection_select_Control_C	Project:	All	Format:
	Conn	ection Index Currently Set [Default 0x00], Port C Widget is set to	0x00		
7:0	Conr	nection_select_Control_B	Project:	All	Format:
	Conn	ection Index Currently Set [Default 0x00], Port B Widget is set to	0x00		



4.2.16 AUD_CNTL_ST_A—Audio Control State Register – Transcoder A

AUD_CNTL_ST_A—Audio Control State Register - Transcoder A

Register Type: MMIO
Address Offset: E20B4h
Project: All

 Default Value:
 00005400h

 Access:
 R/W

 Size (in bits):
 32

Bit De scription

31 **Reserved** Project: All Format: MBZ

30:29 DIP_Port_Select

Project: All

Access: Read Only

Default Value: 00b

This read-only bit reflects which port is used to transmit the DIP data. This can only change when DIP is disabled. If one or more audio-related DIP packets is enabled and audio is enabled on a digital port, these bits will reflect the digital port to which audio is directed.

Value Na	me	Description	Project
00b	Reserved	Reserved	All
01b	Digital Port B	Digital Port B	All
10b	Digital Port C	Digital Port C	All
11b	Digital Port D	Digital Port D	All
	5	AU	

28:25 **Reserved** Project: All Format: MBZ



AUD_CNTL_ST_A—Audio Control State Register – Transcoder A

24:21 DIP_type_enable_status

Project: All

Access: Read Only Default Value: 0000b

These bits reflect the DIP types enabled. It can be updated while the port is enabled. Within 2 vblank periods, the DIP is guaranteed to have been transmitted. Disabling a DIP type results in setting the contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP.

Value Na	me	Description	Project
XXX0b	Disable	Audio DIP disabled	All
XXX1b	Enable	Audio DIP enabled	All
XX0Xb	Disable	Generic 1 (ACP) DIP disabled	All
XX1Xb	Enable	Generic 1 (ACP) DIP enabled	All
X0XXb	Disable	Generic 2 DIP disabled	All
X1XXb	Enable	Generic 2 DIP enabled, can be used by ISRC1 or ISRC2	All
1XXXb	Reserved	Reserved	All

20:18 DIP_buffer_index

Project: All Default Value: 0000b

This field is used during read of different DIPs, and during read or write of ELD data. These bits are used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents of the DIP will return all 0's.

Value Na	me	Description	Project
000b	Audio	Audio DIP (31 bytes of address space, 31 bytes of data)	All
001b	Gen 1	Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of data)	All
010b	Gen 2	Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of data)	
011b	Gen 3	Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) All	
1XXb	Reserved	Reserved	All



AUD_CNTL_ST_A—Audio Control State Register – Transcoder A DIP_transmission_frequency 17:16 Project: ΑII Access: Read Only Default Value: 00b These bits reflect the frequency of DIP transmission for the DIP buffer type designated in bits 20:18. When writing DIP data, this value is also latched when the first DW of the DIP is written. When read, this value reflects the DIP transmission frequency for the DIP buffer designated in bits Value Na me Description **Project** 00b Disable Disabled ΑII 01b Reserved Reserved ΑII Send Once 10b Send Once ΑII 11b Best Effort Best effort (Send at least every other vsync) ΑII Reserved All Format: MBZ 15 Project: 14:10 Read Only ELD_buffer_size Project: All Access: 10101 = This field reflects the size of the ELD buffer in DWORDs (84 Bytes of ELD) 9:5 ELD_access_address Project: Selects the DWORD address for access to the ELD buffer (84 bytes). The value wraps back to zero when incremented past the max addressing value 0x1F. This field change takes effect immediately after being written. The read value indicates the current access address. 4 Project: ΑII ELD_ACK Acknowledgement from the audio driver that ELD read has been completed 3:0 DIP_RAM_access_address Project: ΑII Selects the DWORD address for access to the DIP buffers. The value wraps back to zero when it incremented past the max addressing value of 0xF. This field change takes effect immediately after being written. The read value indicates the current access address.



4.2.17 AUD_CNTL_ST_B—Audio Control State Register – Transcoder B

	AUD_CI	NTL_ST_B	—Audio Control State Register – Transcoder	В
Register Ty	ype: MMIC)		
Address O		4h		
Project:	All			
Default Val Access:	ue: 00008	5400h		
Size (in bits				
Bit De	-,		scription	
31	Reserved	Project:	All Format: ME	SZ
30:29	DIP_Port_9	Select		
	Project:	All		
	Access:	Re	ad Only	
	Default Valu	ue: 00l)	
	See Transo	oder A descrip	ion.	
	Value Na	me	Description	Project
	00b	Reserved	Reserved	All
	01b	Digital Port B	Digital Port B	All
	10b	Digital Port C	Digital Port C	All
	11b	Digital Port D	Digital Port D	All
28:25	Reserved	Project:	All Format: ME	SZ
24:21	DIP_type_6	enable_status		
	Project:		All	
	Access:		Read Only	
	Default Valu	ue:	0000b	
	See Transc	oder A descrip	tion.	
	Value Na	me	Description	Project
	XXX0b	Disable	Audio DIP disabled (Default)	All
	XXX1b	Enable	Audio DIP enabled	All
	XX0Xb	Disable	Generic 1 (ACP) DIP disabled	All
	XX1Xb	Enable	Generic 1 (ACP) DIP enabled	All
	X0XXb	Disable	Generic 2 DIP disabled	All
	X1XXb	Enable	Generic 2 DIP enabled, can be used by ISRC1 or ISRC2	All
	1XXXb	Reserved	Reserved	All



AUD_CNTL_ST_B—Audio Control State Register – Transcoder B 20:18 DIP_buffer_index Project: ΑII 000b Default Value: See Transcoder A description. Value Na Description **Project** me 000b Audio Audio DIP (31 bytes of address space, 31 bytes of data) ΑII 001b Gen 1 Generic 1 (ACP) Data Island Packet (31 bytes of address ΑII space, 11 bytes of data) 010b Gen 2 Generic 2 (ISRC1) Data Island Packet (31 bytes of address ΑII space, 31 bytes of data) Generic 3 (ISRC2) Data Island Packet (31 bytes of address 011b Gen 3 ΑII space, 31 bytes of data) 1XXb Reserved Reserved ΑII 17:16 DIP_transmission_frequency Project: Access: Read Only 00b Default Value: See Transcoder A description Description **Project** Value Na me 00b Disable Disabled ΑII 01b Reserved Reserved ΑII Send Once ΑII 10b Send Once 11b **Best Effort** Best effort (Send at least every other vsync) ΑII 15 Reserved Project: All Format: MBZ 14:10 **ELD** buffer size Project: All Access: Read Only 10101 = This field reflects the size of the ELD buffer in DWORDs (84 Bytes of ELD) 9:5 **ELD** access address Project: ΑII See Transcoder A description. ELD_ACK 4 Project: ΑII See Transcoder A description.

Project:

ΑII

156 Doc Ref #: IHD_OS_V3Pt3_3_10

DIP_RAM_access_address

See Transcoder A description.

3:0



4.2.18 AUD_CNTL_ST2— Audio Control State 2

AUD_CN	ITL_ST2—	Audio C	ontrol State 2
--------	----------	---------	----------------

Register Type: MMIO
Address Offset: E20C0h
Project: All
Default Value: 00000000h
Access: R/W
Size (in bits): 32

This register is used for handshaking between the audio and video drivers for interrupt management. For each port, ELD readiness is sent by the display software to the audio software via an unsolicited response when the ELD or CP ready bit is set. Display software sets these bits as part of enabling the respective audio-enabled digital display port.

Bit De	scription						
31:10	Reserv	ed Project:	All Format:				
9	Project: Default This R /	CP_ReadyD Project: All Default Value: 0b This R/W bit reflects the state of CP request from the audio unit. When an audio CP request has been					
	serviced, it must be reset to 1 by the video software to indicate that the CP request has been serviced. Value Na me Description Projection						
	0b	Pending or Not Ready	CP request pending or not ready to receive requests	All			
	1b	Ready	CP request ready	All			
0	ELD v	alidD					

8 ELD_validD

Project: All Default Value: 0b

This **R/W** bit reflects the state of the ELD data written to the ELD RAM. After writing the ELD data, the video software must set this bit to 1 to indicate that the ELD data is valid. At audio codec initialization, or on a hotplug event, this bit is set to 0 by the video software. This bit is reflected in the audio pin complex widget as the ELD valid status bit.

Va	alue N	a me	Description	Project
0b	0	Invalid	ELD data invalid (default, when writing ELD data, set 0 by software)	All
1b)	Valid	ELD data valid (Set by video software only)	All

7:6 Reserved Project: All Format:



AUD_CNTL_ST2— Audio Control State 2

5 CP_ReadyC

Project: All
Default Value: 0b
See CP_ReadyD description.

Value Na me		Description	
0b	Not Ready	CP request pending or not ready to receive requests	All
1b	Ready	CP request ready	All

4 ELD_validC

Project: All
Default Value: 0b
See ELD_validD descripion.

Value N	a me	Description	Project
0b	Invalid	ELD data invalid (default, when writing ELD data, set 0 by software)	All
1b	Valid	ELD data valid (Set by video software only)	All

3:2 **Reserved** Project: All Format:

1 CP_ReadyB

Project: All
Default Value: 0b
See CP_ReadyD description.

Value Na me		Description	
0b	Not Ready	CP request pending or not ready to receive requests	All
1b	Ready	CP request ready	All

0 **ELD_validB**

Project: All
Default Value: 0b
See ELD_validD descripion.

Value N	a me	Description	Project
0b	Invalid	ELD data invalid (default, when writing ELD data, set 0 by software)	All
1b	Valid	ELD data valid (Set by video software only)	All



4.2.19 AUD_HDMIW_STATUS—Audio HDMI Status

	AUD_HDMIW_STATUS—Audio HDMI Status
Register Ty Address Of Project: Security: Default Val Access: Size (in bits	Fiset: E20D4h All Debug ue: 0000000h R/W Clear
Bit De	scription
31	Conv_B_CDCLK/DOTCLK_FIFO_Underrun This bit indicates an underrun in the FIFO inside the clock crossing logic between CDCLK and DOTCLK. Clearing this status bit is accomplished by writing a 1 to this bit through MMIO.
30	Conv_B_CDCLK/DOTCLK_FIFO_Overrun Project: All This bit indicates an overrun in the FIFO inside the clock crossing logic between CDCLK and DOTCLK.
29	Clearing this status bit is accomplished by writing a 1 to this bit through MMIO. Conv_A_CDCLK/DOTCLK_FIFO_Underrun Project: All This bit indicates an underrun in the FIFO inside the clock crossing logic between CDCLK and DOTCLK. Clearing this status bit is accomplished by writing a 1 to this bit through MMIO.
28	Conv_A_CDCLK/DOTCLK_FIFO_Overrun Project: All This bit indicates an overrun in the FIFO inside the clock crossing logic between CDCLK and DOTCLK. Clearing this status bit is accomplished by writing a 1 to this bit through MMIO.
27:26	Reserved Project: All Format:
25	BCLK/CDCLK_FIFO_Overrun Project: All This bit indicates an overrun in the FIFO inside the clock crossing logic between BCLK and CDCLK. Clearing this status bit is accomplished by writing a 1 to this bit through MMIO.
24	Function_Reset Project: All Security: Debug This bit indicates that an audio function reset occurred through the reset signal on the HD audio bus. Clearing this status bit is accomplished by writing a 1 to this bit through MMIO.
23:0	Reserved Project: All Format:



4.2.20 AUD_HDMIW_HDMIEDID_A—HDMI Data EDID Block – Transcoder A

AUD_HDMIW_HDMIEDID_A—HDMI Data EDID Block – Transcoder A

Register Type: MMIO
Address Offset: E2050h
Project: All
Default Value: 00000000h
Access: R/W
Size (in bits): 32

These registers contain the HDMI data block from the EDID. The graphics driver reads the EDID and writes the structure to these registers. The vendor specific data block may be longer than 8 bytes, but the driver must not write more than 48 bytes to the buffer. The EDID format is Version 3 within the CEA-861B specification. The HDMI Vendor Specific Data Block is described in version 1.1 of the HDMI specification. These values are returned from the device as the HDMI Vendor Specific Data Block response to a Get HDMI Widget command.

Writing sequence:

- Video software sets ELD invalid, and sets the ELD access address to 0, or to the desired DWORD to be written.
- Video software writes ELD data 1 DWORD at a time. The ELD access address autoincrements with each DWORD write, wrapping around to address 0 when the max buffer address size of 0xF has been reached. Please note that software must write an entire DWORD at a time.
- Please note that the audio driver checks the valid bit with each byte read of the ELD. This means that the video driver can unilaterally write ELD irrespective of audio driver ELD read status.

Reading sequence:

- Video software sets the ELD access address to 0, or to the desired DWORD to be read.
- Video software reads ELD data 1 DWORD at a time. The ELD access address autoincrements with each DWORD read, wrapping around to address 0 when the max buffer address size of 0xF has been reached.

Bit De	scription					
31:0	EDID_HDMI_Data_Block	Project:	All	Format:		
	Please note that the contents of this buffer are not cleared whe buffer are cleared during gfx reset	en ELD is disabl	ed. Th	ne contents of this		



4.2.21 AUD_HDMIW_HDMIEDID_B—HDMI Data EDID Block -Transcoder B

AUD_HDMIW_HDMIEDID_B—HDMI Data EDID Block – Transcoder B Register Type: MMIO Address Offset: E2150h Project: ΑII Default Value: 00000000h R/W Access: Size (in bits):

See Transcoder A description. Bit De scription 31:0 EDID_HDMI_Data_Block Project: Format: See Transcoder A description



4.2.22 AUD_ HDMIW_INFOFR_A—Audio Widget Data Island Packet – Transcoder A

AUD HDMIW INFOFR A—Audio Widget Data Island Packet – Transcoder A

Register Type: MMIO
Address Offset: E2054h
Project: All
Default Value: 00000000h
Access: Read Only

Size (in bits): 32

When the IF type or dword index is not valid, the contents of the DIP will return all 0's.

These values are programmed by the audio driver in an HDMI Widget Set command. They are returned one byte at a time from the device on the HD audio bus as the HDMI DIP response to a Get HDMI Widget command. To fetch a specific byte, the audio driver should send an HDMI Widget HDMI DIP Index Pointer Set command to set the index, then fetch the indexed byte using the HDMI DIP get.

Video driver read sequence (for debug only):

Video software sets DIP type to the appropriate DIP, and sets the DIP access address to the desired DWORD.

Video software reads DIP data 1 DWORD at a time. The DIP access address auto increments with each DWORD write, wrapping around to address 0 when the max buffer address size of 0xF has been reached.

Bit De	scription			
31:0	Data_Island_Packet_Data	Project:	All	Format:
	This reflects the contents of the DIP indexed by the DIP acce are cleared during function reset or HD audio link reset.	ess address.	The cont	ents of this buffer

4.2.23 AUD_ HDMIW_INFOFR_B—Audio Widget Data Island Packet - Transcoder B

AUD_HDMIW_INFOFR_B—Audio Widget Data Island Packet – Transcoder B **Register Type:** MMIO Address Offset: E2154h **Project: Default Value:** 00000000h Read Only Access: Size (in bits): 32 See Transcoder A description. Bit De scription 31:0 Data_Island_Packet_Data Project: ΑII Format: See Transcoder A description.



4.3 DPB Control and Aux Channel

4.3.1 DPB—DisplayPort B Control Register

DPB—DisplayPort B Control Register

Register Type:MMIOAddress Offset:E4100hProject:All

 Default Value:
 00000018h

 Access:
 R/W

 Size (in bits):
 32

Double Buffer Update Point: Depends on bit

Please note that DisplayPort B uses the same lanes as HDMIB. Therefore +B/HDMIB and DisplayPort B cannot be enabled simultaneously

Cannot be enabled simultaneously.

Bit De scription

31 **DisplayPort_B_Enable**

Project: All Default Value: 0b

Disabling this port will put it in its lowest power state. Port enable takes place on the Vblank after being written.

[DevIBX] When disabling the port, software must temporarily enable the port with transcoder select (bit #30) cleared to '0' after disabling the port. This is workaround for hardware issue where the transcoder select set to '1' will prevent HDMIB from being enabled on transcoder A.

Value Na	me	Description	Project
0b	Disable	Disable and tristates the Display Port B interface	All
1b	Enable	Enable. This bit enables the Display Port B interface	All



DPB—DisplayPort B Control Register

30 Transcoder_Select

Project: All Default Value: 0b

This bit determines from which display transcoder the source data will originate. Transcoder selection takes place on the Vblank after being written

[DevIBX] Writing to this bit only takes effect when port is enabled. Due to hardware issue it is required that this bit be cleared when port is disabled. To clear this bit software must temporarily enable this port on transcoder A.

Value Na	me	Description	Project
0b	Transcoder A	Transcoder A	All
1b	Transcoder B	Transcoder B	All

29:28 Link_training_pattern_enable

Project: All Default Value: 0b

These bits are used for link initialization as defined in the DisplayPort specification. Please note that the link must first be configured prior to sending training patterns.

When enabling the port, it must be turned on with pattern 1 enabled. When retraining a link, the port must be disabled, then re-enabled with pattern 1 enabled.

Value N	Value Na me Description		Project
00b	Pattern 1	Pattern 1 enabled: Repetition of D10.2 characters	All
01b	Pattern 2	Pattern 2 enabled: Repetition of K28.5, D11.6, K28.5, D11.6, D10.2, D10.2, D10.2, D10.2, D10.2, D10.2. Please note that the entire pattern must complete before another pattern is sent. Scrambling initialization and disparity init commence at the end of the last iteration of pattern 2.	All
10b	Idle	Idle Pattern enabled: Transmit BS followed by VB-ID with NoVideoStream_flag set to 1, five times	All
11b	Normal	Link not in training: Send normal pixels	All



DPB—DisplayPort B Control Register

27:25 Voltage_swing_level_set

Project: All Default Value: 0b

These bits are used for setting the voltage swing for pattern 1, defined as Vdiff_pp in the DisplayPort specification. They mirror registers in the PCI express configuration.

Value N	a me	Description	Project
000b	0.4V	0.4 V	All
001b	0.6V	0.6 V	All
010b	0.8V	0.8 V	All
011b	1.2V	1.2 V	All
1XXb	Reserved	Reserved	All

24:22 Pre-emphasis_level_set

Project: All Default Value: 0b

These bits are used for setting link pre-emphasis for pattern 2, as defined in the DisplayPort specification. They mirror registers in the PCI express configuration.

Value N	a me	Description	Project
000b	None	No pre-emphasis	All
001b	3.5dB	3.5dB pre-emphasis (1.5x)	All
010b	6 dB	6dB pre-emphasis (2x)	All
011b	9.5 dB	9.5dB pre-emphasis (3x)	All
1XXb	Reserved	Reserved	All

21:19 **Port_Width_Selection**

Project: All Default Value: 0b

This bit selects the number of lanes to be enabled on the DisplayPort link. Port width change must be done as a part of mode set. Locked once port is enabled. Updates when the port is disabled then re-enabled

Value Na	me	Description	Project
000b	x1	x1 Mode	All
001b	x2	x2 Mode	All
011b	x4	x4 Mode	All
Others	Reserved	Reserved	All



DPB—DisplayPort B Control Register

18 Enhanced_Framing_Enable

Project: All Default Value: 0b

This bit selects enhanced framing. Locked once port is enabled. Updates when the port is disabled then re-enabled

Value Na	me	Description	Project
0b	Disable	Enhanced framing disabled	All
1b	Enable	Enhanced framing enabled	All

17:16 Reserved Project: All Format: MBZ

15 Port reversal

Project: All Default Value: 0b

Enables lane reversal within the port: lane 0 mapped to lane 3, lane 1 mapped to lane 2, etc. Port reversal is not controlled by a strap. Locked once port is enabled. Updates when the port is disabled then re-enabled

Value Na	me	Description	Project
0b	Not Reversed	Port not reversed	All
1b	Reversed	Port reversed	All

14:8 Reserved Project: All Format: MBZ

7 Scrambling Disable

Project: All
Security: Debug
Default Value: 0b

This bit disables scrambling for DisplayPort

Value Na	me	Description	Project
0b	Enable	Scrambling enabled	All
1b	Disable	Scrambling disabled	All

6 Audio_Output_Enable

Project: All Default Value: 0b

This bit enables audio on this output port. It may be enabled or disabled only when the link training is complete and set to "Normal."

Value Na	me	Description	Project
0b	Disable	Audio output disabled	All
1b	Enable	Audio output enabled	All



5	Reserve	d		
4:3	Sync_Po	olarity		
	Project:	,	AII	
	Default V	′alue: ´	11b VS and HS are active high	
	Indicates	the polarity of Hs	ync and Vsync to be transmitted in MSA	
	Value N	la me	Description	Project
	00b	Low	VS and HS are active low (inverted)	All
	11b	VS Low, HS Hig	yh VS is active low (inverted), HS is active high	All
	11b	VS High, HS Lo	vW VS is active high, HS is active low (inverted)	All
	11b	High	VS and HS are active high	All
2	Digital D	Display_B_Detect	ted	
	Project:		All	
	Access:	F	Read Only	
	Default V	'alue: (Ob .	
			nether a digital display was detected during initializatio B) data line at boot.	n. It signifies the leve
	Value N	la me	Description	Project
	0b	Not Detected	Digital display not detected during initialization	All
	00			



4.3.2 DPB_AUX_CH_ CTL—Display Port B AUX Channel Control

	DPB	AUX_CH_C	TL—Display Port B AUX Chanı	nel Control		
Register Ty Address O Project: Default Val Access: Size (in bits	ffset: E411 All ue: 0005 R/W	-				
Bit De			scription			
31	Send/Busy Project: All Default Value: 0b Setting this bit to a one initiates the transaction, when read this bit will be a 1 until the transmission completes. The transaction is completed when the response is received or when a timeout occurs. Do not write a 1 again until transaction completes. Writes of 0 will be ignored.					
	Program	ming Notes				
	Do not ch	ange any fields w	nile Busy bit 31 is asserted.			
30	Done A sticky bit	Proje that indicates the	ct: All Access: R/W Clear transaction has completed. SW must write a	a 1 to this bit to clear the event.		
29	Interrupt_o	_	oject: All Format: plug status register when the transaction co	mpletes or times out.		
28	Time_out_ A sticky bit	-	ct: All Access: R/W Clear transaction has timed out. SW must write a	1 to this bit to clear the event.		
27:26	Project: Default Val		he 2X bit clock divider (bits 10:0) being prog	rammed for 2MHz.		
	Value Na	me	Description	Project		
	00b	400us	400us	All		
	01b	600us	600us	All		
	10b	800us	800us	All		
	11b	1600us	1600us	All		
25	Receive_e A sticky bit than 20 byt	that indicates that	ct: All Access: R/W Clear the data received was corrupted, not in mul e a 1 to this bit to clear the event.	tiples of a full byte, or more		



24:20	Message	e Size	Projec	:: All Format:						
	This field the number	This field is used to indicate the total number bytes to transmit (including the header). It also indicates the number of bytes received in a transaction (including the header). This field is valid only when the done bit is set, and if timeout or receive error has not occurred. Sync/Stop are not part of the message or the message size.								
	Reads of	this field wi	ll give the	response message size.						
	The read	d value will r	ot be val	d while Busy bit 31 is asserted.						
	Message	sizes of 0 o	or >20 are	not allowed.						
19:16	Prechar	ge_Time	Projec	:: All Format:						
	Default V	/alue:	0101b	10us						
	Used to	determine th	ne precha	rge time for the Aux Channel drivers.						
	The valu 2MHz).	e is the num	nber of m	croseconds times 2 (assuming 2X bit clock divid	der programmed for					
	Default i	s 5 decimal	which giv	es 10us of precharge.						
	Example):								
	For 10us	precharge,	program	5 (10us/2us).						
15	Reserve	d								
14	Invert_N	lanchester								
	Project:		All							
	Security:		Tes	t						
	Default V	/alue:	0b							
	Value I	Na me	Descri	otion	Project					
	0b	Normal	Manche	ester code rising edge mid-clk signifies zero	All					
	1b	Invert	Manche	ster code rising edge mid-clk signifies one	All					
13	Sync O	nly_Clock_l	Recover							
	Project:	,	All							
	Security: Test									
	Default V	/alue:	0b							
	Value N	Na me		Description	Project					
	0b	Sync and	Data	Recover clock during sync pattern and data pl	hase All					
		- ,								



12	Disable_De-glitch					
	Project:		Α	II		
	Security:		Т	est		
	Default Va	alue:	0	b		
	Value N	a me	Desc	ription	Projec	
	0b	Enable	Enab	le serial input de-glitch logic	All	
	1b	Disable	Disab	ole serial input de-glitch logic	All	
	Default Va	1	0	Description	Projec	
	0b	Programn	ned	Precharge time is as programmed	All	
	1b	Doubled		Precharge time is doubled	All	
10:0	Used to d	e divides th	ne 2X b e input	roject: All Format: 2*U11 it clock the Aux Channel logic runs on. clock frequency down to 2X bit clock rate. The 2X bit clock rate ock is the 125mhz rawclk.	is ideally	



4.3.3 DPB_AUX_CH_DATA—Display Port B AUX Data Registers

	DP Aux Ch Data Format							
Project:	All							
Bit De	scription							
31:0	AUX_CH_DATA	Project:	All					
	A DWord of the message. Writes give the data to transmit during the transaction. transmitted first. Reads will give the response data after transaction complete.	The MSbyte is	3					

DPB_AUX_CH_DATA—Display Port B AUX Data Registers

Register Type: MMIO
Address Offset: E4114h
Project: All

 Default Value:
 00000000h

 Access:
 R/W

 Size (in bits):
 5x32

The read value will not be valid while Busy bit 31 is asserted.

		in the be take write busy bit of the decented.							
DWord B	t	Description							
0	31:0	AUX_CH_DATA1	Project:	All	Format:	DP Aux Ch Data Format			
1	31:0	AUX_CH_DATA2	Project:	All	Format:	DP Aux Ch Data Format			
2	31:0	AUX_CH_DATA3	Project:	All	Format:	DP Aux Ch Data Format			
3	31:0	AUX_CH_DATA4	Project:	All	Format:	DP Aux Ch Data Format			
4	31:0	AUX_CH_DATA5	Project:	All	Format:	DP Aux Ch Data Format			

]



4.4 DPC Control and Aux Channel

4.4.1 DPC—Display Port C Control Register

DPC—Display Port C Control Register

Register Type:MMIOAddress Offset:E4200hProject:All

Default Value: 00000018h **Access:** R/W Protect

Size (in bits): 32

Double Buffer Update Point: Depends on bit

Port enable and transcoder select are write protected by Panel Power Sequencer when panel is connected to this port. Please note that DisplayPort C uses the same lanes as HDMI. Therefore HDMIC and DisplayPort C cannot be enabled simultaneously.

	t C cannot be enabled simultaneously.
Bit De	scription
31	DisplayPort_C_Enable

Project: All Default Value: 0b See DPB description.

[DevIBX] When disabling the port, software must temporarily enable the port with transcoder select (bit #30) cleared to '0' after disabling the port. This is workaround for hardware issue where the transcoder select set to '1' will prevent HDMIC from being enabled on transcoder A.

Value Na	me	Description	Project
0b	Disable	Disable and tristates the Display Port C interface	All
1b	Enable	Enable. This bit enables the Display Port C interface	All

30 Transcoder_Select

Project: All Default Value: 0b See DPB description.

[DevIBX] Writing to this bit only takes effect when port is enabled. Due to hardware issue it is required that this bit be cleared when port is disabled. To clear this bit software must temporarily enable this port on transcoder A.

Value Na	me	Description	Project
0b	Transcoder A	Transcoder A	All
1b	Transcoder B	Transcoder B	All



DPC—Display Port C Control Register

29:28 Link_training_pattern_enable

Project: All Default Value: 0b

These bits are used for link initialization as defined in the DisplayPort specification. Please note that the link must first be configured prior to sending training patterns.

When enabling the port, it must be turned on with pattern 1 enabled. When retraining a link, the port must be disabled, then re-enabled with pattern 1 enabled.

Value N	a me	Description	
00b	Pattern 1	Pattern 1 enabled: Repetition of D10.2 characters	All
01b	Pattern 2	Pattern 2 enabled: Repetition of K28.5, D11.6, K28.5, D11.6, D10.2, D10.2, D10.2, D10.2, D10.2, D10.2. Please note that the entire pattern must complete before another pattern is sent. Scrambling initialization and disparity init commence at the end of the last iteration of pattern 2.	All
10b	Idle	Idle Pattern enabled: Transmit BS followed by VB-ID with NoVideoStream_flag set to 1, five times	All
11b	Normal	Link not in training: Send normal pixels	All

27:25 Voltage_swing_level_set

Project: All Default Value: 0b See DPB description.

Value N	a me	Description	Project
000b	0.4V	0.4 V	All
001b	0.6V	0.6 V	All
010b	0.8V	0.8 V	All
011b	1.2V	1.2 V	All
1XXb	Reserved	Reserved	All

24:22 Pre-emphasis_level_set

Project: All Default Value: 0b See DPB description.

Value Na me		Description	Project
000b	None	No pre-emphasis	All
001b	3.5dB	3.5dB pre-emphasis (1.5x)	All
010b	6 dB	6dB pre-emphasis (2x)	All
011b	9.5 dB	9.5dB pre-emphasis (3x)	All
1XXb	Reserved	Reserved	All



		DPC	—Di	isplay Port C Control Register			
21:19	Port_Width_Selection Project: All Default Value: 0b See DPB description.						
	Value Na	me	Des	cription		Project	
	-	x1		Mode		All	
		···		Mode		All	
		<u></u> κ4		Mode		All	
		Reserved		erved		All	
	others	Reserved	Res	ervea		All	
18	Enhanced_Framing_Enable Project: All Default Value: 0b See DPB description.						
	Value Na	me		Description		Project	
	0b	Disable		Enhanced framing disabled		All	
	1b	Enable		Enhanced framing enabled		All	
17:16	Reserved	Project:	All	Forma	t: ME	BZ	
15	Project: Default Valu See DPB de	ıe:	AII 0b				
	Value Na	me		Description		Project	
	0b	Not Reverse	ed	Port not reversed		All	
	1b	Reversed		Port reversed		All	
14:8	Reserved	Project:	All	Forma	t: ME	3Z	
7	Scrambling	g_Disable					
	Project: All						
	Security: Debug						
	Default Valu		0b				
	See DPB de	escription.			1		
	Value Na	me		Description	Projec	et	
	0b	Enable		Scrambling enabled	All		
	1b	Disable		Scrambling disabled	All		



DPC —Display	Port C	Control	Register
---------------------	--------	----------------	----------

6 Audio_Output_Enable

Project: All Default Value: 0b

This bit enables audio on this output port. It may be enabled or disabled only when the link training is complete and set to "Normal."

Value Na	me	Description	Project
0b	Disable	Audio output disabled	All
1b	Enable	Audio output enabled	All

5 Reserved

4:3 Sync_Polarity

Project: All

Default Value: 11b VS and HS are active high

See DPB description.

Value Na me		Description	Project
00b	Low	VS and HS are active low (inverted)	All
11b	VS Low, HS High	VS is active low (inverted), HS is active high	All
11b	VS High, HS Low	VS is active high, HS is active low (inverted)	All
11b	High	VS and HS are active high	All

2 Digital_Display_C_Detected

Project: All

Access: Read Only

Default Value: 0b

Read-only bit indicating whether a digital display was detected during initialization. It signifies the level of the GMBUS port 3 (port C) data line at boot.

Value Na me		Description	Project
0b	Not Detected	Digital display not detected during initialization	All
1b	Detected	Digital display detected during initialization	All

1:0 **Reserved** Project: All Format: MBZ



4.4.2 DPC_AUX_CH_ CTL—Display Port C AUX Channel Control

	DPC	_AUX_CH	_CTL—Displ	ay Port	C AUX C	nannel Control	
Register Ty Address O Project: Default Val Access: Size (in bits	ffset: E421 All ue: 0005 R/W						
Bit De				scri	ption		
31	Send/Busy Project: Default Val See DPB d	ue:	All 0b				
	Program	ming Notes					
	Do not ch	ange any fields	while Busy bit 31	l is assert	ed.		
30	Done See DPB d		oject: All	Access:	R/W Clear		
29	Interrupt_o	-	Project: All	Forr	nat:		
28	Time_out_ See DPB d	=	oject: All	Access:	R/W Clear		
27:26	Time_out_ Project: Default Val See DPB d	ue:	All Ob				
	Value Na	me	Description			Project	
	00b	400us	400us			All	
	01b	600us	600us			All	
	10b	800us	800us			All	
	11b	1600us	1600us			All	
25	Receive_e See DPB d		oject: All	Access:	R/W Clear		
24:20	Message_See DPB d	Size Pr	oject: All	Format:			



19:16	Precharg	e_Time	Projec	t: All Format:			
	Default V	alue:	0101b	5 decimal which gives 10us of precharge			
	See DPB	description	١.				
15	Reserved	i					
14	Invert_Ma	anchester					
	Project:		All				
	Security:		Tes	st			
	Default Va	alue:	0b				
	Value N	a me	Descri	ption	Projec		
	0b	Zero	Manch	ester code rising edge mid-clk signifies zero	All		
	1b	One	Manch	ester code rising edge mid-clk signifies one	All		
13	Sync_On	ly_Clock_	Recover	у			
	Project:		All				
	Security:		Tes	st			
	Default Va	Default Value: 0b					
	Value N	a me		Description	Projec		
	0b	Sync and	Data	Recover clock during sync pattern and data phase	All		
	1b	Sync Only		Only recover clock during sync pattern	All		
12	Disable_	De-glitch					
	Project:		All				
	Security:		Tes	st			
	Default V	alue:	0b				
	Value N	a me	Descri	ption	Projec		
	0b	Enable	Enable	serial input de-glitch logic	All		
	1b	Disable	Disable	serial input de-glitch logic	All		
11	Double_p	orecharge					
	Project: All						
	Security:		Tes	st			
	Default Value: 0b						
	Value N	a me		Description	Projec		
	0b	Programn	med	Precharge time is as programmed	All		
	1b	Doubled		Precharge time is doubled	All		
		I.					



4.4.3 DPC_AUX_CH_DATA—Display Port C AUX Data Registers

DPC_AUX_CH_DATA—Display Port C AUX Data Registers

Register Type: MMIO Address Offset: E4214h Project: All

 Default Value:
 00000000h;

 Access:
 R/W

 Size (in bits):
 5x32

The read value will not be valid while Busy bit 31 is asserted.

		ot bo valla Willio Bao	<i>y</i>			
DWord B	t				Description	
0	31:0	AUX_CH_DATA1	Project:	All	Format:	DP Aux Ch Data Format
1	31:0	AUX_CH_DATA2	Project:	All	Format:	DP Aux Ch Data Format
2	31:0	AUX_CH_DATA3	Project:	All	Format:	DP Aux Ch Data Format
3	31:0	AUX_CH_DATA4	Project:	All	Format:	DP Aux Ch Data Format
4	31:0	AUX_CH_DATA5	Project:	All	Format:	DP Aux Ch Data Format



4.5 DPD Control and Aux Channel

4.5.1 DPD—DisplayPort D Control Register

	DPD—DisplayPort D Control Register				
Register Type:	MMIO				
Address Offset:	E4300h				
Project:	All				
Default Value:	0000018h				
Access:	R/W Protect				
Size (in bits):	32				
Double Buffer Update Point:	Depends on bit				

Port enable and transcoder select are write protected by Panel Power Sequencer when panel is connected to this port. Please note that DisplayPort D uses the same lanes as HDMID. Therefore HDMID and DisplayPort D cannot be enabled simultaneously.

Bit De			scription	
31	DisplayPort	t_D_Enable		
	Project:		All	
	Default Valu	ie:	0b	
	See DPB de	escription.		
	#30) cleared	d to '0' after di	the port, software must temporarily enable the port with transcod sabling the port. This is workaround for hardware issue where th nt HDMID from being enabled on transcoder A.	,

Value Na	me	Description	Project
0b	Disable	Disable and tristates the Display Port D interface	All
1b	Enable	Enable. This bit enables the Display Port D interface	All



DPD—DisplayPort D Control Register

30 Transcoder_Select

Project: All Default Value: 0b

See DPB description.

[DevIBX] Writing to this bit only takes effect when port is enabled. Due to hardware issue it is required that this bit be cleared when port is disabled. To clear this bit software must temporarily enable this port on transcoder A.

Value Na	me	Description	Project
0b	Transcoder A	Transcoder A	All
1b	Transcoder B	Transcoder B	All

29:28 Link_training_pattern_enable

Project: All Default Value: 0b

These bits are used for link initialization as defined in the DisplayPort specification. Please note that the link must first be configured prior to sending training patterns.

When enabling the port, it must be turned on with pattern 1 enabled. When retraining a link, the port must be disabled, then re-enabled with pattern 1 enabled.

Value N	a me	Description	Project
00b	Pattern 1	Pattern 1 enabled: Repetition of D10.2 characters	All
01b	Pattern 2	Pattern 2 enabled: Repetition of K28.5, D11.6, K28.5, D11.6, D10.2, D10.2, D10.2, D10.2, D10.2, D10.2. Please note that the entire pattern must complete before another pattern is sent. Scrambling initialization and disparity init commence at the end of the last iteration of pattern 2.	All
10b	Idle	Idle Pattern enabled: Transmit BS followed by VB-ID with NoVideoStream_flag set to 1, five times	All
11b	Normal	Link not in training: Send normal pixels	All

27:25 Voltage_swing_level_set

Project: All Default Value: 0b See DPB description.

Value N	a me	Description	Project
000b	0.4V	0.4 V	All
001b	0.6V	0.6 V	All
010b	0.8V	0.8 V	All
011b	1.2V	1.2 V	All
1XXb	Reserved	Reserved	All



DPD—DisplayPort D Control Register

24:22 Pre-emphasis_level_set

Project: All Default Value: 0b See DPB description.

Value N	a me	Description	Project
000b	None	No pre-emphasis	All
001b	3.5dB	3.5dB pre-emphasis (1.5x)	All
010b	6 dB	6dB pre-emphasis (2x)	All
011b	9.5 dB	9.5dB pre-emphasis (3x)	All
1XXb	Reserved	Reserved	All

21:19 **Port_Width_Selection**

Project: All Default Value: 0b See DPB description.

Value N	a me	Description	Project
000b	x1	x1 Mode	All
001b	x2	x2 Mode	All
011b	x4	x4 Mode	All
others	Reserved	Reserved	All

18 Enhanced_Framing_Enable

Project: All
Default Value: 0b
See DPB description.

Value Na	me	Description	Project
0b	Disable	Enhanced framing disabled	All
1b	Enable	Enhanced framing enabled	All

17:16 Reserved Project: All Format: MBZ

Port_reversal

15

Project: All Default Value: 0b See DPB description.

Value Na	me	Description	Project
0b	Not Reversed	Port not reversed	All
1b	Reversed	Port reversed	All



4:8	Reserved	Project:	All	Forma	at: MBZ
7	Scrambling	•			<u> </u>
•	Project:	<u></u>	All		
	Security:		Debug	q	
	Default Valu	ne:	0b	9	
	See DPB de				
	Value Na	me		Description	Project
	0b	Enable		Scrambling enabled	All
	1b	Disable		Scrambling disabled	All
6	Audio Out	put_Enable			
•	Project:	put_Lilabio	All		
	- I				
	Default Valu	IE.	Ωh		
	Default Valu		0b	ithut nort. It may be enabled or disabled only who	an the link training is
	This bit ena		this ou	utput port. It may be enabled or disabled only who	en the link training is
	This bit ena	bles audio on	this ou	utput port. It may be enabled or disabled only who	en the link training is
	This bit ena complete ar	ables audio on and set to "Norr	this ou		1
	This bit ena complete ar	bles audio on nd set to "Norr me	this ou	Description	Project
5	This bit ena complete ar Value Na Ob	bles audio on nd set to "Norr me Disable	this ou	Description Audio output disabled	Project All
	This bit ena complete ar Value Na 0b 1b Reserved	bles audio on nd set to "Norr me Disable Enable	this ou	Description Audio output disabled	Project All
	This bit ena complete ar Value Na 0b 1b Reserved Sync_Polar	bles audio on nd set to "Norr me Disable Enable	this ou	Description Audio output disabled	Project All
	This bit ena complete ar Value Na 0b 1b Reserved	me Disable Enable rity	this ou	Description Audio output disabled Audio output enabled	Project All
	This bit ena complete ar Value Na 0b 1b Reserved Sync_Polar Project:	me Disable Enable rity ue:	this ou mal."	Description Audio output disabled	Project All
	This bit ena complete ar Value Na 0b 1b Reserved Sync_Polar Project: Default Value	me Disable Enable rity ue:	this ou mal."	Description Audio output disabled Audio output enabled	Project All
	This bit ena complete ar Value Na 0b 1b Reserved Sync_Polar Project: Default Value See DPB de Value Na	me Disable Enable rity ue: escription.	this ou mal."	Description Audio output disabled Audio output enabled VS and HS are active high	Project All All
	This bit ena complete ar Value Na 0b 1b Reserved Sync_Polar Project: Default Value See DPB de Value Na 00b L	me Disable Enable rity ue: escription. me	All	Description Audio output disabled Audio output enabled VS and HS are active high Description	Project All All Project
5 4:3	This bit ena complete ar Value Na 0b 1b Reserved Sync_Polar Project: Default Value See DPB de Value Na 00b 11b	me Disable Enable rity ue: escription. me Low	this oumal." All 11b	Description Audio output disabled Audio output enabled VS and HS are active high Description VS and HS are active low (inverted)	Project All Project All Project All



DPD—DisplayPort D Control Register

Digital_Display_D_Detected

2

Project: All

Access: Read Only

Default Value: 0b

Read-only bit indicating whether a digital display was detected during initialization. It signifies the level of the GMBUS port 5 (port D) data line at boot.

Value N	a me	Description	Project
0b	Not Detected	Digital display not detected during initialization	All
1b	Detected	Digital display detected during initialization	All

1:0 **Reserved** Project: All Format: MBZ



4.5.2 DPD_AUX_CH_ CTL—Display Port D AUX Channel Control

	DPD	_AUX_C	H_C	TL—Dis	play Por	D AUX CI	nannel Control	
Register T Address O Project: Default Va Access: Size (in bit	offset: E431 All Iue: 0005 R/W	_						
Bit De					scr	ption		
31		ue: escription. ming Notes			31 is assert	od		
30	Done	ange any ne	Proje		Access:	R/W Clear		
30	See DPB d	escription.	i ioje	Jt. All	A00033.	TOVV Olean		
29	Interrupt_o	-	Pro	oject: Al	l Forr	nat:		
28	Time_out_ See DPB d	=	Proje	ct: All	Access:	R/W Clear		
27:26	Time_out_ Project: Default Val See DPB d	ue:	e All 0b					
	Value Na	me		Description	n		Project	
	00b	400us		400us			All	
	01b	600us		600us			All	
	10b	800us		800us			All	
	11b	1600us		1600us			All	
25	Receive_e See DPB d		Projec	ct: All	Access:	R/W Clear		
24:20	Message_See DPB d		Proje	ct: All	Format:			



19:16	Precharg	je_Time	Projec	t: All Format:	
	Default V	alue:	0101b	5 decimal which gives 10us of precharge	
	See DPB	description	l .		
15	Reserved	t			
14	Invert_M	anchester			
	Project:		All		
	Security:		Tes	st	
	Default V	alue:	0b		
	Value N	a me	Descri	ption	Project
	0b	Zero	Manche	ester code rising edge mid-clk signifies zero	All
	1b	One	Manche	ester code rising edge mid-clk signifies one	All
13	Sync_Or	ıly_Clock_	Recovery	y	
	Project:		All		
	Security:		Tes	st	
	Default V	alue:	0b		
	Value N	la me		Description	Project
	0b	Sync and	Data	Recover clock during sync pattern and data phase	All
	1b	Sync Onl	У	Only recover clock during sync pattern	All
12	Disable_	De-glitch			
	Project:		All		
	Security:		Tes	st	
	Default V	alue:	0b		
	Value N	la me	Descri	ption	Project
	0b	Enable	Enable	serial input de-glitch logic	All
	1b	Disable	Disable	e serial input de-glitch logic	All
11	Double_I	precharge			
	Project:		All		
	Security:		Tes	st	
	Default Value: 0b				
	Value N	a me	I	Description	Project
	0b	Programn	ned I	Precharge time is as programmed	All
	1b	Doubled	ı	Precharge time is doubled	All
	1				



4.5.3 DPD_AUX_CH_DATA—Display Port D AUX Data Registers

DPD_AUX_CH_DATA—Display Port D AUX Data Registers

Register Type: MMIO Address Offset: E4314h Project: All

 Default Value:
 00000000h;

 Access:
 R/W

 Size (in bits):
 5x32

The read value will not be valid while Busy bit 31 is asserted.

DWord Bi	t		Description						
0	31:0	AUX_CH_DATA1	Project:	All	Format:	DP Aux Ch Data Format			
1	31:0	AUX_CH_DATA2	Project:	All	Format:	DP Aux Ch Data Format			
2	31:0	AUX_CH_DATA3	Project:	All	Format:	DP Aux Ch Data Format			
3	31:0	AUX_CH_DATA4	Project:	All	Format:	DP Aux Ch Data Format			
4	31:0	AUX_CH_DATA5	Project:	All	Format:	DP Aux Ch Data Format			



4.6 DP_BUFTRANS—DisplayPort Buffer Translation

	DisplayPort Buffer	Translation F	ormat			
Project: Default Val	All ue: 00000000h					
Bit De		scription				
31:28	Reserved		Project:	All	Format:	MBZ
27:19	OE		Project:	All	Range:	0511
	These bits select the OE vswing level					
18:17	Reserved		Project:	All	Format:	MBZ
16:12	Pre_Emphasis		Project:	All	Range:	031
	These bits select the pre-emphasis level					
11:10	Reserved		Project:	All	Format:	MBZ
9:6	P_current_drive		Project:	All	Range:	015
	These bits select the P current drive value					
5:4	Reserved		Project:	All	Format:	MBZ
3:0	N_current_drive		Project:	All	Range:	015
	These bits select the N current drive value					

The register defaults for B0 silicon was provided by EV team (2/09). These MUST be programmed by software before enabling DisplayPort the first time. They only need to be programmed once after power on.



10/6/09: L3 0dB setting has been revised to pass compliance testing

DF	DP mode Offset		Value
L1	0dB	0xE4F00	0x0100030C
L1	3.5dB	0xE4F04	0x00B8230C
L1	6dB	0xE4F08	0x06F8930C
L1	9.5dB	0xE4F0C	0x09F8E38E
L2	0dB	0xE4F10	0x00B8030C
L2	3.5dB	0xE4F14	0x0B78830C
L2	6dB	0xE4F18	0x0FF8D3CF
L3	0dB	0xE4F1C	0x01E8030C
L3	3.5dB	0xE4F20	0x0FF863CF
L4	0 dB	0xE4F24	0x0FF803CF

Vswing	0dB pre-emphasis	3.5dB pre-emphasis	6dB pre-emphasis	9.5dB pre-emphasis
400mV	E4F00	E4F04	E4F08	E4F0C
600mV	E4F10	E4F14	E4F18	Not supported
800mV	E4F1C	E4F20	Not supported	Not supported
1200mV	E4F24	Not supported	Not supported	Not supported



DP_BUFTRANS—DisplayPort Buffer Translation

Register Type: MMIO Address Offset: E4F00h Project: DevIBX-B+

0100038Eh; 00B8338Eh; 0178838Eh; 09F8E38Eh; 00B8038Eh; 0978838Eh; 09F8B38E; 0178038Eh; 09F8638Eh; 09F8038Eh Default Value:

Write Only Access: Size (in bits): 10x32

These registers define current drive, pre-emphasis and voltage swing buffer programming required for the

different voltage swing and pre-emphasis settings in the DisplayPort Control.

DWord Bi	t	Description					
0	31:0	Voltage_swing_400mV_and_Pre-emphasis_0.0dB	Project:	All			
		Format: DisplayPort Buffer Translation Format	See Description Above				
1	31:0	Voltage_swing_400mV_and_Pre-emphasis_3.5dB	Project:	All			
		Format: DisplayPort Buffer Translation Format	See Description Above				
2	31:0	Voltage_swing_400mV_and_Pre-emphasis_6.0dB	Project:	All			
		Format: DisplayPort Buffer Translation Format	See Description Above				
3	31:0	Voltage_swing_400mV_and_Pre-emphasis_9.5dB	Project:	All			
		Format: DisplayPort Buffer Translation Format	See Description Above				
4	31:0	Voltage_swing_600mV_and_Pre-emphasis_0.0dB	Project:	All			
		Format: DisplayPort Buffer Translation Format	See Description Above				
5	31:0	Voltage_swing_600mV_and_Pre-emphasis_3.5dB	Project:	All			
		Format: DisplayPort Buffer Translation Format	See Description Above				
6	31:0	Voltage_swing_600mV_and_Pre-emphasis_6.0dB	Project:	All			
		Format: DisplayPort Buffer Translation Format	See Description Above				
7	31:0	Voltage_swing_800mV_and_Pre-emphasis_0.0dB	Project:	All			
		Format: DisplayPort Buffer Translation Format	See Description Above				
8	31:0	Voltage_swing_800mV_and_Pre-emphasis_3.5dB	Project:	All			
		Format: DisplayPort Buffer Translation Format	See Description Above				
9	31:0	Voltage_swing_1200mV_and_Pre-emphasis_0.0dB	Project:	All			
		Format: DisplayPort Buffer Translation Format	See Description Above				



5. South AFE Registers (FC000h-FFFFFh)

This topic is documented separately