Intel[®] OpenSource HD Graphics PRM

Volume 3 Part 1: Display Registers – VGA Registers

For the all new 2010 Intel Core Processor Family Programmer's Reference Manual (PRM)

March 2010

Revision 1.0



Creative Commons License

You are free:

to Share — to copy, distribute, display, and perform the work

Under the following conditions:

Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any

way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Sandy Bridge chipset family, Havendale/Auburndale chipset family, Intel[®] 965 Express Chipset Family, Intel[®] G35 Express Chipset, and Intel[®] 965GMx Chipset Mobile Family Graphics Controller may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel and the Intel are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2010, Intel Corporation. All rights reserved.



Revision History

Document Number	Revision Number	Description Re	vision Date
IHD_OS_V3Pt1_3_10	1.0	First Release.	March 2010



1. Introduction	
1.1 Notations and Conventions	
1.1.1 Reserved Bits and Software Compatibility	
1.2 Terminology	8
2. VGA and Extended VGA Registers (00000h–00FFFh)	
2.1 General Control and Status Registers	
2.1.1 ST00—Input Status 0	
2.1.2 ST01—Input Status 1	
2.1.3 FCR—Feature Control	
2.1.4 MSR—Miscellaneous Output	
2.2 Sequencer Registers	23
2.2.1 SRX—Sequencer Index	24
2.2.2 SR00—Sequencer Reset	25
2.2.3 SR01—Clocking Mode	25
2.2.4 SR02—Plane/Map Mask	
2.2.5 SR03—Character Font	
2.2.6 SR04—Memory Mode Register	
2.2.7 SR07—Horizontal Character Counter Reset	
2.3 Graphics Controller Registers	
2.3.1 GRX—GRX Graphics Controller Index Register	
2.3.2 GR00—Set/Reset Register	
2.3.3 GR01—Enable Set/Reset Register	
2.3.4 GR02—Color Compare Register	
2.3.5 GR03—Data Rotate Register	
2.3.6 GR04—Read Plane Select Register	
2.3.7 GR05—Graphics Mode Register	
2.3.8 GR06—Miscellaneous Register	
2.3.9 GR07—Color Don't Care Register	
2.3.10 GR08—Bit Mask Register	
2.3.11 GR10—Address Mapping	
2.3.12 GR11—Page Selector 2.3.13 GR18—Software Flags	
2.3.13 GR18—Software Flags 2.4 Attribute Controller Registers	
2.4 Autobile Controller Registers	
2.4.2 AR[00:0F]—Palette Registers [0:F]	
2.4.3 AR10—Mode Control Register	
2.4.4 AR12—Memory Plane Enable Register	
2.4.5 AR13—Horizontal Pixel Panning Register	
2.4.6 AR14—Color Select Register	
2.5 VGA Color Palette Registers	
2.5.1 DACMASK—Pixel Data Mask Register	
2.5.2 DACSTATE—DAC State Register	
2.5.3 DACRX—Palette Read Index Register	
2.5.4 DACWX—Palette Write Index Register	
2.5.5 DACDATA—Palette Data Register	
-	



2	.6 CR	T Controller Register	53
	2.6.1	CRX—CRT Controller Index Register	54
	2.6.2	CR00—Horizontal Total Register	55
	2.6.3	CR01—Horizontal Display Enable End Register	55
	2.6.4	CR02—Horizontal Blanking Start Register	55
	2.6.5	CR03—Horizontal Blanking End Register	56
	2.6.6	CR04—Horizontal Sync Start Register	56
	2.6.7	CR05—Horizontal Sync End Register	57
	2.6.8	CR06—Vertical Total Register	58
	2.6.9	CR07—Overflow Register (Vertical)	58
	2.6.10	CR08—Preset Row Scan Register	
	2.6.11	CR09—Maximum Scan Line Register	
	2.6.12	CR0A—Text Cursor Start Register	
	2.6.13	CR0B—Text Cursor End Register	
	2.6.14	CR0C—Start Address High Register	
	2.6.15	CR0D—Start Address Low Register	
	2.6.16	CR0E—Text Cursor Location High Register	
	2.6.17	CR0F—Text Cursor Location Low Register	
	2.6.18	CR10—Vertical Sync Start Register	
	2.6.19	CR11—Vertical Sync End Register	
	2.6.20	CR12—Vertical Display Enable End Register	
	2.6.21	CR13—Offset Register	
	2.6.22	CR14—Underline Location Register	
	2.6.23	CR15—Vertical Blanking Start Register	
	2.6.24	CR16—Vertical Blanking End Register	
	2.6.25	CR17—CRT Mode Control	
	2.6.26	CR18—Line Compare Register	
	2.6.27	CR22—Memory Read Latch Data Register	72

§§



1. Introduction

This Programmer's Reference Manual (PRM) describes the architectural behavior and programming environment of the Havendale/Auburndale chipset family, Intel[®] 965 Chipset family and Intel[®] G35 and G45 Express Chipset GMCH graphics devices (see Table 0-1). The GMCH's Graphics Controller (GC) contains an extensive set of registers and instructions for configuration, 2D, 3D, and Video systems. The PRM describes the register, instruction, and memory interfaces and the device behaviors as controlled and observed through those interfaces. The PRM also describes the registers and instructions and provides detailed bit/field descriptions.

The Programmer's Reference Manual is organized into five volumes:

PRM, Volume 1: Graphics Core

Volume 1, Parts 1, 2, 3, 4 and 5 cover the overall Graphics Processing Unit (GPU), without much detail on 3D, Media, or the core subsystem. Topics include the command streamer, context switching, and memory access (including tiling). The Memory Data Formats can also be found in this volume.

The volume also contains a chapter on the Graphics Processing Engine (GPE). The GPE is a collective term for 3D, Media, the subsystem, and the parts of the memory interface that are used by these units. Display, blitter and their memory interfaces are *not* included in the GPE.

PRM, Volume 2: 3D/Media

Volume 2, Parts 1,2, cover the 3D and Media pipelines in detail. This volume is where details for all of the "fixed functions" are covered, including commands processed by the pipelines, fixed-function state structures, and a definition of the inputs (payloads) and outputs of the threads spawned by these units.

This volume also covers the single Media Fixed Function, VLD. It describes how to initiate generic threads using the thread spawner (TS). It is generic threads which will be used for doing the majority of media functions. Programmable kernels will handle the algorithms for media functions such IDCT, Motion Compensation, and even Motion Estimation (used for encoding MPEG streams).

PRM, Volume 3: Display Registers

Volume 3, Parts 1,2,3 describe the control registers for the display. The overlay registers and VGA registers are also cover in this volume.

PRM, Volume 4: Subsystem and Cores

Volume 4, Parts 1 and 2 describe the GMCH programmable cores, or EUs, and the "shared functions", which are shared by more than one EU and perform functions such as I/O and complex math functions.

The shared functions consist of the sampler, [**Pre-DevSNB**]: extended math unit, data port (the interface to memory for 3D and media), Unified Return Buffer (URB), and the Message Gateway which is used by EU threads to signal each other. The EUs use messages to send data to and receive data from the subsystem; the messages are described along with the shared functions although the generic message send EU instruction is described with the rest of the instructions in the Instruction Set Architecture (ISA) chapters.



This latter part of this volume describes the GMCH core, or EU, and the associated instructions that are used to program it. The instruction descriptions make up what is referred to as an Instruction Set Architecture, or ISA. The ISA describes all of the instructions that the GMCH core can execute, along with the registers that are used to store local data.

Device Tags and Chipsets

Device "Tags" are used in various parts of this document as aliases for the device names/steppings, as listed in the following table. Note that stepping info is sometimes appended to the device tag, e.g., [**DevBW-C**]. Information without any device tagging is applicable to all devices/steppings.

Chipset Family Name	Device Name	Device Tag
Intel [®] Q965 Chipset Intel [®] Q963 Chipset Intel [®] G965 Chipset	82Q965 GMCH 82Q963 GMCH 82G965 GMCH	[DevBW]
Intel [®] G35 Chipset	82G35 GMCH	[DevBW-E]
Intel [®] GM965 Chipset Intel [®] GME965 Chipset	GM965 GMCH GME965 GMCH	[DevCL]
Mobile Intel [®] GME965 Express Chipset Mobile Intel [®] GM965 Express Chipset Mobile Intel [®] PM965 Express Chipset Mobile Intel [®] GL960 Express Chipset		[DevCL]
[Cantiga A-step (not productized)]		[DevCTG], [DevCTG-A]
[Cantiga B-step/Eaglelake converged core (not productized)]		[DevCTG-B], [DevEL]
[Havendale/Auburndale]		[DevILK]

Table 0-1. Supported Chipsets

NOTES:

- 1. Unless otherwise specified, the information in this document applies to all of the devices mentioned in Table 0-1. For Information that does not apply to all devices, the Device Tag is used.
- 2. Throughout the PRM, references to "All" in a project field refters to all devices in Table 0-1.
- 3. Throughout the PRM, references to [DevBW] apply to both [DevBW] and [DevBW-E]. [DevBW-E] is referenced specifically for information that is [DevBW-E] only.
- 4. Stepping info is sometimes appended to the device tag (e.g., [DevBW-C]). Information without any device tagging is applicable to all devices/steppings.
- 5. A shorthand is used to (a) identify all devices/steppings prior to the device/stepping that the item pertains (e.g., "[Pre-DevSNB"], and (b) identify all devices/steppings following the device/stepping to which the item pertains (e.g., "[DevCTG+]."



1.1 Notations and Conventions

1.1.1 Reserved Bits and Software Compatibility

In many register, instruction and memory layout descriptions, certain bits are marked as "Reserved". When bits are marked as reserved, it is essential for compatibility with future devices that software treat these bits as having a future, though unknown, effect. The behavior of reserved bits should be regarded as not only undefined, but unpredictable. Software should follow these guidelines in dealing with reserved bits: Do not depend on the states of any reserved bits when testing values of registers that contain such bits. Mask out the reserved bits before testing. Do not depend on the states of any reserved bits when storing to instruction or to a register.

When loading a register or formatting an instruction, always load the reserved bits with the values indicated in the documentation, if any, or reload them with the values previously read from the register.

1.2 Terminology

Term	Abbr.	Definition
3D Pipeline		One of the two pipelines supported in the GPE. The 3D pipeline is a set of fixed-function units arranged in a pipelined fashion, which process 3D-related commands by spawning EU threads. Typically this processing includes rendering primitives. See 3D Pipeline.
Adjacency		One can consider a single line object as existing in a strip of connected lines. The neighboring line objects are called "adjacent objects", with the non-shared endpoints called the "adjacent vertices." The same concept can be applied to a single triangle object, considering it as existing in a mesh of connected triangles. Each triangle shares edges with three other adjacent triangles, each defined by an non-shared adjacent vertex. Knowledge of these adjacent objects/vertices is required by some object processing algorithms (e.g., silhouette edge detection). See <i>3D Pipeline</i> .
Application IP	AIP	Application Instruction Pointer. This is part of the control registers for exception handling for a thread. Upon an exception, hardware moves the current IP into this register and then jumps to SIP.
Architectural Register File	ARF	A collection of architecturally visible registers for a thread such as address registers, accumulator, flags, notification registers, IP, null, etc. ARF should not be mistaken as just the address registers.
Array of Cores		Refers to a group of Gen4 EUs, which are physically organized in two or more rows. The fact that the EUs are arranged in an array is (to a great extent) transparent to CPU software or EU kernels.
Binding Table		Memory-resident list of pointers to surface state blocks (also in memory).
Binding Table Pointer	BTP	Pointer to a binding table, specified as an offset from the Surface State Base Address register.
Bypass Mode		Mode where a given fixed function unit is disabled and forwards data down the pipeline unchanged. Not supported by all FF units.
Byte	В	A numerical data type of 8 bits, B represents a signed byte integer.



Term	Abbr.	Definition
Child Thread		A branch-node or a leaf-node thread that is created by another thread. It is a kind of thread associated with the media fixed function pipeline. A child thread is originated from a thread (the parent) executing on an EU and forwarded to the Thread Dispatcher by the TS unit. A child thread may or may not have child threads depending on whether it is a branch-node or a leaf-node thread. All pre-allocated resources such as URB and scratch memory for a child thread are managed by its parent thread.
Clip Space		A 4-dimensional coordinate system within which a clipping frustum is defined. Object positions are projected from Clip Space to NDC space via "perspecitive divide" by the W coordinate, and then viewport mapped into Screen Space
Clipper		3D fixed function unit that removes invisible portions of the drawing sequence by discarding (culling) primitives or by "replacing" primitives with one or more primitives that replicate only the visible portion of the original primitive.
Color Calculator	СС	Part of the Data Port shared function, the color calculator performs fixed- function pixel operations (e.g., blending) prior to writing a result pixel into the render cache.
Command		Directive fetched from a ring buffer in memory by the Command Streamer and routed down a pipeline. Should not be confused with instructions which are fetched by the instruction cache subsystem and executed on an EU.
Command Streamer	CS or CSI	Functional unit of the Graphics Processing Engine that fetches commands, parses them and routes them to the appropriate pipeline.
Constant URB Entry	CURBE	A UE that contains "constant" data for use by various stages of the pipeline.
Control Register	CR	The read-write registers are used for thread mode control and exception handling for a thread.
Degenerate Object		Object that is invisible due to coincident vertices or because does not intersect any sample points (usually due to being tiny or a very thin sliver).
Destination		Describes an output or write operand.
Destination Size		The number of data elements in the destination of a Gen4 SIMD instruction.
Destination Width		The size of each of (possibly) many elements of the destination of a Gen4 SIMD instruction.
Double Quad word (DQword)	DQ	A fundamental data type, DQ represents 16 bytes.
Double word (DWord)	D or DW	A fundamental data type, D or DW represents 4 bytes.
Drawing Rectangle		A screen-space rectangle within which 3D primitives are rendered. An objects screen-space positions are relative to the Drawing Rectangle origin. See <i>Strips and Fans</i> .
End of Block	EOB	A 1-bit flag in the non-zero DCT coefficient data structure indicating the end of an 8x8 block in a DCT coefficient data buffer.
End Of Thread	EOT	a message sideband signal on the Output message bus signifying that the message requester thread is terminated. A thread must have at least one SEND instruction with the EOT bit in the message descriptor field set in order to properly terminate.



Term	Abbr.	Definition
Exception		Type of (normally rare) interruption to EU execution of a thread's instructions. An exception occurrence causes the EU thread to begin executing the System Routine which is designed to handle exceptions.
Execution Channel		
Execution Size	ExecSize	Execution Size indicates the number of data elements processed by a GEN4 SIMD instruction. It is one of the GEN4 instruction fields and can be changed per instruction.
Execution Unit	EU	Execution Unit. An EU is a multi-threaded processor within the GEN4 multi- processor system. Each EU is a fully-capable processor containing instruction fetch and decode, register files, source operand swizzle and SIMD ALU, etc. An EU is also referred to as a GEN4 Core.
Execution Unit Identifier	EUID	The 4-bit field within a thread state register (SR0) that identifies the row and column location of the EU a thread is located. A thread can be uniquely identified by the EUID and TID.
Execution Width	ExecWidth	The width of each of several data elements that may be processed by a single Gen4 SIMD instruction.
Extended Math Unit	EM	A Shared Function that performs more complex math operations on behalf of several EUs.
FF Unit		A Fixed-Function Unit is the hardware component of a 3D Pipeline Stage. A FF Unit typically has a unique FF ID associated with it.
Fixed Function	FF	Function of the pipeline that is performed by dedicated (vs. programmable) hardware.
Fixed Function ID	FFID	Unique identifier for a fixed function unit.
FLT_MAX	fmax	The magnitude of the maximum representable single precision floating number according to IEEE-754 standard. FLT_MAX has an exponent of 0xFE and a mantissa of all one's.
Gateway	GW	See Message Gateway.
GEN4 Core		Alternative name for an EU in the GEN4 multi-processor system.
General Register File	GRF	Large read/write register file shared by all the EUs for operand sources and destinations. This is the most commonly used read-write register space organized as an array of 256-bit registers for a thread.
General State Base Address		The Graphics Address of a block of memory-resident "state data", which includes state blocks, scratch space, constant buffers and kernel programs. The contents of this memory block are referenced via offsets from the contents of the General State Base Address register. See <i>Graphics Processing Engine</i> .
Geometry Shader	GS	Fixed-function unit between the vertex shader and the clipper that (if enabled) dispatches "geometry shader" threads on its input primitives. Application-supplied geometry shaders normally expand each input primitive into several output primitives in order to perform 3D modeling algorithms such as fur/fins. See <i>Geometry Shader</i> .
Graphics Address		The GPE virtual address of some memory-resident object. This virtual address gets mapped by a GTT or PGTT to a physical memory address. Note that many memory-resident objects are referenced not with Graphics Addresses, but instead with offsets from a "base address register".



Term	Abbr.	Definition
Graphics Processing Engine	GPE	Collective name for the Subsystem, the 3D and Media pipelines, and the Command Streamer.
Guardband	GB	Region that may be clipped against to make sure objects do not exceed the limitations of the renderer's coordinate space.
Horizontal Stride	HorzStride	The distance in element-sized units between adjacent elements of a Gen4 region-based GRF access.
Immediate floating point vector	VF	A numerical data type of 32 bits, an immediate floating point vector of type VF contains 4 floating point elements with 8-bit each. The 8-bit floating point element contains a sign field, a 3-bit exponent field and a 4-bit mantissa field. It may be used to specify the type of an immediate operand in an instruction.
Immediate integer vector	V	A numerical data type of 32 bits, an immediate integer vector of type V contains 8 signed integer elements with 4-bit each. The 4-bit integer element is in 2's compliment form. It may be used to specify the type of an immediate operand in an instruction.
Index Buffer	IB	Buffer in memory containing vertex indices.
In-loop Deblocking Filter	ILDB	The deblocking filter operation in the decoding loop. It is a stage after MC in the video decoding pipe.
Instance		In the context of the VF unit, an instance is one of a sequence of sets of similar primitive data. Each set has identical vertex data but may have unique instance data that differentiates it from other sets in the sequence.
Instruction		Data in memory directing an EU operation. Instructions are fetched from memory, stored in a cache and executed on one or more Gen4 cores. Not to be confused with commands which are fetched and parsed by the command streamer and dispatched down the 3D or Media pipeline.
Instruction Pointer	IP	The address (really an offset) of the instruction currently being fetched by an EU. Each EU has its own IP.
Instruction Set Architecture	ISA	The GEN4 ISA describes the instructions supported by a GEN4 EU.
Instruction State Cache	ISC	On-chip memory that holds recently-used instructions and state variable values.
Interface Descriptor		Media analog of a State Descriptor.
Intermediate Z	IZ	Completion of the Z (depth) test at the front end of the Windower/Masker unit when certain conditions are met (no alpha, no pixel-shader computed Z values, etc.)
Inverse Discrete Cosine Transform	IDCT	the stage in the video decoding pipe between IQ and MC
Inverse Quantization	IQ	A stage in the video decoding pipe between IS and IDCT.
Inverse Scan	IS	A stage in the video decoding pipe between VLD and IQ. In this stage, a sequence of none-zero DCT coefficients are converted into a block (e.g. an 8x8 block) of coefficients. VFE unit has fixed functions to support IS for MPEG-2
Jitter		Just-in-time compiler.



Term	Abbr.	Definition
Kernel		A sequence of Gen4 instructions that is logically part of the driver or generated by the jitter. Differentiated from a Shader which is an application supplied program that is translated by the jitter to Gen4 instructions.
Least Significant Bit	LSB	
MathBox		See Extended Math Unit
Media		Term for operations that are normally performed by the Media pipeline.
Media Pipeline		Fixed function stages dedicated to media and "generic" processing, sometimes referred to as the generic pipeline.
Message		Messages are data packages transmitted from a thread to another thread, another shared function or another fixed function. Message passing is the primary communication mechanism of GEN4 architecture.
Message Gateway		Shared function that enables thread-to-thread message communication/synchronization used solely by the Media pipeline.
Message Register File	MRF	Write-only registers used by EUs to assemble messages prior to sending and as the operand of a send instruction.
Most Significant Bit	MSB	
Motion Compensation	MC	Part of the video decoding pipe.
Motion Picture Expert Group	MPEG	MPEG is the international standard body JTC1/SC29/WG11 under ISO/IEC that has defined video compression standards such as MPEG-1, MPEG-2, and MPEG-4, etc.
Motion Vector Field Selection	MVFS	A four-bit field selecting reference fields for the motion vectors of the current macroblock.
Multi Render Targets	MRT	Multiple independent surfaces that may be the target of a sequence of 3D o Media commands that use the same surface state.
Normalized Device Coordinates	NDC	Clip Space Coordinates that have been divided by the Clip Space "W" component.
Object		A single triangle, line or point.
Open GL	OGL	A Graphics API specification associated with Linux.
Parent Thread		A thread corresponding to a root-node or a branch-node in thread generation hierarchy. A parent thread may be a root thread or a child thread depending on its position in the thread generation hierarchy.
Pipeline Stage		A abstracted element of the 3D pipeline, providing functions performed by a combination of the corresponding hardware FF unit and the threads spawned by that FF unit.
Pipelined State Pointers	PSP	Pointers to state blocks in memory that are passed down the pipeline.
Pixel Shader	PS	Shader that is supplied by the application, translated by the jitter and is dispatched to the EU by the Windower (conceptually) once per pixel.
Point		A drawing object characterized only by position coordinates and width.
Primitive		Synonym for object: triangle, rectangle, line or point.
Primitive Topology		A composite primitive such as a triangle strip, or line list. Also includes the objects triangle, line and point as degenerate cases.



Term	Abbr.	Definition
Provoking Vertex		The vertex of a primitive topology from which vertex attributes that are constant across the primitive are taken.
Quad Quad word (QQword)	QQ	A fundamental data type, QQ represents 32 bytes.
Quad Word (QWord)	QW	A fundamental data type, QW represents 8 bytes.
Rasterization		Conversion of an object represented by vertices into the set of pixels that make up the object.
Region-based addressing		Collective term for the register addressing modes available in the EU instruction set that permit discontiguous register data to be fetched and used as a single operand.
Render Cache	RC	Cache in which pixel color and depth information is written prior to being written to memory, and where prior pixel destination attributes are read in preparation for blending and Z test.
Render Target	RT	A destination surface in memory where render results are written.
Render Target Array Index		Selector of which of several render targets the current operation is targeting.
Root Thread		A root-node thread. A thread corresponds to a root-node in a thread generation hierarchy. It is a kind of thread associated with the media fixed function pipeline. A root thread is originated from the VFE unit and forwarded to the Thread Dispatcher by the TS unit. A root thread may or may not have child threads. A root thread may have scratch memory managed by TS. A root thread with children has its URB resource managed by the VFE.
Sampler		Shared function that samples textures and reads data from buffers on behalf of EU programs.
Scratch Space		Memory allocated to the subsystem that is used by EU threads for data storage that exceeds their register allocation, persistent storage, storage of mask stack entries beyond the first 16, etc.
Shader		A Gen4 program that is supplied by the application in a high level shader language, and translated to Gen4 instructions by the jitter.
Shared Function	SF	Function unit that is shared by EUs. EUs send messages to shared functions; they consume the data and may return a result. The Sampler, Data Port and Extended Math unit are all shared functions.
Shared Function ID	SFID	Unique identifier used by kernels and shaders to target shared functions and to identify their returned messages.
Single Instruction Multiple Data	SIMD	The term SIMD can be used to describe the kind of parallel processing architecture that exploits data parallelism at instruction level. It can also be used to describe the instructions in such architecture.
Source		Describes an input or read operand
Spawn		To initiate a thread for execution on an EU. Done by the thread spawner as well as most FF units in the 3D pipeline.
Sprite Point		Point object using full range texture coordinates. Points that are not sprite points use the texture coordinates of the point's center across the entire point object.



Term	Abbr.	Definition
State Descriptor		Blocks in memory that describe the state associated with a particular FF, including its associated kernel pointer, kernel resource allowances, and a pointer to its surface state.
State Register	SR	The read-only registers containing the state information of the current thread, including the EUID/TID, Dispatcher Mask, and System IP.
State Variable	SV	An individual state element that can be varied to change the way given primitives are rendered or media objects processed. On Gen4 state variables persist only in memory and are cached as needed by rendering/processing operations except for a small amount of non-pipelined state.
Stream Output		A term for writing the output of a FF unit directly to a memory buffer instead of, or in addition to, the output passing to the next FF unit in the pipeline. Currently only supported for the Geometry Shader (GS) FF unit.
Strips and Fans	SF	Fixed function unit whose main function is to decompose primitive topologies such as strips and fans into primitives or objects.
Sub-Register		Subfield of a SIMD register. A SIMD register is an aligned fixed size register for a register file or a register type. For example, a GRF register, <i>r</i> 2, is 256-bit wide, 256-bit aligned register. A sub-register, <i>r</i> 2.3: <i>d</i> , is the fourth dword of GRF register <i>r</i> 2.
Subsystem		The Gen4 name given to the resources shared by the FF units, including shared functions and EUs.
Surface		A rendering operand or destination, including textures, buffers, and render targets.
Surface State		State associated with a render surface including
Surface State Base Pointer		Base address used when referencing binding table and surface state data.
Synchronized Root Thread		A root thread that is dispatched by TS upon a 'dispatch root thread' message.
System IP	SIP	There is one global System IP register for all the threads. From a thread's point of view, this is a virtual read only register. Upon an exception, hardware performs some bookkeeping and then jumps to SIP.
System Routine		Sequence of Gen4 instructions that handles exceptions. SIP is programmed to point to this routine, and all threads encountering an exception will call it.
Thread		An instance of a kernel program executed on an EU. The life cycle for a thread starts from the executing the first instruction after being dispatched from Thread Dispatcher to an EU to the execution of the last instruction – a send instruction with EOT that signals the thread termination. Threads in GEN4 system may be independent from each other or communicate with each other through Message Gateway share function.
Thread Dispatcher	TD	Functional unit that arbitrates thread initiation requests from Fixed Functions units and instantiates the threads on EUs.
Thread Identifier	TID	The field within a thread state register (SR0) that identifies which thread slots on an EU a thread occupies. A thread can be uniquely identified by the EUID and TID.



Term	Abbr.	Definition
Thread Payload		Prior to a thread starting execution, some amount of data will be pre-loaded in to the thread's GRF (starting at r0). This data is typically a combination of control information provided by the spawning entity (FF Unit) and data read from the URB.
Thread Spawner	TS	The second and the last fixed function stage of the media pipeline that initiates new threads on behalf of generic/media processing.
Topology		See Primitive Topology.
Unified Return Buffer	URB	The on-chip memory managed/shared by GEN4 Fixed Functions in order for a thread to return data that will be consumed either by a Fixed Function or other threads.
Unsigned Byte integer	UB	A numerical data type of 8 bits.
Unsigned Double Word integer	UD	A numerical data type of 32 bits. It may be used to specify the type of an operand in an instruction.
Unsigned Word integer	UW	A numerical data type of 16 bits. It may be used to specify the type of an operand in an instruction.
Unsynchronized Root Thread		A root thread that is automatically dispatched by TS.
URB Dereference		
URB Entry	UE	URB Entry: A logical entity stored in the URB (such as a vertex), referenced via a URB Handle.
URB Entry Allocation Size		Number of URB entries allocated to a Fixed Function unit.
URB Fence	Fence	Virtual, movable boundaries between the URB regions owned by each FF unit.
URB Handle		A unique identifier for a URB entry that is passed down a pipeline.
URB Reference		
Variable Length Decode	VLD	The first stage of the video decoding pipe that consists mainly of bit-wide operations. GEN4 supports hardware VLD acceleration in the VFE fixed function stage.
Vertex Buffer	VB	Buffer in memory containing vertex attributes.
Vertex Cache	VC	Cache of Vertex URB Entry (VUE) handles tagged with vertex indices.
Vertex Fetcher	VF	The first FF unit in the 3D pipeline responsible for fetching vertex data from memory. Sometimes referred to as the Vertex Formatter.
Vertex Header		Vertex data required for every vertex appearing at the beginning of a Vertex URB Entry.
Vertex ID		Unique ID for each vertex that can optionally be included in vertex attribute data sent down the pipeline and used by kernel/shader threads.
Vertex Index		Offset (in vertex-sized units) of a given vertex in a vertex buffer. Not unique per vertex instance.
Vertex URB Entry	VUE	A URB entry that contains data for a specific vertex.



Term	Abbr.	Definition
Vertical Stride	VertStride	The distance in element-sized units between 2 vertically-adjacent elements of a Gen4 region-based GRF access.
Video Front End	VFE	The first fixed function in the GEN4 generic pipeline; performs fixed-function media operations.
Viewport	VP	
Windower IZ	WIZ	Term for Windower/Masker that encapsulates its early ("intermediate") depth test function.
Windower/Masker	WM	Fixed function triangle/line rasterizer.
Word	W	A numerical data type of 16 bits, W represents a signed word integer.



2. VGA and Extended VGA Registers (00000h–00FFFh)

This section describes the registers and the functional operation notations for the observable registers in the VGA section. This functionality is provided as a means for support of legacy applications and operating systems. It is important to note that these registers will in general have the desired effects only when running VGA display modes.

The main exceptions to this are the palette interface which will allow real mode DOS applications and full screen VGA applications under an OS control running in high resolution (non-VGA) modes to access the palette through the VGA register mechanisms and the use of the ST01 status bits that determine when the VGA enters display enable and sync periods. Other exceptions include the register bits that control the memory accesses through the A000:0000 and B000:0000 memory segments which would get used during operating system emulation of VGA for "DOS box" applications. Some of the functions of the VGA are enabled or defeated through the programming of the VGA control register bits that which are located in the MMIO register space.

Given the legacy nature of this function, it has been adapted to the changing environment that it must operate within. The three most notable changes were the addition of high resolution display mode support, new operating system support, and the use of fixed resolution display devices (such as LCD panels). Additional control bits in the PCI Config space will affect the ability to access the registers and memory aperture associated with VGA.

Mode of Operation	VGA Disable	VGA Display	VGA Registers	Palette (VGA)	VGA Memory	VGA Banking
VGA DOS	No	Yes	Yes	Yes	Yes	No
HiRes DOS	Yes	No	Yes	Yes	No	Yes
Win9x FS DOS	Yes/No	No/Yes	Yes	Yes	Yes	Yes
Windows 9x DOS Emulation	Yes	No	Yes	Yes	Yes	Yes

VGA Display Mode	Dot Clock Select	Dot Clock Range	132 Column Text Support	9-Dot Disable Support	Main Use
Native	VGA Clock Select	25/28 MHz	No	No	Analog CRT (VGA connector)
Centered	Fixed at display Requirements	Product Specific	No	Yes	DVI connector
Upper left corner	Fixed at display Requirements	Product Specific	No	Yes	Internal Panel



Even in the native VGA display operational modes, not all combinations of bit settings result in functional operating modes. VGA display modes have the restriction that they can be used only when all other display planes are disabled except for the Cursor A when used as a popup over VGA (in devices that support that function).

In most cases, these registers can be accessed via either I/O space or memory space. The I/O space resides in the PCI compatibility hole and uses only the addresses that were part of the original VGA I/O space (which includes EGA and MDA emulation). Accesses to the VGA I/O addresses are steered to the proper bus and rely on proper setup of bridge registers. Extended VGA registers such as GR10 and GR11 use additional indexes for the already defined I/O addresses. VGA register accesses are allowed as 8 or 16 bit naturally aligned transactions only. Word transactions must have the lsb of the address set to zero. DWORD I/O operations should not be performed on these registers, **DWORD Writes are IGNORED. Reads always returns xxFFFFFh.**

The memory space addresses listed are offsets from the base memory address programmed into the MMAPA register (PCI configuration offset 14h). For each register, the memory mapped address offset is the same address value as the I/O address. Several registers (GR10 and GR11) should never be accessed through the memory mapped aperture.

2.1 General Control and Status Registers

The setup, enable, and general registers are all directly accessible by the CPU. A sub indexing scheme is not used to read from and write to these registers.

		Re	ead W	rite		
Name	Function	I/O Memo	ry Offset	I/O Memo	ry Offset	
ST00	VGA Input Status Register 0	3C2h	3C2h		—	
ST01	VGA Input Status Register 1	3BAh/3DAh ¹	3BAh/3DAh ¹	_	_	
FCR	VGA Feature Control Register	3CAh	3CAh	3BAh/3DAh ¹	3BAh/3DAh ¹	
MSR	VGA Miscellaneous Output Register	3CCh	3CCh	3C2h	3C2h	

Note:

1. The address selection for ST01 reads and FCR writes is dependent on CGA or MDA emulation mode as selected via the MSR register.



Various bits in these registers provide control over and the real-time status of the horizontal sync signal, the horizontal retrace interval, the vertical sync signal, and the vertical retrace interval. The horizontal retrace interval is the period during the drawing of each scan line containing active video data, when the active video data is not being displayed. This period includes the horizontal front and back porches, and the horizontal sync pulse. The horizontal retrace interval is always longer than the horizontal sync pulse. The vertical retrace interval is the period during which the scan lines not containing active video data are drawn. This includes the vertical front porch, back porch, and the vertical sync pulse. The vertical retrace interval is normally longer than the vertical sync pulse.

Display Enable is a status bit (bit 0) in VGA Input Status Register 1 that indicates when either a horizontal retrace interval or a vertical retrace interval is taking place. In the IBM* EGA graphics system (and the ones that preceded it, including MDA and CGA), it was important to check the status of this bit to ensure that one or the other retrace intervals was taking place before reading from or writing to the frame buffer. In these earlier systems, reading from or writing to frame buffer at times outside the retrace intervals meant that the CRT controller would be denied access to the frame buffer in while accessing pixel data needed to draw pixels on the display. This resulted in either "snow" or a flickering display.

2.1.1 ST00 —Input Status 0

I/O (and Memory Offset) Address: Default: Attributes:		3C2h 00h Read Only				
	7	6	5	4	3	0

7	6		5	4	3		0
CRT Interrupt		Reserved (00)		RGB Cmp / Sen		Reserved (0000)	

Bit De	scriptions
7	CRT Interrupt Pending. This bit is here for EGA compatibility and will always return zero . Note that the generation of interrupts was originally enabled, through bits [4,5] of the Vertical Retrace End Register (CR11). This ability to generate interrupts at the start of the vertical retrace interval is a feature that is typically unused by DOS software and therefore is only supported through other means for use under a operating system support.
	0 = CRT (vertical retrace interval) interrupt is not pending.
	1 = CRT (vertical retrace interval) interrupt is pending
6:5	Reserved. Read as 0s.
4	RGB Comparator / Sense. This bit is here for compatibility and will always return one . Monitor detection must be done be done through the programming of registers in the MMIO space.
	0 = Below threshold
	1 = Above threshold.
3:0	Reserved. Read as 0s.



2.1.2 ST01 —Input Status 1

I/O (and Memory Offset) Address: 3BAh/3DAh Default: 00h Attributes: Read Only

The address selection is dependent on CGA or MDA emulation mode as selected via the MSR register.

7	6	5	4	3	2		1	0
Reserved (0)	Reserved (0)	Video Feedback		Vertical Retrace		Reserved (00)		Display Enable

Bit De	scriptions
7	Reserved (as per VGA specification). Read as 0s.
6	Reserved. Read as 0.
5:4	Video Feedback 1, 0. These are diagnostic video bits that are selected by the Color Plane Enable Register. These bits that are programmably connected to 2 of the 8 color bits sent to the palette. Bits 4 and 5 of the Color Plane Enable Register (AR12) selects which two of the 8 possible color bits become connected to these 2 bits of this register. The current software normally does not use these 2 bits. They exist for EGA compatibility.
3	Vertical Retrace/Video.
	0 = VSYNC inactive (Indicates that a vertical retrace interval is not taking place).
	1 = VSYNC active (Indicates that a vertical retrace interval is taking place).
	Note: VGA pixel generation is not locked to the display output but is loosely coupled. A VSYNC indication may not occur during the actual VSYNC going to the display but during the VSYNC that is generated as part of the VGA pixel generation. The exact relationship will vary with the VGA display operational mode. This status bit will remain active when the VGA is disabled and the device is running in high resolution modes (non-VGA) to allow for applications that (now it is incorrect) use these status registers bits. In this case, the status will come from the pipe that the VGA is assigned to.
	Bits 4 and 5 of the Vertical Retrace End Register (CR11) previously could program this bit to generate an interrupt at the start of the vertical retrace interval. This ability to generate interrupts at the start of the vertical retrace interval is a feature that is largely unused by legacy software. Interrupts are not supported through the VGA register bits.
2:1	Reserved. Read as 0s.



Bit De	scriptions
0	Display Enable Output. Display Enable is a status bit (bit 0) in VGA Input Status Register 1 that indicates when either a horizontal retrace interval or a vertical retrace interval is taking place. This was used with the IBM* EGA graphics system (and the ones that preceded it, including MDA and CGA). In those cases, it was important to check the status of this bit to ensure that one or the other retrace intervals was taking place before reading from or writing to the frame buffer. In these earlier systems, reading from or writing to frame buffer at times outside the retrace intervals meant that the CRT controller would be denied access to the frame buffer. This resulted in either "snow" or a flickering display. This bit provides compatibility with software designed for those early graphics controllers. This bit is currently used in DOS applications that access the palette to prevent the sparkle associated with read and write accesses to the palette ram with the same address on the same clock cycle.
	This status bit will remain active when the VGA display is disabled and the device is running in high resolution modes (non-VGA) to allow for applications that (now considered incorrect) use these status registers bits. In this case, the status will come from the pipe that the VGA is assigned to. When in panel fitting VGA or centered VGA operation, the meaning of these bits will not be consistent with native VGA timings.
	0 = Active display data is being sent to the display. Neither a horizontal retrace interval or a vertical retrace interval is currently taking place.
	1 = Either a horizontal retrace interval (horizontal blanking) or a vertical retrace interval (vertical blanking) is currently taking place.

2.1.3 FCR — Feature Control

I/O (and Memory Offset) Address:	3BAh/3DAh— Write;	3CAh— Read
Default:	00h	
Attributes:	See Address above	

The I/O address used for writes is dependent on CGA or MDA emulation mode as selected via the MSR register. In the original EGA, bits 0 and 1 were used as part of the feature connector interface. Feature connector is not supported in these devices and those bits will always read as zero.

7		4	3	2	0
	Reserved (0000)		VSYNC Control	Reserved (000)	

Bit D	e scriptions				
7:4	Reserved. Read as 0.				
3	VSYNC Control. This bit is provided for compatibility only and has no other function. Reads and writes to this bit have no effect other than to change the value of this bit. The previous definition of this bit selected the output on the VSYNC pin.				
	0 = Was used to set VSYNC output on the VSYNC pin (default).				
	1 = Was used to set the logical 'OR' of VSYNC and Display Enable output on the VSYNC pin. This capability was not typically very useful				
2:0	Reserved. Read as 0.				



2.1.4 MSR — Miscellaneous Output

I/O (and Memory Offset) Address:3C2h — Write;3CCh— ReadDefault:00h00hAttributes:See Address above

7	6	5	4	3		2	1	0
VSYNC Polarity	HSYNC Polarity	Page Select	Reserved (0)		Clock Select		Memory Enable	I/O Address

Bit D	e scriptions
7	CRT VSYNC Polarity. This is a legacy function that is used in native VGA modes. For most cases, sync polarity will be controlled by the port control bits. The VGA settings can be optionally selected for compatibility with the original VGA when used in the VGA native mode. Sync polarity was used in VGA to signal the monitor how many lines of active display are being generated.
	0 = Positive Polarity (default).
	1 = Negative Polarity.
6	CRT HSYNC Polarity. This is a legacy function that is used in native VGA modes. For most cases, sync polarity will be controlled by the port control bits. The VGA settings can be optionally selected for compatibility with the original VGA when used in the VGA native mode.
	0 = Positive Polarity (default).
	1 = Negative Polarity
5	Page Select. In Odd/Even Memory Map Mode 1 (GR6), this bit selects the upper or lower 64 KB page in display memory for CPU access:
	0 = Upper page (default)
	1 = Lower page.
	Selects between two 64KB pages of frame buffer memory during standard VGA odd/even modes (modes 0h through 5h). Bit 1 of register GR06 can also program this bit in other modes. Note that this bit is would normally set to 1 by the software.
4	Reserved. Read as 0.
3:2	Clock Select. These bits can select the dot clock source for the CRT interface. The bits should be used to select the dot clock in standard native VGA modes only. When in the centering or upper left corner modes, these bits should be set to have no effect on the clock rate. The actual frequencies that these bits select, if they have any affect at all, is programmable through the DPLL registers that default to the standard values used for VGA.
	00 = CLK0, 25.175 MHz (for standard VGA modes with 640 pixel (8-dot) horizontal resolution) (default)
	01 = CLK1, 28.322 MHz. (for standard VGA modes with 720 pixel (9-dot) horizontal resolution)
	10 = Was used to select an external clock (now unused)
	11 = Reserved



Bit D	e scriptions				
1	A0000–BFFFFh Memory Access Enable. VGA Compatibility bit enables access to local video memory (frame buffer) at A0000–BFFFFh. When disabled, accesses to VGA memory are blocked in this region. This bit is independent of and does not block CPU access to the video linear frame buffer at other addresses. Note that it is typical for AGP chipsets to shadow this register to allow proper steering of memory accesses to the proper bus.				
	0 = Prevent CPU access to memory/registers/ROM through the A0000-BFFFF VGA memory aperture (default).				
	1 = Allow CPU access to memory/registers/ROM through the A0000-BFFFF VGA memory aperture. This memory must be mapped as UC by the CPU; see VGA Host Access Memory Munging in <i>Display and Overlay Functions</i> .				
0	I/O Address Select. This bit selects 3Bxh or 3Dxh as the I/O address for the CRT Controller registers, the Feature Control Register (FCR), and Input Status Register 1 (ST01). Presently ignored (whole range is claimed), but will "ignore" 3Bx for color configuration or 3Dx for monochrome. Note that it is typical in AGP chipsets to shadow this bit and properly steer I/O cycles to the proper bus for operation where a MDA exists on another bus such as ISA.				
	0 = Select 3Bxh I/O address (MDA emulation) (default).				
	1 = Select 3Dxh I/O address (CGA emulation).				

Note:

1. In standard VGA modes using the analog VGA connector, bits 7 and 6 indicate which of the three standard VGA vertical resolutions the standard VGA display should use. Extended modes, including those with a vertical resolution of 480 scan lines, may use a setting of 0 for both of these bits. Different connector standards and timing standards specify the proper use of sync polarity. This setting was "reserved" in the VGA standard.

Table 2-1.	Analog	CRT	Display	Sync	Polarities
------------	--------	-----	----------------	------	------------

V	н	Display	Horizontal Frequency	Vertical Frequency	
Р	Р	200 Line	15.7 KHz	60 Hz	
N	Р	350 Line	21.8 KHz	60 Hz	
Р	N	400 Line	31.5 KHz	70 Hz	
Ν	N N 480 Line		31.5 KHz	60 Hz	

2.2 Sequencer Registers

The sequencer registers are accessed via either I/O space or Memory space. To access registers the VGA Sequencer Index register (SRX) at I/O address 3C4h (or memory address 3C4h) is written with the index of the desired register. Then the desired register is accessed through the data port for the sequencer registers at I/O address 3C5 (or memory address 3C5).



2.2.1 SRX —Sequencer Index

I/O (and Memory Offset) Address: 30 Default: 00 Attributes: R

3C4h 00h Read/Write

 7
 3
 2

 Reserved (00000)
 Sequencer Index

0

Bit De	scriptions					
7:3	Reserved. Read as 0s.					
2:0	equencer Index. This field contains a 3-bit Sequencer Index value used to access sequencer data re- isters at indices 0 through 7.					
	otes:					
	— SR02 is referred to in the VGA standard as the Map Mask Register. However, the word "map" is used with multiple meanings in the VGA standard and was, therefore, deemed too confusing; hence, the reason for calling it the Plane Mask Register.					
	 SR07 is a standard VGA register that was not documented by IBM. It is not a graphics controller extension. 					



2.2.2 SR00 —Sequencer Reset

I/O (and Memory Offset) Address:	3C5h(Index=00h)
Default:	00h
Attributes:	Read/Write

7	2	1	0
Reserv	red (000000)	Reserved	Reserved

Bit De	scriptions			
7:2	Reserved. Read as 0.			
1	Reserved. Reserved for VGA compatibility (was reset).			
0	Reserved. Reserved for VGA compatibility. (was reset)			

2.2.3 SR01 —Clocking Mode

I/O (and Memory Offset) Address:	3C5h (Index=01h)
Default:	00h
Attributes:	Read/Write

7	6	5	4	3	2	1	0
Reserved (00)		Screen Off	Shift 4	Dot Clock Divide	Shift Load	Reserved (0)	8/9 Dot Clocks

Bit De	scriptions				
7:6	Reserved. Read as 0s.				
5	Screen Off.				
	0 = Normal Operation (default).				
 1 = Disables video output (blanks the screen) and turns off display data fetches. Synchronization puls the display, however, are maintained. Setting this bit to 1 had been used as a way to more rapidly update and improve CPU access performance to the frame buffer during VGA modes. In non-VG modes (VGA Disable=1), this bit has no effect. Before the VGA is disabled through the VGA cont register, this bit should be set to stop the memory accesses from the display. Programming Notes: 					
4	Shift 4.				
	0 = Load video shift registers every 1 or 2 character clocks (depending on bit 2 of this register) (default).				
	1 = Load shift registers every 4th character clock.				



Bit De	scriptions
3	Dot Clock Divide. Setting this bit to 1 stretches doubles all horizontal timing periods that are specified in the VGA horizontal CRTC registers. This bit is used in standard VGA 40-column text modes to stretch timings to create horizontal resolutions of either 320 or 360 pixels (as opposed to 640 or 720 pixels, normally used in standard VGA 80-column text modes). The effect of this is that there will actually be twice the number of pixels sent to the display per line.
	0 = Pixel clock is left unaltered (used for 640 (720) pixel modes); (default).
	1 = Pixel clock divided by 2 (used for 320 (360) pixel modes).
2	Shift Load. Bit 4 of this register must be 0 for this bit to be effective.
	0 = Load video data shift registers every character clock (default).
	1 = Load video data shift registers every other character clock.
1	Reserved. Read as 0.
0	8/9 Dot Clocks. This bit determines whether a character clock is 8 or 9 dot clocks long if clock doubling is disabled and 16 or 18 clocks if it is. This also changes the interpretation of the pixel panning values (see chart). An additional control bit determines if this bit is to be ignored and 8-dot characters are to be used always. The 9-dot disable would be used when doubling the horizontal pixels on a 1280 wide display or non-doubling on a 640 wide display. Panning however will occur according to the expected outcome.
	0 = 9 dot clocks (9 horizontal pixels) per character in text modes with a horizontal resolution of 720 pixels.
	1 = 8 dot clocks (8 horizontal pixels) per character in text or graphics modes with a horizontal resolution of 640 pixels.

2.2.4 SR02 —Plane/Map Mask

I/O (and Memory Offset) Address: 3C5h (Index=02h) Default: 00h Attributes: Read/Write

7		4	3	0
	Reserved		Memory Planes Processor Write Access Enable	э.

Bit De		scriptions				
7:4	Reserv	eserved. Read as 0s.				
3:0		Memory Planes [3:0] Processor Write Access Enable. In both the Odd/Even Mode and the Chain 4 Mode, these bits still control access to the corresponding color plane.				
	0 = Dis	0 = Disable.				
	1 = Ena	= Enable.				
	Note:	This register is referred to in the VGA standard as the Map Mask Register. However, the word "map" is used with multiple meanings in the VGA standard and was, therefore, considered too confusing; hence, the reason for calling it the Plane Mask Register.				



2.2.5 SR03 —Character Font

I/O (and Memory Offset) Address:3CDefault:00Attributes:Re

3C5h (index=03h) 00h Read/Write

7	6	5	4	3	2	1	0
Reserved (00)		Char Map A Select (bit 0)	Char Map B Select (bit 0)		er Map A Select s 2 and 1)	Character Ma (bits 2 a	

Bit De	scriptions						
7:6	Reserved. R	ead as 0s.					
3:2,5	Character Map Select Bits for Character Map B. These three bits are used to select the character map (character generator tables) to be used as the secondary character set (font). Note that the numbering of the maps is not sequential.						
	Bit [3:2, 5]	Map Number	Table Location				
	00,0	0	1st 8KB of plane 2 at offset 0 (default)				
	00,1	4	2nd 8KB of plane 2 at offset 8K				
	01,0	1	3rd 8KB of plane 2 at offset 16K				
	01,1	5	4th 8KB of plane 2 at offset 24K				
	10,0	2	5th 8KB of plane 2 at offset 32K				
	10,1	6	6th 8KB of plane 2 at offset 40K				
	11,0	3	7th 8KB of plane 2 at offset 48K				
	11,1	7	8th 8KB of plane 2 at offset 56K				
1:0,4	Character Map Select Bits for Character Map A. These three bits are used to select the character map (character generator tables) to be used as the primary character set (font). Note that the numbering of the maps is not sequential.						
	Bit [1:0,4]	Map Number	Table Location				
	0,00	0	1st 8KB of plane 2 at offset 0 (default)				
	0,01	4	2nd 8KB of plane 2 at offset 8K				
	0,10	1	3rd 8KB of plane 2 at offset 16K				
	0,11	5	4th 8KB of plane 2 at offset 24K				
	1,00	2	5th 8KB of plane 2 at offset 32K				
	1,01	6	6th 8KB of plane 2 at offset 40K				
	1,10	3	7th 8KB of plane 2 at offset 48K				
	1,11	7	8th 8KB of plane 2 at offset 56K				

NOTES:

- 1. In text modes, bit 3 of the video data's attribute byte normally controls the foreground intensity. This bit may be redefined to control switching between character sets. This latter function is enabled whenever there is a difference in the values of the Character Font Select A and the Character Font Select B bits. If the two values are the same, the character select function is disabled and attribute bit 3 controls the foreground intensity.
- 2. Bit 1 of the Memory Mode Register (SR04) must be set to 1 for the character font select function of this register to be active. Otherwise, only character maps 0 and 4 are available.



2.2.6 SR04 —Memory Mode Register

I/O (and Memory Offset) Address: 3C5h (index=04h) Default: 00h Attributes: Read/Write

7	4	3	2	1	0
	Reserved (0000)	Chain 4	Odd/Even	Extended Memory	Reserved (0)

Bit De	scription
7:4	Reserved. Read as 0.
3	Chain 4 Mode. The selections made by this bit affect both CPU Read and write accesses to the frame buffer.
	0 = The manner in which the frame buffer memory is mapped is determined by the setting of bit 2 of this register (default).
	1 = The frame buffer memory is mapped in such a way that the function of address bits 0 and 1 are altered so that they select planes 0 through 3. This setting is used in mode x13 to allow all four planes to be accessed via sequential addresses.
2	Odd/Even Mode. Bit 3 of this register must be set to 0 for this bit to be effective. The selections made by this bit affect only non-paged CPU accesses to the frame buffer through the VGA aperture.
	0 = The frame buffer memory is mapped in such a way that the function of address bit 0 such that even addresses select planes 0 and 2 and odd addresses select planes 1 and 3 (default).
	1 = Addresses sequentially access data within a bit map, and the choice of which map is accessed is made according to the value of the Plane Mask Register (SR02).
1	Extended Memory Enable. This bit must be set to 1 to enable the selection and use of character maps in plane 2 via the Character Map Select Register (SR03).
	0 = Disable CPU accesses to more than the first 64KB of VGA standard memory (default).
	1 = Enable CPU accesses to the rest of the 256KB total VGA memory beyond the first 64KB.
0	Reserved. Read as 0.



2.2.7 SR07 — Horizontal Character Counter Reset

I/O (and Memory Offset) Address:	3C5h (index=07h)
Default:	00h
Attributes:	Read/Write

For standard VGAs, writing this register (with any data) causes the horizontal character counter to be held in reset (the character counter output will remain 0). It remained in reset until a write occurred to any other sequencer register location with SRX set to an index of 0 through 6. In this implementation that sequence has no such special effect.

The vertical line counter is clocked by a signal derived from the horizontal display enable (which does not occur if the horizontal counter is held in reset). Therefore, if a write occurs to this register during the vertical retrace interval, both the horizontal and vertical counters will be set to 0. A write to any other sequencer register location (with SRX set to an index of 0 through 6) may then be used to start both counters with reasonable synchronization to an external event via software control. Although this was a standard VGA register, it was not documented by IBM.

Bit De	scription	
7:0	Horizontal Character Counter.	

2.3 Graphics Controller Registers

The graphics controller registers are accessed via either I/O space or Memory space. Accesses to the registers of the VGA Graphics Controller are done through the use of address 3CEh (or memory address 3CEh) written with the index of the desired register. Then the desired register is accessed through the data port for the graphics controller registers at I/O address 3CFh (or memory address 3CFh). Indexes 10 and 11 should only be accessed through the I/O space only.



2.3.1 GRX — GRX Graphics Controller Index Register

I/O (and Memory Offset) Address: Default: Attributes:

3CEh 000UUUUUb (U=Undefined) Read/Write

7	4	3	0
Reserved (0000)		Graphics Controller Register Index	

Bit De	scription
7:5	Reserved. Read as 0.
4:0	Graphics Controller Register Index. This field selects any one of the graphics controller registers (GR00-GR18]) to be accessed via the data port at I/O (or memory offset) location 3CFh.

2.3.2 GR00 —Set/Reset Register

I/O (and Memory Offset) Address: Default: Attributes:

3CFh (index=00h) 0Uh (U=Undefined) Read/Write

7	4	3	2	1	0
Rese	rved (0000)	Plane 3	Plane 2	Plane 1	Plane 0

Bit De	scription
7:4	Reserved. Read as 0.
3:0	Set/Reset Plane [3:0]. When the Write Mode bits (bits 0 and 1) of the Graphics Mode Register (GR05) are set to select Write Mode 0, all 8 bits of each byte of each memory plane are set to either 1 or 0 as specified in the corresponding bit in this register, if the corresponding bit in the Enable Set/Reset Register (GR01) is set to 1.
	When the Write Mode bits (bits 0 and 1) of the Graphics Mode Register (GR05) are set to select Write Mode 3, all CPU data written to the frame buffer is rotated, then logically ANDed with the contents of the Bit Mask Register (GR08), and then treated as the addressed data's bit mask, while value of these four bits of this register are treated as the color value.



2.3.3 GR01 —Enable Set/Reset Register

I/O (and Memory Offset) Address:3CFh (Index=01h)Default:0Uh (U=Undefined)Attributes:Read/Write

7 4	1	3	2	1	0
Reserved (0000)		Enable Set/ Reset Plane 3	Enable Set/ Reset Plane 2	Enable Set/ Reset Plane 1	Enable Set/ Reset Plane 0

Bit De	scription
7:4	Reserved. Read as 0.
3:0	Enable Set/Reset Plane [3:0].
	This register works in conjunction with the Set/Reset Register (GR00). The Write Mode bits (bits 0 and 1) must be set for Write Mode 0 for this register to have any effect.
	0 = The corresponding memory plane can be read from or written to by the CPU without any special bitwise operations taking place.
	1 = The corresponding memory plane is set to 0 or 1 as specified in the Set/Reset Register (GR00).



2.3.4 GR02 —Color Compare Register

I/O (and Memory Offset) Address: 3 Default: 0 Attributes: F

3CFh (Index=02h) 0Uh (U=Undefined) Read/Write

7	4	3	2	1	0
Descrued (0000)			Color C	ompare	
Reserved (0000)		Plane 3	Plane 2	Plane 1	Plane 0

Bit De	scription
7:4	Reserved. Read as 0.
3:0	Color Compare Plane [3:0]. When the Read Mode bit (bit 3) of the Graphics Mode Register (GR05) is set to select Read Mode 1, all 8 bits of each byte of each of the 4 memory planes of the frame buffer corresponding to the address from which a CPU read access is being performed are compared to the corresponding bits in this register (if the corresponding bit in the Color Don't Care Register (GR07) is set to 1).
	The value that the CPU receives from the read access is an 8-bit value that shows the result of this comparison, wherein value of 1 in a given bit position indicates that all of the corresponding bits in the bytes across all of the memory planes that were included in the comparison had the same value as their memory plane's respective bits in this register.



2.3.5 GR03 — Data Rotate Register

I/O (and Memory Offset) Address: Default: Attributes:

3CFh (Index=03h) 0Uh (U=Undefined) Read/Write

7	5	4	3	2 0)
Reserved		Function Select		Rotate Count	

Bit De	scription
7:5	Reserved. Read as 0.
4:3	Function Select. These bits specify the logical function (if any) to be performed on data that is meant to be written to the frame buffer (using the contents of the memory read latch) just before it is actually stored in the frame buffer at the intended address location.
	00 = Data being written to the frame buffer remains unchanged, and is simply stored in the frame buffer.
	01 = Data being written to the frame buffer is logically ANDed with the data in the memory read latch before it is actually stored in the frame buffer.
	10 = Data being written to the frame buffer is logically ORed with the data in the memory read latch before it is actually stored in the frame buffer.
	11 = Data being written to the frame buffer is logically XORed with the data in the memory read latch before it is actually stored in the frame buffer.
2:0	Rotate Count. These bits specify the number of bits to the right to rotate any data that is meant to be written to the frame buffer just before it is actually stored in the frame buffer at the intended address location.



2.3.6 GR04 —Read Plane Select Register

I/O (and Memory Offset) Address: 3 Default: 0 Attributes: R

7

3CFh (Index=04h) 0Uh (U=Undefined) Read/Write

Reserved (000000)

2 1

Read Plane Select

0

Bit De	scription
7:2	Reserved. Read as 0.
1:0	Read Plane Select. These two bits select the memory plane from which the CPU reads data in Read Mode 0. In Odd/Even Mode, bit 0 of this register is ignored. In Chain 4 Mode, both bits 1 and 0 of this register are ignored. The four memory planes are selected as follows:
	00 = Plane 0 01 = Plane 1 10 = Plane 2 11 = Plane 3
	These two bits also select which of the four memory read latches may be read via the Memory read Latch Data Register (CR22). The choice of memory read latch corresponds to the choice of plane specified in the table above. The Memory Read Latch Data register and this additional function served by 2 bits are features of the VGA standard that were never documented by IBM.



2.3.7 GR05 —Graphics Mode Register

I/O (and Memory Offset) Address: Default: Attributes:

3CFh (Index=05h) 0UUU U0UUb (U=Undefined) Read/Write

	7	6	5	4	3	2	1		0
F	Reserved (0)	Shift Register Cont	rol	Odd/Even	Read Mode	Reserved		Write Mode	

Bit De	scription
7	Reserved. Read as 0.



Bit De 6:5	scription											
6:5	Shift Register Control. In standard VGA modes, pixel data is transferred from the 4 graphics memory planes to the palette via a set of 4 serial output bits. These 2 bits of this register control the format in which data in the 4 memory planes is serialized for these transfers to the palette.											
	Bits [6:5]=00											
	the 4	serial output	bits, with 1	parallel bytes i of each of the transfer for 1	serial output	bits correspo	nding to a m	emory plane	. This			
	Serial											
	Out	1st Xfer	2nd Xfer	3rd Xfer	4th Xfer	5th Xfer	6th Xfer	7th Xfer	8th Xfer			
	Bit 3	plane 3 bit 7	plane 3 bit 6	plane 3 bit 5	plane 3 bit 4	plane 3 bit 3	plane 3 bit 2	plane 3 bit 1	plane 3 bit (
	Bit 2	plane 2 bit 7	plane 2 bit 6	plane 2 bit 5	plane 2 bit 4	plane 2 bit 3	plane 2 bit 2	plane 2 bit 1	plane 2 bit (
	Bit 1	plane 1 bit 7	plane 1 bit 6	plane 1 bit 5	plane 1 bit 4	plane 1 bit 3	plane 1 bit 2	plane 1 bit 1	plane 1 bit (
	Bit 0	plane 0 bit 7	plane 0 bit 6	plane 0 bit 5	plane 0 bit 4	plane 0 bit 3	plane 0 bit 2	plane 0 bit 1	plane 0 bit (
	Bits [6:5]=01										
	bits 0 are tra memo	and 1, respe ansferred via ory plane 1 a	ectively, while serial outpure re transferre	umbered bits e the even-nur it bits 2 and 3. d via serial ou	mbered and c Next, the ev tput bits 0 an	odd-numbered ven-numbered d 1, respectiv	d bits of a by d and odd-nu /ely, while the	te in memor	y plane 2 of a byte i			
	bit val	ues (one 2-b		plane 3 are tra each of 2 pixel			s 1 and 3. T g possible a					
	bit val per pi	ues (one 2-b xel.										
	bit val per pi Serial	ues (one 2-b xel.	bit value for e	each of 2 pixel	s) on each tra	ansfer, makin	g possible a	choice of 1 o	of 4 colors			
	bit val per pi	ues (one 2-b xel. 1st Xfer	2nd Xfer	ach of 2 pixel	s) on each tra 4th Xfer	ansfer, makin 5th Xfer	g possible a 6th Xfer	Choice of 1 of 7th Xfer	of 4 colors 8th Xfer			
	bit val per pi Serial Out Bit 3	ues (one 2-b xel. 1st Xfer plane 2 bit 7	2nd Xfer plane 2 bit 5	3rd Xfer plane 2 bit 3	s) on each tra 4th Xfer plane 2 bit 1	5th Xfer plane 3 bit 7	g possible a 6th Xfer plane 3 bit 5	Choice of 1 of 7th Xfer plane 3 bit 3	of 4 colors 8th Xfer plane 3 bit			
	bit val per piz Serial Out Bit 3 Bit 2	ues (one 2-b xel. 1st Xfer plane 2 bit 7 plane 2 bit 6	2nd Xfer plane 2 bit 5 plane 2 bit 4	3rd Xfer plane 2 bit 3 plane 2 bit 2	s) on each tra 4th Xfer plane 2 bit 1 plane 2 bit 0	5th Xfer plane 3 bit 7 plane 3 bit 6	g possible a 6th Xfer plane 3 bit 5 plane 3 bit 4	Choice of 1 of 7th Xfer plane 3 bit 3 plane 3 bit 2	of 4 colors 8th Xfer plane 3 bit 0			
	bit val per pi Serial Out Bit 3	ues (one 2-b xel. 1st Xfer plane 2 bit 7	2nd Xfer plane 2 bit 5	3rd Xfer plane 2 bit 3	s) on each tra 4th Xfer plane 2 bit 1	5th Xfer plane 3 bit 7	g possible a 6th Xfer plane 3 bit 5	Choice of 1 of 7th Xfer plane 3 bit 3	of 4 colors 8th Xfer plane 3 bit plane 3 bit plane 1 bit			
	bit val per pi: Serial Out Bit 3 Bit 2 Bit 1 Bit 0 This a	ues (one 2-b xel. 1st Xfer plane 2 bit 7 plane 2 bit 6 plane 0 bit 7 plane 0 bit 6 ilternating pa	2nd Xfer plane 2 bit 5 plane 2 bit 4 plane 0 bit 5 plane 0 bit 4 attern is mea	3rd Xfer plane 2 bit 3 plane 2 bit 2 plane 0 bit 3	s) on each tra 4th Xfer plane 2 bit 1 plane 2 bit 0 plane 0 bit 1 plane 0 bit 0 odate the use	5th Xfer plane 3 bit 7 plane 3 bit 6 plane 1 bit 7 plane 1 bit 6 e of the Odd/E	g possible a 6th Xfer plane 3 bit 5 plane 3 bit 4 plane 1 bit 5 plane 1 bit 5	7th Xfer plane 3 bit 3 plane 3 bit 2 plane 1 bit 3 plane 1 bit 2	8th Xfer plane 3 bit plane 3 bit plane 1 bit plane 1 bit			
	bit val per pi: Serial Out Bit 3 Bit 2 Bit 1 Bit 0 This a memo	ues (one 2-b xel. 1st Xfer plane 2 bit 7 plane 2 bit 6 plane 0 bit 7 plane 0 bit 6 ilternating pa	2nd Xfer plane 2 bit 5 plane 2 bit 4 plane 0 bit 5 plane 0 bit 4 attern is mea	3rd Xfer plane 2 bit 3 plane 2 bit 2 plane 0 bit 3 plane 0 bit 2 unt to accommo	s) on each tra 4th Xfer plane 2 bit 1 plane 2 bit 0 plane 0 bit 1 plane 0 bit 0 odate the use	5th Xfer plane 3 bit 7 plane 3 bit 6 plane 1 bit 7 plane 1 bit 6 e of the Odd/E	g possible a 6th Xfer plane 3 bit 5 plane 3 bit 4 plane 1 bit 5 plane 1 bit 5	7th Xfer plane 3 bit 3 plane 3 bit 2 plane 1 bit 3 plane 1 bit 2	8th Xfer plane 3 bit 0 plane 3 bit 0 plane 1 bit 0			
	bit val per pi: Serial Out Bit 3 Bit 2 Bit 1 Bit 0 This a memory Bits [1 Four b in a pa byte in the sa Each	ues (one 2-b xel. 1st Xfer plane 2 bit 7 plane 2 bit 7 plane 0 bit 7 plane 0 bit 7 plane 0 bit 6 ilternating pa bits of data a attern that iten memory pla ime byte. Ne transfer prov	2nd Xfer plane 2 bit 5 plane 2 bit 5 plane 2 bit 4 plane 0 bit 5 plane 0 bit 4 attern is mea thich is used t a time from erates per by ane 0 are tra ext, the same rides either t	3rd Xfer plane 2 bit 3 plane 2 bit 2 plane 0 bit 3 plane 0 bit 2 unt to accommo	s) on each tra 4th Xfer plane 2 bit 1 plane 2 bit 0 plane 0 bit 0 plane 0 bit 0 odate the use /GA modes 2 s in each of th emory planes he 4 serial ou cur from the p wer half of an	5th Xfer plane 3 bit 7 plane 3 bit 7 plane 3 bit 6 plane 1 bit 6 plane 1 bit 6 e of the Odd/E th and 3h. e 4 memory 0 through 3. tput bits, follo parallel byte in a 8 bit value for	g possible a 6th Xfer plane 3 bit 5 plane 3 bit 4 plane 1 bit 5 plane 1 bit 4 Even mode o planes are tr First the 4 m bwed by the 4 n memory pla or the color fo	Th Xfer plane 3 bit 3 plane 3 bit 2 plane 1 bit 3 plane 1 bit 2 f organizing ansferred to nost significa t least signifi anes 1, 2 and or each pixe	8th Xfer plane 3 bit 0 plane 3 bit 0 plane 1 bit 0 plane 1 bit 0 the 4 the palette ant bits of a icant bits of d lastly, 3.			
	bit val per pi: Serial Out Bit 3 Bit 2 Bit 1 Bit 0 This a memory Bits [1 Four b in a pa byte in the sa Each	ues (one 2-b xel. 1st Xfer plane 2 bit 7 plane 2 bit 7 plane 0 bit 7 plane 0 bit 7 plane 0 bit 6 ilternating pa ory planes, w 6:5]=1x bits of data a attern that ite n memory pla me byte. Ne transfer provole a choice of	2nd Xfer plane 2 bit 5 plane 2 bit 5 plane 2 bit 4 plane 0 bit 5 plane 0 bit 4 attern is mea thich is used t a time from erates per by ane 0 are tra ext, the same rides either t	3rd Xfer plane 2 bit 3 plane 2 bit 3 plane 2 bit 2 plane 0 bit 2 plane 0 bit 2 unt to accomme by standard V n parallel bytes re through me ansferred via th e transfers occ he upper or loo	s) on each tra 4th Xfer plane 2 bit 1 plane 2 bit 0 plane 0 bit 0 plane 0 bit 0 odate the use /GA modes 2 s in each of th emory planes he 4 serial ou cur from the p wer half of an	5th Xfer plane 3 bit 7 plane 3 bit 7 plane 3 bit 6 plane 1 bit 6 plane 1 bit 6 e of the Odd/E th and 3h. e 4 memory 0 through 3. tput bits, follo parallel byte in a 8 bit value for	g possible a 6th Xfer plane 3 bit 5 plane 3 bit 4 plane 1 bit 5 plane 1 bit 4 Even mode o planes are tr First the 4 m bwed by the 4 n memory pla or the color fo	Th Xfer plane 3 bit 3 plane 3 bit 2 plane 1 bit 3 plane 1 bit 2 f organizing ansferred to nost significa t least signifi anes 1, 2 and or each pixe	8th Xfer plane 3 bit plane 3 bit plane 1 bit plane 1 bit the 4 the palette ant bits of a icant bits of d lastly, 3.			
	bit val per pi: Serial Out Bit 3 Bit 2 Bit 2 Bit 1 Bit 0 This a memor Bits [Four b in a pa byte in the sa Each possib	ues (one 2-b xel. 1st Xfer plane 2 bit 7 plane 2 bit 7 plane 0 bit 7 plane 0 bit 7 plane 0 bit 6 ilternating pa ory planes, w 6:5]=1x bits of data a attern that ite n memory pla me byte. Ne transfer provole a choice of	2nd Xfer plane 2 bit 5 plane 2 bit 5 plane 2 bit 4 plane 0 bit 5 plane 0 bit 4 attern is mea thich is used t a time from erates per by ane 0 are tra ext, the same rides either t	3rd Xfer plane 2 bit 3 plane 2 bit 3 plane 2 bit 2 plane 0 bit 2 plane 0 bit 2 unt to accomme by standard V n parallel bytes re through me ansferred via th e transfers occ he upper or loo	s) on each tra 4th Xfer plane 2 bit 1 plane 2 bit 0 plane 0 bit 0 plane 0 bit 0 odate the use /GA modes 2 s in each of th emory planes he 4 serial ou cur from the p wer half of an	5th Xfer plane 3 bit 7 plane 3 bit 7 plane 3 bit 6 plane 1 bit 6 plane 1 bit 6 e of the Odd/E th and 3h. e 4 memory 0 through 3. tput bits, follo parallel byte in a 8 bit value for	g possible a 6th Xfer plane 3 bit 5 plane 3 bit 4 plane 1 bit 5 plane 1 bit 4 Even mode o planes are tr First the 4 m bwed by the 4 n memory pla or the color fo	Th Xfer plane 3 bit 3 plane 3 bit 2 plane 1 bit 3 plane 1 bit 2 f organizing ansferred to nost significa t least signifi anes 1, 2 and or each pixe	8th Xfer plane 3 bit plane 3 bit plane 1 bit plane 1 bit the 4 the palette ant bits of a icant bits of d lastly, 3.			
	bit val per pi: Serial Out Bit 3 Bit 2 Bit 1 Bit 0 This a memory Bits [Four b in a pi byte in the sa Each possib Serial	ues (one 2-b xel. 1st Xfer plane 2 bit 7 plane 2 bit 7 plane 0 bit 7 plane 0 bit 6 ilternating pa ory planes, w 6:5]=1x bits of data a attern that iten memory pla me byte. Ne transfer provole a choice of	2nd Xfer plane 2 bit 5 plane 2 bit 5 plane 2 bit 4 plane 0 bit 5 plane 0 bit 4 attern is mea hich is used t a time from erates per by ane 0 are tra ext, the sam- rides either t of 1 of 256 c	3rd Xfer plane 2 bit 3 plane 2 bit 3 plane 2 bit 2 plane 0 bit 2 plane 0 bit 2 int to accommo by standard V parallel bytes te through me ansferred via the e transfers occ he upper or lo- colors per pixel	s) on each tra 4th Xfer plane 2 bit 1 plane 2 bit 0 plane 0 bit 0 odate the use /GA modes 2 s in each of th mory planes he 4 serial ou cur from the p wer half of ar . This is the	5th Xfer plane 3 bit 7 plane 3 bit 7 plane 3 bit 6 plane 1 bit 7 plane 1 bit 6 e of the Odd/E h and 3h. to through 3. tput bits, follo parallel byte in a 8 bit value fi setting used	g possible a 6th Xfer plane 3 bit 5 plane 3 bit 4 plane 1 bit 4 Even mode o planes are tr First the 4 m owed by the 4 n memory pla or the color fi in mode x13.	choice of 1 of 7th Xfer plane 3 bit 3 plane 3 bit 2 plane 1 bit 2 f organizing ansferred to nost significa t least significants 1, 2 and or each pixel	8th Xfer plane 3 bit of plane 3 bit of plane 1 bit of plane 1 bit of the 4 the palette ant bits of a icant bits of d lastly, 3. I, making			
	bit val per pi: Serial Out Bit 3 Bit 2 Bit 1 Bit 0 This a memory Bits [Four k in a pa byte in the sa Each possik Serial Out	ues (one 2-b xel. 1st Xfer plane 2 bit 7 plane 2 bit 7 plane 2 bit 6 plane 0 bit 7 plane 0 bit 6 ilternating pa bits of data a attern that iten memory planes, we bits of data a attern that iten memory planes, we change of the second transfer provousle a choice of 1st Xfer	2nd Xfer plane 2 bit 5 plane 2 bit 5 plane 2 bit 4 plane 0 bit 5 plane 0 bit 4 attern is mea thich is used t a time from erates per by ane 0 are tra ext, the same rides either t of 1 of 256 c	3rd Xfer plane 2 bit 3 plane 2 bit 3 plane 2 bit 2 plane 0 bit 2 plane 0 bit 2 ant to accommo by standard V n parallel bytes te through me ansferred via th e transfers occ he upper or lov colors per pixel	s) on each tra 4th Xfer plane 2 bit 1 plane 2 bit 0 plane 0 bit 0 plane 0 bit 0 odate the use /GA modes 2 s in each of the mory planes be 4 serial ou cur from the p wer half of ar . This is the 4th Xfer	5th Xfer plane 3 bit 7 plane 3 bit 7 plane 3 bit 6 plane 1 bit 6 plane 1 bit 6 e of the Odd/E th and 3h. e 4 memory 0 through 3. tput bits, follo parallel byte in 8 bit value fo setting used	g possible a 6th Xfer plane 3 bit 5 plane 3 bit 4 plane 1 bit 5 plane 1 bit 4 Even mode o planes are tr First the 4 m bwed by the 4 n memory pla or the color fo in mode x13.	7th Xfer plane 3 bit 3 plane 3 bit 2 plane 1 bit 2 plane 1 bit 2 f organizing ansferred to nost significa t least significanes 1, 2 and or each pixel	of 4 colors 8th Xfer plane 3 bit 1 plane 3 bit 0 plane 1 bit 0 the 4 the palette icant bits of a icant bits o d lastly, 3. I, making			
	bit val per pi: Serial Out Bit 3 Bit 2 Bit 1 Bit 0 This a memory Bits [Four b in a pi byte in the sa Each possib Serial Out Bit 3	ues (one 2-b xel. 1st Xfer plane 2 bit 7 plane 2 bit 7 plane 2 bit 6 plane 0 bit 7 plane 0 bit 6 ilternating pa ory planes, w 6:5]=1x bits of data a attern that iten memory pla me byte. Ne transfer provo ble a choice of 1st Xfer plane 0 bit 7	2nd Xfer plane 2 bit 5 plane 2 bit 5 plane 2 bit 4 plane 0 bit 5 plane 0 bit 4 attern is mea hich is used t a time from erates per by ane 0 are tra ext, the sam- rides either t of 1 of 256 c 2nd Xfer plane 0 bit 3	3rd Xfer plane 2 bit 3 plane 2 bit 3 plane 2 bit 2 plane 0 bit 2 plane 0 bit 2 int to accommon by standard V n parallel bytes te through me ansferred via the e transfers occ he upper or low colors per pixel 3rd Xfer plane 1 bit 7	s) on each tra 4th Xfer plane 2 bit 1 plane 2 bit 0 plane 0 bit 1 plane 0 bit 0 odate the use /GA modes 2 is in each of the emory planes the 4 serial ou cur from the p wer half of ar 1. This is the 4th Xfer plane 1 bit 3	5th Xfer plane 3 bit 7 plane 3 bit 7 plane 3 bit 6 plane 1 bit 7 plane 1 bit 6 of the Odd/E h and 3h. e 4 memory 0 through 3. tput bits, follo parallel byte in 8 bit value fr setting used 5th Xfer plane 2 bit 7	g possible a 6th Xfer plane 3 bit 5 plane 3 bit 4 plane 1 bit 5 plane 1 bit 4 Even mode o planes are tr First the 4 m owed by the 4 n memory pla or the color fr in mode x13. 6th Xfer plane 2 bit 3	choice of 1 of 7th Xfer plane 3 bit 3 plane 3 bit 2 plane 1 bit 2 f organizing ansferred to nost significa t least significa t least significa t least significa t least significa t least signification t least significati	of 4 colors 8th Xfer plane 3 bit 0 plane 3 bit 0 plane 1 bit 0 plane 1 bit 0 the 4 the palette nt bits of a cicant bits of d lastly, 3. I, making 8th Xfer plane 3 bit 0			

This pattern is meant to accommodate mode 13h, a standard VGA 256-color graphics mode.



Bit De	scription
4	Odd/Even Mode.
	0 = Addresses sequentially access data within a bit map, and the choice of which map is accessed is made according to the value of the Plane Mask Register (SR02).
	1 = The frame buffer is mapped in such a way that the function of address bit 0 is such that even addresses select memory planes 0 and 2 and odd addresses select memory planes 1 and 3.
	Note: This works in a way that is the inverse of (and is normally set to be the opposite of) bit 2 of the Memory Mode Register (SR02).
3	Read Mode.
	0 = During a CPU read from the frame buffer, the value returned to the CPU is data from the memory plane selected by bits 1 and 0 of the Read Plane Select Register (GR04).
	1 = During a CPU read from the frame buffer, all 8 bits of the byte in each of the 4 memory planes corresponding to the address from which a CPU read access is being performed are compared to the corresponding bits in this register (if the corresponding bit in the Color Don't Care Register (GR07) is set to 1). The value that the CPU receives from the read access is an 8-bit value that shows the result of this comparison. A value of 1 in a given bit position indicates that all of the corresponding bits in the bytes across all 4 of the memory planes that were included in the comparison had the same value as their memory plane's respective bits in this register.
2	Reserved. Read as 0.
1:0	Write Mode.
	00 = Write Mode 0 — During a CPU write to the frame buffer, the addressed byte in each of the 4 memory planes is written with the CPU write data after it has been rotated by the number of counts specified in the Data Rotate Register (GR03). If, however, the bit(s) in the Enable Set/Reset Register (GR01) corresponding to one or more of the memory planes is set to 1, then those memory planes will be written to with the data stored in the corresponding bits in the Set/Reset Register (GR00).
	01 = Write Mode 1 — During a CPU write to the frame buffer, the addressed byte in each of the 4 memory planes is written to with the data stored in the memory read latches. (The memory read latches stores an unaltered copy of the data last read from any location in the frame buffer.)
	10 = Write Mode 2 — During a CPU write to the frame buffer, the least significant 4 data bits of the CPU write data is treated as the color value for the pixels in the addressed byte in all 4 memory planes. The 8 bits of the Bit Mask Register (GR08) are used to selectively enable or disable the ability to write to the corresponding bit in each of the 4 memory planes that correspond to a given pixel. A setting of 0 in a bit in the Bit Mask Register at a given bit position causes the bits in the corresponding bit positions in the addressed byte in all 4 memory planes to be written with value of their counterparts in the memory read latches. A setting of 1 in a Bit Mask Register at a given bit position causes the bits in the corresponding bit positions in the corresponding bit positions in the addressed byte in all 4 memory planes to be written with the 4 bits taken from the CPU write data to thereby cause the pixel corresponding to these bits to be set to the color value.
	11 = Write Mode 3 — During a CPU write to the frame buffer, the CPU write data is logically ANDed with the contents of the Bit Mask Register (GR08). The result of this ANDing is treated as the bit mask used in writing the contents of the Set/Reset Register (GR00) are written to addressed byte in all 4 memory planes.



2.3.8 GR06 — Miscellaneous Register

I/O (and Memory Offset) Address: Default: Attributes:

3CFh (Index=06h) 0Uh (U=Undefined) Read/Write

7		4	3	2	1	0
	Reserved (0000)		Memory Map	Mode	Chain Odd/Even	Graphics / Text Mode

Bit De	scription					
7:4	Reserved. Read as 0s.					
3:2	Memory Map Mode. These 2 bits control the mapping of the VGA address range for frame buffer into the CPU address space as follows:					
	Bit [3:2] Frame Buffer Address Range					
	00 A0000h – BFFFh 01 A0000h – AFFFh					
	10 B0000h – B7FFFh 11 B8000h – BFFFFh					
	Note					
	— This function is used in both in standard VGA modes, extended VGA modes (132 column text), and in non-VGA modes (hi-res). (132 column text modes are no longer supported).					
	 VGA aperture memory accesses are also controlled by the PCI configuration Memory Enable bit and the RAM enable bit in the Miscellaneous Output Register (3c2/3cc). 					
	— For accesses using GR10 and GR11 to paged VGA RAM or to device MMIO registers, set these bits to 01to select the (A0000-AFFFF) range.					
	 The CPU must map this memory as uncacheable (UC); see VGA Host Access Memory Munging in Display and Overlay Functions. 					
1	Chain Odd/Even. This bit provides the ability to alter the interpretation of address bit A0, so that it may be used in selecting between the odd-numbered memory planes (planes 1 and 3) and the even- numbered memory planes (planes 0 and 2).					
	0 = A0 functions normally.					
	 A0 is switched with a high order address bit, in terms of how it is used in address decoding. The result is that A0 is used to determine which memory plane is being accessed (A0=0 for planes 0 and 2 and A0=1 for planes 1 and 3). 					
0	Graphics/Text Mode. This is one of two bits that are used to determine if the VGA is operating in text or graphics modes. The other bit is in AR10[0], these two bits need to be programmed in a consistent manner to achieve the proper results.					
	0 = Text mode.					
	1 = Graphics mode.					



2.3.9 GR07 —Color Don't Care Register

I/O (and Memory Offset) Address: Default: Attributes:

3CFh (Index=07h) 0Uh (U=Undefined) Read/Write

7 4	3	2	1	0
Reserved (0000)	Ignore Color Plane 3	Ignore Color Plane 2	Ignore Color Plane 1	Ignore Color Plane 0

Bit De	scription
7:4	Reserved. Read as 0.
3:0	Ignore Color Plane [3:0]. Note that these bits have effect only when bit 3 of the Graphics Mode Register (GR05) is set to 1 to select read mode 1.
	0 = The corresponding bit in the Color Compare Register (GR02) will not be included in color comparisons.
	1 = The corresponding bit in the Color Compare Register (GR02) is used in color comparisons.

2.3.10 GR08 —Bit Mask Register

I/O (and Memory Offset) Address:	3CFh (Index=08h)
Default:	Undefined
Attributes:	Read/Write

Bit De	scription
7:0	Bit Mask.
	0 = The corresponding bit in each of the 4 memory planes is written to with the corresponding bit in the memory read latches.
	1 = Manipulation of the corresponding bit in each of the 4 memory planes via other mechanisms is enabled.
	Notes:
	 This bit mask applies to any writes to the addressed byte of any or all of the 4 memory planes, simultaneously.
	— This bit mask is applicable to any data written into the frame buffer by the CPU, including data that is also subject to rotation, logical functions (AND, OR, XOR), and Set/Reset. To perform a proper read-modify-write cycle into frame buffer, each byte must first be read from the frame buffer by the CPU (and this will cause it to be stored in the memory read latches), this Bit Mask Register must be set, and the new data then written into the frame buffer by the CPU.



2.3.11 GR10 — Address Mapping

I/O (avoid MMIO access) Address: 3CFh (Index=10h) Default: 00h Attributes: R/W

This register should only be accessed using I/O operations and never be accessed through the A/B segment addressing map, I/O space register map, or direct MMIO operations.

7		4	3	2	1	0
Р	age Select Extension		I/O Map Enable		Paging Target	Page Mapping

Bit De	scription
7:4	Page Select Extension These bits form the upper bits of a 12-bit page selection value. They when combined with the GR11 <7:0> bits they define the offset into stolen memory to the 64KB page that is accessible via the VGA Memory paging mechanism. This register provides the upper Address[27:24] bits for the access allowing for a maximum of 256MB address range. The actual range that can be used is limited to the size of the stolen graphics memory region.
	Addresses specified through these bits and the bits in GR11 should be legal addresses that have been limited to the size of stolen memory, accesses outside this range produce unspecified results.
3	Reserved
2:1	Paging Map Target. When paging is enabled, these bits determine the target for data cycle accesses through the VGA memory aperture. VGA Graphics pre-allocated memory is used for cases where there is no local memory and in devices that do not support local memory. Local memory is used when it exists. Memory mapped register access is only available through this mechanism in a few devices.
	00 = VGA Graphics Memory (Local/pre-allocated starting at a base of local address zero)
	01 = Reserved (Was Memory Mapped Registers for previous devices)
	10 = Reserved (Was Video BIOS ROM Memory only for discrete graphics devices)
	11 = Reserved



Bit De	scription
0	Page Mapping Enable. This mode allows the mapping of the VGA memory address space to either VGA memory (pre-allocated or local). In previous devices it was used to map MMIO registers, or Video BIOS ROM. This allowed video BIOS access to the entire memory mapped register space, allow real mode DOS applications for BIOS flash operations, and extended video mode support for DOS applications in cases where the frame buffer is greater than the 64K bytes.
	Some Notes on Paging.
	Once this is enabled, no VGA memory address swizzel will be performed, addresses are directly mapped to memory. The same thing was true for ROM or register accesses for devices that support that operation.
	A single paging register is used to map the 64KB [A0000:AFFFF] window. An internal address is generated using GR11[7:0] as the address lines [23:16] extension to the lower address lines of the access A[15:2]. When mapping is enabled, the B0000:BFFFF area is always disabled using GR06<3:2>=01. The use of addresses in the A0000-BFFFF range require that both the graphics device PCI configuration memory enable and MSR<1> be enabled.
	Graphics Mode Select (GMS).
	This field is used to select the amount of Main Memory that is "pre-allocated" to support the Internal Graphics device in VGA (non-linear) mode only. These 2 bits are valid only when Internal graphics is enabled.
	(Paging must not step out of pre-allocated memory within main memory)
	In discrete graphics devices, ROM pins are sometimes shared with other functions such as capture. Care must be taken to insure that ROM accesses do not conflict with other ongoing operations.
	In cases where SMM code is executing out of the A/B segment with both code and data cycles target the SMM memory, the programming of the target to memory mapped registers does not override SMM target selection.
	0 = Disable (default) 1 = Enable



2.3.12 GR11 — Page Selector

I/O Address (avoid MMIO access): 3CFh (Index=11h) Default: 00h Attributes: R/W

Bit De	scription
7:0	Page Select. When concatenated with the GR10<7:4> bits, selects a 64KB window within target area when Page Mapping is enabled (GR10[0]=1). This requires that the graphics device PCI configuration space memory enable, the GR06<3:2> bits to be 01 (select A0000-AFFFF only), and the MSR<1:1> bit to be set.
	This register provides the Address[23:16] bits for the access allowing for a 256MB address range. VGA paging of frame buffer memory is for non-VGA packed modes only and should not be enabled when using basic VGA modes. This register should only be accessed using I/O operations and never be accessed through the A000 segment addressing map or direct MMIO operations. Addresses generated via this method should be restricted to within the size of the pre-allocated (stolen) memory that is currently available.

2.3.13 GR18 —Software Flags

I/O (and Memory Offset) Address:	3CFh (Index=18h)
Default:	00
Attribute:	R/W

	Bit De	scription
7:	0	Software Flags. Used as scratch pad space in video BIOS. These bits are separate from the bits which appear in the memory mapped IO space. They are used specifically by the SMI BIOS which does not have access to memory mapped IO at the time they are required. These register bits have no effect on H/W operation.



2.4 Attribute Controller Registers

Unlike the other sets of indexed registers, the attribute controller registers are not accessed through a scheme employing entirely separate index and data ports. I/O address 3C0h (or memory address 3C0h) is used both as the read and write for the index register, and as the write address for the data port. I/O address 3C1h (or memory address 3C1h) is the read address for the data port.

To write to the attribute controller registers, the index of the desired register must be written to I/O address 3C0h (or memory address 3C0h), and then the data is written to the very same I/O (memory) address. A flipflop alternates with each write to I/O address 3C0h (or memory address 3C0h) to change its function from writing the index to writing the actual data, and back again. This flip-flop may be deliberately set so that I/O address 3C0h (or memory address 3C0h) is set to write to the index (which provides a way to set it to a known state) by performing a read operation from Input Status Register 1 (ST01) at I/O address 3BAh (or memory address 3DAh), depending on whether the graphics system has been set to emulate an MDA or a CGA as per MSR[0].

To read from the attribute controller registers, the index of the desired register must be written to I/O address 3C0h (or memory address 3C0h), and then the data is read from I/O address 3C1h (or memory address 3C1h). A read operation from I/O address 3C1h (or memory address 3C1h) does not reset the flip-flop to writing to the index. Only a write to 3C0h (or memory address 3C0h) or a read from 3BAh or 3DAh (or memory address 3BAh or 3DAh), as described above, will toggle the flip-flop back to writing to the index.

2.4.1 ARX —Attribute Controller Index Register

I/O (and Memory Offset) Address:3C0hDefault:00UU UUUUb (U=Undefined)Attributes:Read/Write

7	6 5	4	0
Reserved (00)	Video Enable	Attribute Controller Register Index	

Bit De	scription
7:6	Reserved. Read as 0s.
5	Video Enable. Note that In the VGA standard, this is called the "Palette Address Source" bit. Clearing this bit will cause the VGA display data to become all 00 index values. For the default palette, this will cause a black screen. The video timing signals continue. Another control bit will turn video off and stop the data fetches.
	0 = Disable. Attribute controller color registers (AR[00:0F]) can be accessed by the CPU.
	1 = Enable. Attribute controller color registers (AR[00:0F]) are inaccessible by the CPU.



Bit De	scription
4:0	Attribute Controller Register Index. These five bits are used to select any one of the attribute controller registers (AR[00:14]), to be accessed.
	Note: AR12 is referred to in the VGA standard as the Color Plane Enable Register. The words "plane," "color plane," "display memory plane," and "memory map" have been all been used in IBM* literature on the VGA standard to describe the four separate regions in the frame buffer where the pixel color or attribute information is split up and stored in standard VGA planar modes. This use of multiple terms for the same subject was deemed to be confusing, therefore, AR12 is called the Memory Plane Enable Register. Attribute Controller Register Index.

2.4.2 AR[00:0F] —Palette Registers [0:F]

I/O (and Memory Offset) Address:Read at 3C1h and Write at 3C0h; (index=00h-0Fh)Default:00UU UUUUb (U=Undefined)Attributes:Read/Write

7	6	5	0
Re	eserved	Palette Bits P[5:0]	

Bit De	scription
7:6	Reserved. Read as 0.
5:0	Palette Bits P[5:0]. In each of these 16 registers, these are the lower 6 of 8 bits that are used to map either text attributes or pixel color input values (for modes that use 16 colors) to the 256 possible colors available to be selected in the palette.
	Note: Bits 3 and 2 of the Color Select Register (AR14) supply bits P7 and P6 for the values contained in all 16 of these registers. Bits 1 and 0 of the Color Select Register (AR14) can also replace bits P5 and P4 for the values contained in all 16 of these registers, if bit 7 of the Mode Control Register (AR10) is set to 1.



2.4.3 AR10 — Mode Control Register

I/O (and Memory Offset) Address: Default: Attributes:

Read at 3C1h and Write at 3C0h; (index=10h) UUh (U=Undefined) Read/Write

7	6	5	4	3	2	1	0
Palette Bits P5, P4 Select	Pixel Width/ Clock Select	Pixel Panning Compat	Reserved (0)	Enable Blink/ Select Bkgnd Int	Enable Line Graphics Char Code	Select Display Type	Graphics/ Alpha Mode

Bit De	scription
7	Palette Bits P5, P4 Select.
	0 = P5 and P4 for each of the 16 selected colors (for modes that use 16 colors) are individually provided by bits 5 and 4 of their corresponding Palette Registers (AR[00:0F]).
	1 = P5 and P4 for all 16 of the selected colors (for modes that use 16 colors) are provided by bits 1 and 0 of Color Select Register (AR14).
6	Pixel Width/Clock Select.
	0 = Six bits of video data (translated from 4 bits via the palette) are output every dot clock.
	1 = Two sets of 4 bits of data are assembled to generate 8 bits of video data which is output every other dot clock, and the Palette Registers (AR[00:0F]) are bypassed.
	Note: This bit is set to 0 for all of the standard VGA modes, except mode 13h.
5	Pixel Panning Compatibility.
	 0 = Scroll both the upper and lower screen regions horizontally as specified in the Pixel Panning Register (AR13).
	1 = Scroll only the upper screen region horizontally as specified in the Pixel Panning Register (AR13).
	Note: This bit has application only when split-screen mode is being used, where the display area is divided into distinct upper and lower regions which function somewhat like separate displays.
4	Reserved. Read as 0.
3	Enable Blinking/Select Background Intensity.
	0 = Disables blinking in graphics modes, and for text modes, sets bit 7 of the character attribute bytes to control background intensity, instead of blinking.
	1 = Enables blinking in graphics modes and for text modes, sets bit 7 of the character attribute bytes to control blinking, instead of background intensity.
	Note: The blinking rate is derived by dividing the VSYNC signal. The Blink Rate Control field of the VGA control register defines the blinking rate.



Bit De	scription
2	Enable Line Graphics Character Code.
	0 = Every 9th pixel of a horizontal line (i.e., the last pixel of each horizontal line of each 9-pixel wide character box) is assigned the same attributes as the background of the character of which the given pixel is a part.
	1 = Every 9th pixel of a horizontal line (i.e., the last pixel of each horizontal line of each 9-pixel wide character box) is assigned the same attributes as the 8th pixel if the character of which the given pixel is a part. This setting is intended to accommodate the line-drawing characters of the PC's extended ASCII character set characters with an extended ASCII code in the range of B0h to DFh.
	Note: In IBM* literature describing the VGA standard, the range of extended ASCII codes that are said to include the line-drawing characters is mistakenly specified as C0h to DFh, rather than the correct range of B0h to DFh.
1	Select Display Type.
	0 = Attribute bytes in text modes are interpreted as they would be for a color display.
	1 = Attribute bytes in text modes are interpreted as they would be for a monochrome display.
0	Graphics/Alphanumeric Mode. This bit (along with GR06[0]) select either graphics mode or text mode. These two bits must be programmed in a consistent manner to achieve the desired results.
	0 = Alphanumeric (text) mode.
	1 = Graphics mode.



2.4.4 AR12 — Memory Plane Enable Register

I/O (and Memory Offset) Address: Default: Attributes:

Read at 3C1h and Write at 3C0h; (index=12h) 00UU UUUUb (U=Undefined) Read/Write

7	6	5	4	3	2	1	0
Reserved (00)		Video Status Mux		Enable Plane 3	Enable Plane 2	Enable Plane 1	Enable Plane 0

Bit De	scription						
7:6	Reserved	. Read as 0.					
5:4	Video Status Mux. These 2 bits are used to select 2 of the 8 possible palette bits (P7-P0) to be made available to be read via bits 5 and 4 of the Input Status Register 1 (ST01). The table below shows the possible choices.						
	Bit [5:4]	ST01 Bit 5	ST01 Bit 4				
	00 01 10 11	P2 (default) P5 P3 P7	P0 (default) P4 P1 P6				
			hused by current software; they are provided for EGA compatibility.				
3:0	Enable Plane [3:0]. These 4 bits individually enable the use of each of the 4 memory planes in providing 1 of the 4 bits used in video output to select 1 of 16 possible colors from the palette to be displayed.						
	0 = Disable the use of the corresponding memory plane in video output to select colors, forcing the bit that the corresponding memory plane would have provided to a value of 0.						
	1 = Enable the use of the corresponding memory plane in video output to select colors.						
	"co lite am mo	lor plane," "disp rature on the V longst which pix lodes. This use	o in the VGA standard as the Color Plane Enable Register. The words "plane," olay memory plane," and "memory map" have been all been used in IBM™ GA standard to describe the 4 separate regions in the frame buffer that are kel color or attributes information is split up and stored in standard VGA planar of multiple terms for the same subject was considered confusing; therefore, Memory Plane Enable Register.				



2.4.5 AR13 —Horizontal Pixel Panning Register

I/O (and Memory Offset) Address:	
Default:	
Attributes:	

Read at 3C1h and Write at 3C0h; (index=13h) 0Uh (U=Undefined) Read/Write

7	4	3	0
	Reserved (0000)	Horizontal Pixel Shift	

Bit De)		scription				
7:4	Reserved.						
3:0		izontally to the left.	holds a 4-bit value tha This function is avail		of pixels by which the graphics modes and		
	In text modes with a 9-pixel wide character box, the image can be shifted up to 9 pixels to the left. In text modes with an 8-pixel wide character box, and in graphics modes other than those with 256 colors, the image can be shifted up to 8 pixels to the left. A pseudo 9-bit mode is when the 9-dot character is selected but overridden by the VGA control bit. In standard VGA mode 13h (where bit 6 of the Mode Control Register, AR10, is set to 1 to support 256 colors), bit 0 of this register must remain set to 0, and the image may be shifted up to only 4 pixels to the left. In this mode, the number of pixels by which the image is shifted can be further controlled using bits 6 and 5 of the Preset Row Scan Register (CR08).						
	Number of Pixels Shifted						
	Bits [3:0]	9-dot	Pseudo 9-dot	8-dot	256-Color		
	0	1	1	0	0		
	1	2	2	1	Undefined		
	2	3	3	2	1		
	3	4	4	3	Undefined		
	4	5	5	4	2		
	5	6	6	5	Undefined		
	6	7	7	6	3		
	7	8	7	7	Undefined		
	8	0	0	Undefined	Undefined		



2.4.6 AR14 —Color Select Register

I/O (and Memory Offset) Address: Default: Attributes:

Read at 3C1h and Write at 3C0h; (index=14h) 0Uh (U=Undefined) Read/Write

7	4	3	2	1	0
Reserved (0000)		P7	P6	Alt P5	Alt P4

Bit De	scription
7:4	Reserved.
3:2	Palette Bits P[7:6]. These are the 2 upper-most of the 8 bits that are used to map either text attributes or pixel color input values (for modes that use 16 colors) to the 256 possible colors contained in the palette. These 2 bits are common to all 16 sets of bits P5 through P0 that are individually supplied by Palette Registers 0-F (AR[00:0F]).
1:0	Alternate Palette Bits P[5:4]. These 2 bits can be used as an alternate version of palette bits P5 and P4. Unlike the P5 and P4 bits that are individually supplied by Palette Registers 0-F (AR[00:0F]), these 2 alternate palette bits are common to all 16 of Palette Registers. Bit 7 of the Mode Control Register (AR10) is used to select between the use of either the P5 and P4 bits that are individually supplied by the 16 Palette Registers or these 2 alternate palette bits.



2.5 VGA Color Palette Registers

In devices that have two display pipes, there are two palettes, one for each display pipe. These palettes are the same for VGA modes and non-VGA modes. Accesses through VGA register methods can optionally read or write from either one.

For each palette in the device, for each palette, the color data stored in these 256 color data positions can be accessed only through a complex sub-addressing scheme, using a data register and two index registers. The Palette Data Register at I/O address 3C9h (or memory address offset 3C1h) is the data port. The Palette Read Index Register at I/O address 3C7h (or memory address offset 3C7h) and the Palette Write Index Register at I/O address 3C8h (or memory address offset 3C7h) and the Palette Read Index Register is the index register that is used to choose the color data position that is to be read from via the data port, while the Palette Write Index Register is the index Register is the index Register is the index Register is the index register that is used to choose the color data position that is to be used for reading from and writing to two different color data positions. Reading and writing the color data position consists of three bytes.

To read a palette color data position, the index of the desired color data position must first be written to the Palette Read Index Register. Then all three bytes of data in a given color data position may be read at the Palette Data Register. The first byte read from the Palette Data Register retrieves the 8-bit value specifying the intensity of the red color component. The second and third bytes read are the corresponding 8-bit values for the green and blue color components respectively. After completing the third read operation, the Palette Read Index Register is automatically incremented so that the data of the next color data position becomes accessible for being read. This allows the contents of all of the 256 color data positions of the palette to be read in sequence. This is done by specifying only the index of the 0th color data position in the Palette Read Index Register, and then simply performing 768 successive reads from the Palette Data Register.

Writing a color data position, entails a very similar procedure. The index of the desired color data position must first be written to the Palette Write Index Register. Then all three bytes of data to specify a given color may be written to the Palette Data Register. The first byte written to the Palette Data Register specifies the intensity of the red color component, the second byte specifies the intensity for the green color component, and the third byte specifies the same for the blue color component. One important detail is that all three of these bytes must be written before the hardware will actually update these three values in the given color data position. When all three bytes have been written, the Palette Write Index Register is automatically incremented so that the data of the next color data position becomes accessible for being written. This allows the contents of all of the 256 color data positions of the palette to be written in sequence. This is done by specifying only the index of the 0th color data position in the Palette Write Index Register, and then simply performing 768 successive writes to the Palette Data Register.



2.5.1 DACMASK — Pixel Data Mask Register

I/O (and Memory Offset) Address: Default: Attributes:

3C6h Undefined Read/Write

Bit De	e scription
7:0	Pixel Data Mask. In indexed-color mode, the 8 bits of this register are logically ANDed with the 8 bits of pixel data received from the frame buffer for each pixel. The result of this ANDing process becomes the actual index used to select color data positions within the palette. This has the effect of limiting the choice of color data positions that may be specified by the incoming 8-bit data.
	0 = Corresponding bit in the resulting 8-bit index being forced to 0.
	1 = Allows the corresponding bit in the resulting index to reflect the actual value of the corresponding bit in the incoming 8-bit pixel data.

2.5.2 DACSTATE — DAC State Register

I/O (and Memory Offset) Address:	3C7h
Default:	00h
Attributes:	Read Only

7	2	1		0
	Reserved (000000)		DAC State	

Bit De		scription
7:2	Reserved. Read as 0.	
1:0	DAC State.	This field indicates which of the two index registers was most recently written.
	Bits [1:0]	Index Register Indicated
	00	Palette Write Index Register at I/O Address 3C7h (default)
	01	Reserved
	10	Reserved
	11	Palette Read Index Register at I/O Address 3C8h



2.5.3 DACRX — Palette Read Index Register

I/O (and Memory Offset) Address: 3C7h

Default: 00h

Attributes:

Write Only

Bit De	e scription
7:0	Palette Read Index. The 8-bit index value programmed into this register chooses which of 256 standard color data positions within the palette are to be made accessible for being read from via the Palette Data Register (DACDATA). The index value held in this register is automatically incremented when all three bytes of the color data position selected by the current index have been read. A write to this register will abort a uncompleted palette write sequence. This register allows access to the palette even when running non-VGA display modes.

2.5.4 DACWX —Palette Write Index Register

I/O (and Memory Offset) Address:	3C8h
Default:	00h
Attributes:	Write Only

Bit De	scription
7:0	Palette Write Index. The 8-bit index value programmed into this register chooses which of 256 standard color data positions within the palette are to be made accessible for being written via the Palette Data Register (DACDATA). The index value held in this register is automatically incremented when all three bytes of the color data position selected by the current index have been written. This register allows access to the palette even when running non-VGA display modes.



2.5.5 DACDATA — Palette Data Register

I/O (and Memory Offset) Address: Default: Attributes:

3C9h Undefined Read/Write

Bit De	scription
7:0	Palette Data. This byte-wide data port provides read or write access to the three bytes of data of each color data position selected using the Palette Read Index Register (DACRX) or the Palette Write Index Register (DACWX).
	The three bytes in each color data position are read or written in three successive read or write operations. The first byte read or written specifies the intensity of the red component of the color specified in the selected color data position. The second byte is for the green component, and the third byte is for the blue component. When writing data to a color data position, all three bytes must be written before the hardware will actually update the three bytes of the selected color data position.
	When reading or writing to a color data position, ensure that neither the Palette Read Index Register (DACRX) or the Palette Write Index Register (DACWX) are written to before all three bytes are read or written. A write to either of these two registers causes the circuitry that automatically cycles through providing access to the bytes for red, green and blue components to be reset such that the byte for the red component is the one that will be accessed by the next read or write operation via this register. This register allows access to the palette even when running non-VGA display modes. Writes to the palette can cause sparkle if not done during inactive video periods. This sparkle is caused by an attempt to write and read the same address on the same cycle. Anti-sparkle circuits will substitute the previous pixel value for the read output.

2.6 CRT Controller Register

For native VGA modes, the CRTC registers determine the display timing that is to be used. In centered VGA modes, these registers determine the size of the VGA image that is to be centered in the larger timing generator defined rectangle.

The CRT controller registers are accessed by writing the index of the desired register into the CRT Controller Index Register at I/O address 3B4h or 3D4h, depending on whether the graphics system is configured for MDA or CGA emulation. The desired register is then accessed through the data port for the CRT controller registers located at I/O address 3B5h or 3D5h, again depending upon the choice of MDA or CGA emulation as per MSR[0]. For memory mapped accesses, the Index register is at 3B4h (MDA mode) or 3D3h (CGA mode) and the data port is accessed at 3B5h (MDA mode) or 3D5h (CGA mode).

Notes:

1. **Group 0 Protection:** In the original IBM VGA, CR[0:7] could be made write-protected by CR11[7]. In BIOS code, this write protection is set following each mode change. Other protection groups have no current use, and would not be used going forward by the BIOS or by drivers. They are the result of an industry fad some years ago to attempt to write protect other groups of registers; however, all such schemes were chip specific. Only the IBM compatible write protection (Group 0 Protection) is supported.



The following figure shows display fields and dimensions and the particular CRxx register that provides the control.

	CR00 Horizontal Total CR03 Horizontal Blank End CR05 Horizontal Sync End CR05 Horizontal Sync End CR04 Horizontal Sync Start CR02 Horizontal Blank Start CR01 Horizontal Display Enable End				
CR06 Vertical Total CR16 Vertical Blank End CR11 Vertical Sync End CR11 Vertical Sync Start CR15 Vertical Blank Start CR12 Vertical Display Enable End	Display	Horizontal Right Border Horizontal Sync			
	Vertical Bottom Border				
	Blank (Vertical Front Porch) Vertical Sync				
	Blank (Vertical Front Porch)				
		B6781-01			

2.6.1 CRX —CRT Controller Index Register

I/O (and Memory Offset) Address: Default: Attributes: 3B4h/3D4h 0Uh (U=Undefined) Read/Write

	Bit De	scription		
7 Reserved. Read as 0.				
accessed via the data port at I/O location 3B5h or 3D5h, depending upon whether		CRT Controller Index. These 7 bits are used to select any one of the CRT controller registers to be accessed via the data port at I/O location 3B5h or 3D5h, depending upon whether the graphics system is configured for MDA or CGA emulation. The data port memory address offsets are 3B5h/3D5h.		



2.6.2 CR00 —Horizontal Total Register

I/O (and Memory Offset) Address:3B5h/3D5h (index=00h)Default:00hAttributes:Read/Write (Group 0 Protection)

Bit De	scription
7:0	Horizontal Total. This register is used to specify the total length of each scan line. This encompasses both the part of the scan line that is within the active display area and the part that is outside of it. Programming this register to a zero has the effect of stopping the fetching of display data.
	This field should be programmed with a value equal to the total number of character clocks within the entire length of a scan line, minus 5.

2.6.3 CR01 —Horizontal Display Enable End Register

I/O (and Memory Offset) Address:	3B5h/3D5h (index=01h)
Default:	Undefined
Attributes:	Read/Write (Group 0 Protection)

Bit De	scription
7:0	Horizontal Display Enable End. This register is used to specify the end of the part of the scan line that is within the active display area relative to its beginning. In other words, this is the horizontal width of the active display area.
	This field should be programmed with a value equal to the number of character clocks that occur within the horizontal active display area, minus 1. Horizontal display enable will go active at the beginning of each line during vertical active area, it will go inactive based on the programming of this register or the programming of the horizontal total (CR00) register. When this register value is programmed to a number that is larger than the total number of characters on a line, display enable will be active for all but the last character of the horizontal display line.

2.6.4 CR02 —Horizontal Blanking Start Register

I/O (and Memory Offset) Address:	3B5h/3D5h (index=02h)
Default:	Undefined
Attributes:	Read/Write (Group 0 Protection)

Bit De	scription
7:0	Horizontal Blanking Start. This register is used to specify the beginning of the horizontal blanking period relative to the beginning of the active display area of a scan line. Horizontal blanking should always be set to start no sooner than after the end of horizontal active.
	This field should be programmed with a value equal to the number of character clocks that occur on a scan line from the beginning of the active display area to the beginning of the horizontal blanking.



2.6.5 CR03 —Horizontal Blanking End Register

I/O (and Memory Offset) Address: Default: Attributes:

3B5h/3D5h (index=03h) 1UUU UUUUb (U=Undefined) Read/Write (Group 0 Protection)

7	6	5	4	0
Reserved	Display Enable Skew Control		Horizontal Blanking End Bits 4:0	

Bit De		scription					
7	Reserved. Values written to this bit are ignored, and to maintain consistency with the VGA standard, a value of 1 is returned when this bit is read. At one time, this bit was used to enable access to certain light pen registers. At that time, setting this bit to 0 provided this access, but setting this bit to 1 was necessary for normal operation.						
6:5	are delayed	able Skew Control. Defines the degree to which the start and end of the active display area along the length of a scan line to compensate for internal pipeline delays. These 2 bits e delay in terms of a number character clocks.					
	Bit [6:5] Amount of Delay						
	00 01 10 11	no delay delayed by 1 character clock delayed by 2 character clocks delayed by 3 character clocks					
4:0	Horizontal Blanking End Bits [4:0]. This field provides the 5 least significant bits of a 6-bit value specifies the end of the blanking period relative to its beginning on a single scan line. Bit 7 of the Horizontal Sync End Register (CR05) supplies the most significant bit.						
	This 6-bit value should be programmed to be equal to the least significant 6 bits of the result of adding the length of the blanking period in terms of character clocks to the value specified in the Horizontal Blanking Start Register (CR02). End of blanking should occur before horizontal total.						

2.6.6 CR04 —Horizontal Sync Start Register

I/O (and Memory Offset) Address:	3B5h/3D5h (index=04h)
Default:	Undefined
Attributes:	Read/Write (Group 0 Protection)

Bit De	scription
7:0	Horizontal Sync Start. This register is used to specify the position of the beginning of the horizontal sync pulse relative to the start of the active display area on a scan line.
	This field should be set equal to the number of character clocks that occur from beginning of the active display area to the beginning of the horizontal sync pulse on a single scan line. Horizontal sync should always occur at least 2 clocks after the start of horizontal blank and 2 clocks before the end of horizontal blank. The actual start of sync will also be affected by both the horizontal sync skew register field and whether it is a text or graphics mode.



2.6.7 CR05 —Horizontal Sync End Register

I/O (and Memory Offset) Address: 3B Default: 001 Attributes: Re

3B5h/3D5h (index=05h) 00h Read/Write (Group 0 Protection)

7	6	5	4		0
Hor Blank End <5>	Horizonta	al Sync Delay		Horizontal Sync End	

Bit De		scription							
7	Horizontal Blanking End Bit 5. This bit provides the most significant bit of a 6-bit value that specifies the end of the horizontal blanking period relative to its beginning. Bits [4:0] of Horizontal Blanking End Register (CR03) supplies the 5 least significant bits. See CR03[4:0] for further details.								
	This 6-bit value should be set to the least significant 6 bits of the result of adding the length of the blanking period in terms of character clocks to the value specified in the Horizontal Blanking Start Register (CR02).								
6:5	Horizontal Sync Delay. This field defines the degree to which the start and end of the horizontal sync pulse are delayed to compensate for internal pipeline delays. This capability is supplied to implement VGA compatibility. These field describes the delay in terms of a number character clocks.								
	Bit [6:5] Amount of Delay								
	00 no delay								
	01	delayed by 1 character clock							
	10	delayed by 2 character clocks							
	11	delayed by 3 character clocks							
4:0	Horizontal Sync End. This field provides the 5 least significant bits of a 5-bit value that specifies the en of the horizontal sync pulse relative to its beginning. A value equal to the 5 least significant bits of the horizontal character counter value at which time the horizontal retrace signal becomes inactive (logical 0). Thus, this 5-bit value specifies the width of the horizontal sync pulse. To obtain a retrace signal of W the following algorithm is used: Value of Horizontal Sync start Register (CR04) + width of horizontal retrace signal in character clock units = 5 bit result to be programmed in this field								



2.6.8 CR06 —Vertical Total Register

I/O (and Memory Offset) Address: Default: Attributes:

3B5h/3D5h (index=06h) 00h Read/Write (Group 0 Protection)

Bit De	e scription
7:0	Vertical Total Bits [7:0]. This field provides the 8 least significant bits of either a 10-bit or 12-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area.
	In standard VGA modes, the vertical total is specified with a 10-bit value. The 8 least significant bits of this value are supplied by these 8 bits of this register, and the 2 most significant bits are supplied by bits 5 and 0 of the Overflow Register (CR07).

2.6.9 CR07 —Overflow Register (Vertical)

I/O (and Memory Offset) Address: Default: Attributes: 3B5h/3D5h (index=07h) UU0U UUU0b (U=Undefined) Read/Write (Group 0 Protection on bits [7:5, 3:0])

7	6	5	4	3	2	1	0
Vert Sync Start <9>	Vert Disp Enable <9>	Vert Total <9>	Line Cmp<8>	Vert Blank Start<8>	Vert Sync Start<8>	Vert Display Enable <8>	Vert Total <8>

Bit De	scription
7	Vertical Sync Start Bit 9. The vertical sync start is a 10-bit that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Sync Start Register (CR10), and the most and second-most significant bits are supplied by this bit and bit 2, respectively, of this register. This 10-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the start of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.
6	Vertical Display Enable End Bit 9. The vertical display enable end is a 10-bit that specifies the number of the last scan line within the active display area. In standard VGA modes, the vertical display enable end is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Display Enable End Register (CR12), and the most and second-most significant bits are supplied by this bit and bit 1, respectively, of this register. This 10-bit value should be programmed to be equal to the number of the last scan line within in the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, minus 1.



Bit De	scription
5	Vertical Total Bit 9. The vertical total is a 10-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Total Register (CR06), and the most and second-most significant bits are supplied by this bit and bit 0, respectively, of this register.
	This 10-bit value should be programmed equal to the total number of scan lines, minus 2.
4	Line Compare Bit 8. This bit provides the second most significant bit of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 6 of the Maximum Scan Line Register (CR09) supplies the most significant bit, and bits 7-0 of the Line Compare Register (CR18) supply the 8 least significant bits. Normally, this 10-bit value is set to specify a scan line within the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part. When used in cooperation with the Start Address High Register (CR0C) and the Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display what data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display what data exists in the frame buffer.
3	Vertical Blanking Start Bit 8. The vertical blanking start is a 10-bit that specifies the beginning of the vertical blanking period relative to the beginning of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Blanking Start Register (CR15), and the most and second-most significant bits are supplied by bit 5 of the Maximum Scan Line Register (CR09) and this bit of this register, respectively.
	This 10-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the beginning of the blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical blanking period begins.
2	Vertical Sync Start Bit 8. The vertical sync start is a 10-bit value that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Sync Start Register (CR10), and the most and second-most significant bits are supplied by bit 7 and this bit, respectively, of this register.
	This 10-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the start of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.
1	Vertical Display Enable End Bit 8. The vertical display enable end is a 10-bit value that specifies the number of the last scan line within the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Display Enable End Register (CR12), and the two most significant bits are supplied by bit 6 and this bit, respectively, of this register.
	This 10-bit or value should be programmed to be equal to the number of the last scan line within in the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, minus 1.
0	Vertical Total Bit 8. The vertical total is a 10-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Total Register (CR06), and the most and second-most significant bits are supplied by bit 5 and this bit, respectively, of this register.
	This 10-bit value should be programmed to be equal to the total number of scan lines, minus 2.



2.6.10 CR08 — Preset Row Scan Register

I/O (and Memory Offset) Address: Default: Attributes:

3B5h/3D5h (index=08h) 0UUU UUUUb (U=Undefined) Read/Write

7	6		5	4		0
Reserved (0)		Byte Panning			Starting Row Scan Count	

Bit De		scription							
7	Reserved. Read as 0s.	Reserved. Read as 0s.							
6:5	Byte Panning. This field holds a 2-bit value that selects number of bytes (up to 3) by which the image is shifted horizontally to the left on the screen. This function is available in both text and graphics modes.								
	In text modes with a 9-pixel wide character box, the image can be shifted up to 27 pixels to the left, in increments of 9 pixels. In text modes with an 8-pixel wide character box, and in all standard VGA graphics modes, the image can be shifted up to 24 pixels to the left, in increments of 8 pixels. When the Nine dot disable bit of the VGA control register is set, the pixel shift will be equivalent to the 8-dot mode.								
	The image can be shifted still further, in increments of individual pixels, through the use of bits [3:0] of the Horizontal Pixel Panning Register (AR13).								
	Number o	of Pixels Shifted							
	Bit [6:5] 9-Pixel Text	8-Pixel Text & Graphics							
	00 0 01 9 10 18	0 8 16							
	11 27	24							
4:0	Starting Row Scan Count. This field specifies which horizontal line of pixels within the character boxes of the characters used on the top-most row of text on the display will be used as the top-most scan line. The horizontal lines of pixels of a character box are numbered from top to bottom, with the top-most line of pixels being number 0. If a horizontal line of the these character boxes other than the top-most line is specified, then the horizontal lines of the character box above the specified line of the character box will not be displayed as part of the top-most row of text characters on the display. Normally, the value specified by these 5 bits should be 0, so that all of the horizontal lines of pixels within these character boxes will be displayed in the top-most row of text, ensuring that the characters in the top-most row of text do not look as though they have been cut off at the top.								



2.6.11 CR09 — Maximum Scan Line Register

I/O (and Memory Offset) Address: Default: Attributes:

3B5h/3D5h (index=09h) 00h Read/Write

7	6	5	4	0
Double Scanning	Line Cmp <9>	Vert Blank Start <9>	Starting Row Scan Count	

Bit De	scription
7	Double Scanning Enable.
	0 = Disable. When disabled, the clock to the row scan counter is equal to the horizontal scan rate. This is the normal setting for many of the standard VGA modes.
	1 = Enable. When enabled, the clock to the row scan counter is divided by 2. This is normally used to allow CGA-compatible modes that have only 200 scan lines of active video data to be displayed as 400 scan lines (each scan line is displayed twice).
6	Line Compare Bit 9. This bit provides the most significant bit of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 4 of the Overflow Register (CR07) supplies the second most significant bit, and bits 7-0 of the Line Compare Register (CR18) supply the 8 least significant bits.
	Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part.
	When used in cooperation with the Start Address High Register (CR0C) and the Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display whatever data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display whatever data exists in the frame buffer.
5	Vertical Blanking Start Bit 9. The vertical blanking start is a 10-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Blanking Start Register (CR15), and the most and second-most significant bits are supplied by this bit and bit 3 of the Overflow Register (CR07), respectively.
	This 10-bit value should be programmed to be equal to the number of scan line from the beginning of the active display area to the beginning of the blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical blanking period begins.
4:0	Starting Row Scan Count. This field provides all 5 bits of a 5-bit value that specifies the number of scan lines in a horizontal row of text. This value should be programmed to be equal to the number of scan lines in a horizontal row of text, minus 1.



2.6.12 CR0A — Text Cursor Start Register

I/O (and Memory Offset) Address: Default: Attributes:

3B5h/3D5h (index=0Ah) 00UU UUUUb (U=Undefined) Read/Write

7	6	5	4		0
Rese	rved (00)	Text Cursor Off		Text Cursor Start	

Bit De	scription						
7:6	Reserved. Read as 0.						
5	Text Cursor Off. This cursor is the text cursor that is part of the VGA standard, and should not be confused with the hardware cursor and popup which are intended to be used in extended graphics modes only. This text cursor exists only in text modes, and thus, this register is entirely ignored in graph modes.						
	= Enables the text cursor.						
	1 = Disables the text cursor.						
4:0	Text Cursor Start. This field specifies which horizontal line of pixels in a character box is to be used to display the first horizontal line of the cursor in text mode. The horizontal lines of pixels in a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the first horizontal line of pixels on which the cursor is to be shown.						



2.6.13 CR0B — Text Cursor End Register

I/O (and Memory Offset) Address: Default: Attributes: 3B5h/3D5h (index=0Bh) 0UUU UUUUb (U=Undefined) Read/Write

7	6	5	4		0
Reserved (0)	Te	ext Cursor Skew		Text Cursor End	

Bit De	•	scription							
7	Reserved.	Read as 0.							
6:5	pixels maki	Fext Cursor Skew. This field specifies the degree to which the start and end of each horizontal line of bixels making up the cursor is delayed to compensate for internal pipeline delays. These 2 bits describe he delay in terms of a number character clocks.							
	Bit [6:5]	t [6:5] Amount of Delay							
	00 No delay								
	01	Delayed by 1 character clock							
	10	10 Delayed by 2 character clocks							
	11	1 Delayed by 3 character clocks							
4:0	Text Cursor End. This field specifies which horizontal line of pixels in a character box is to be used to display the last horizontal line of the cursor in text mode. The horizontal lines of pixels in a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the last horizontal line of pixels on which the cursor is to be shown.								

2.6.14 CR0C — Start Address High Register

I/O (and Memory Offset) Address:	3B5h/3D5h (index=0Ch)
Default:	Undefined
Attributes:	Read/Write

Bit De	scription
7:0	Start Address Bits [15:8]. This register provides either bits 15 through 8 of a 16-bit value that specifies the memory address offset from the beginning of the frame buffer at which the data to be shown in the active display area begins. (default is 0)
	In standard VGA modes, the start address is specified with a 16-bit value. The eight bits of this register provide the eight most significant bits of this value, while the eight bits of the Start Address Low Register (CR0D) provide the eight least significant bits.



2.6.15 CR0D — Start Address Low Register

I/O (and Memory Offset) Address:3B5h/3D5h (index=0Dh)Default:UndefinedAttributes:Read/Write

Bit De	De scription				
7:0	Start Address Bits [7:0]. This register provides either bits 7 through 0 of a 16 bit value that specifies the memory address offset from the beginning of the frame buffer at which the data to be shown in the active display area begins. (default is 0)				
	In standard VGA modes the start address is specified with a 16-bit value. The eight bits of the Start Address High Register (CR0C) provide the eight most significant bits of this value, while the eight bits of this register provide the eight least significant bits.				

2.6.16 CR0E — Text Cursor Location High Register

I/O (and Memory Offset) Address:	3B5h/3D5h (index=0Eh)
Default:	Undefined
Attributes:	Read/Write

Bit De	e scription
7:0	Text Cursor Location Bits [15:8]. This field provides the 8 most significant bits of a 16-bit value that specifies the address offset from the beginning of the frame buffer at which the text cursor is located. Bit 7:0 of the Text Cursor Location Low Register (CR0F) provide the 8 least significant bits.

2.6.17 CR0F — Text Cursor Location Low Register

I/O (and Memory Offset) Address:	3B5h/3D5h (index=0Fh)
Default:	Undefined
Attributes:	Read/Write

Bit D	e scription
7:0	Text Cursor Location Bits [7:0]. This field provides the 8 least significant bits of a 16-bit value that specifies the address offset from the beginning of the frame buffer at which the text cursor is located. Bits 7:0 of the Text Cursor Location High Register (CR0D) provide the 8 most significant bits.



2.6.18 CR10 —Vertical Sync Start Register

I/O (and Memory Offset) Address: Default: Attributes:

3B5h/3D5h (index=10h) Undefined Read/Write

Bit De	scription				
7:0	Vertical Sync Start Bits [7:0]. This register provides the 8 least significant bits of a 10-bit that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area of a screen. In standard VGA modes, this value is described in 10 bits with bits [7,2] of the Overflow Register (CR07) supplying the 2 most significant bits.				
	This 10-bit value should equal the vertical sync start in terms of the number of scan lines from the beginning of the active display area to the beginning of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.				

2.6.19 CR11 — Vertical Sync End Register

I/O (and Memory Offset) Address: Default: Attributes: 3B5h/3D5h (index=11h) 0U00 UUUUb (U=Undefined) Read/Write

7	6	5	4	3		0
Protect Regs 0:7	Reserved	Vert Int Enable	Vert Int Clear		Vertical Sync End	

Bit De	scription			
7	Protect Registers [0:7]. Note that the ability to write to Bit 4 of the Overflow Register (CR07) is not affected by this bit (i.e., bit 4 of the Overflow Register is always writeable).			
	0 = Enable writes to registers CR[00:07]. (default)			
	1 = Disable writes to registers CR[00:07].			
6	Reserved. In the VGA standard, this bit was used to switch between 3 and 5 frame buffer refresh cycles during the time required to draw each horizontal line.			
5	Vertical Interrupt Enable. This bit is reserved for compatibility only. While this bit may be written or readit's value will have no effect. Note that the VGA does not provide an interrupt signal which would be connected to an input of the system's interrupt controller. Bit 7 of Input Status Register 0 (ST00) original indicated the status of the vertical retrace interrupt.			
	0 = Enable the generation of an interrupt at the beginning of each vertical retrace period.			
	1 = Disable the generation of an interrupt at the beginning of each vertical retrace period.			
4	Vertical Interrupt Clear. This is reserved for compatibility only. Note that the VGA does not provide an interrupt signal which would be connected to an input of the system's interrupt controller. 0 = Setting this bit to 0 clears a pending vertical retrace interrupt. This bit must be set back to 1 to enable			
	the generation of another vertical retrace interrupt.			



Bit De	scription
3:0	Vertical Sync End. This 4-bit field provides a 4-bit value that specifies the end of the vertical sync pulse relative to its beginning. This 4-bit value should be set to the least significant 4 bits of the result of adding the length of the vertical sync pulse in terms of the number of scan lines that occur within the length of the vertical sync pulse to the value that specifies the beginning of the vertical sync pulse (see the description of the Vertical Sync Start Register for more details).

2.6.20 CR12 —Vertical Display Enable End Register

I/O (and Memory Offset) Address:	3B5h/3D5h (index=12h)
Default:	Undefined
Attributes:	Read/Write

Bit De	scription
7:0	Vertical Display Enable End Bits [7:0]. This register provides the 8 least significant bits of a 10-bit value that specifies the number of the last scan line within the active display area. In standard VGA modes, this value is described in 10 bits with bits [6,1] of the Overflow Register (CR07) supplying the 2 most significant bits. This 10-bit value should be programmed to be equal to the number of the last scan line within in the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, minus 1.

2.6.21 CR13 — Offset Register

I/O (and Memory Offset) Address:	3B5h/3D5h (index=13h)
Default:	Undefined
Attributes:	Read/Write

Bit De	e scription
7:0	Offset Bits [7:0]. This register provides either all 8 bits of an 8-bit value that specifies the number of words or DWords of frame buffer memory occupied by each horizontal row of characters. Whether this value is interpreted as the number of words or DWords is determined by the settings of the bits in the Clocking Mode Register (SR01).
	In standard VGA modes, the offset is described with an 8-bit value, all the bits of which are provided by this register. This 8-bit value should be programmed to be equal to either the number of words or DWords (depending on the setting of the bits in the Clocking Mode Register, SR01) of frame buffer memory that is occupied by each horizontal row of characters.



2.6.22 CR14 — Underline Location Register

I/O (and Memory Offset) Address: Default: Attributes:

3B5h/3D5h (index=14h) 0UUU UUUUb (U=Undefined) Read/Write

7	6	5	4		0
Reserved (0)	Dword Mode	Count By 4		Underline Location	

Bit De	scription						
7	Reserved	. Read as ().				
6	DWord M	ode.					
	addre	0 = Frame buffer addresses are interpreted by the frame buffer address decoder as being either byte addresses or word addresses, depending on the setting of bit 6 of the CRT Mode Control Register (CR17).					
	1 = Frame addre	e buffer ado sses, regar	resses are interpreted by the frame buffer address decoder as being DWord dless of the setting of bit 6 of the CRT Mode Control Register (CR17).				
	select hov	Note that this bit is used in conjunction with bits 6 and 5 of the CRT Mode Control Register (CR17) to select how frame buffer addresses from the CPU are interpreted by the frame buffer address decoder as shown below:					
	CR14[6] (CR17[6]	Addressing Mode				
	0	0	Word Mode				
	0	1	Byte Mode				
	1	0	DWord Mode				
	1	1	DWord Mode				
5	Count By 4.						
	0 = The memory address counter is incremented either every character clock or every other character clock, depending upon the setting of bit 3 of the CRT Mode Control Register.						
	 1 = The memory address counter is incremented either every 4 character clocks or every 2 character clocks, depending upon the setting of bit 3 of the CRT Mode Control Register. This is used in mode x13 to allow for using all four planes. 						
	Note that this bit is used in conjunction with bit 3 of the CRT Mode Control Register (CR17) to select the number of character clocks are required to cause the memory address counter to be incremented as shown, below:						
	CR14[5]	CR17[3]	Address Incrementing Interval				
	0	0	every character clock				
	0	1	every 2 character clocks				
	1	0	every 4 character clocks				
	1	1	every 2 character clocks				



Bit De	scription
4:0	Underline Location. This field specifies which horizontal line of pixels in a character box is to be used to display a character underline in text mode. The horizontal lines of pixels in a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the horizontal line on which the character underline mark is to be shown.

2.6.23 CR15 — Vertical Blanking Start Register

I/O (and Memory Offset) Address:	3B5h/3D5h (index=15h)
Default:	Undefined
Attributes:	Read/Write

Bit De	scription				
7:0	Vertical Blanking Start Bits [7:0]. This register provides the 8 least significant bits of a 10-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area of the screen. In standard VGA modes, the vertical blanking start is specified with a 10-bit value. The most and second-most significant bits of this value are supplied by bit 5 of the Maximum Scan Line Register (CR09) and bit 3 of the Overflow Register (CR07), respectively. This 10-bit value should be programmed to be equal the number of scan lines from the beginning of the active display area to the beginning of the vertical blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which vertical blanking begins.				

2.6.24 CR16 — Vertical Blanking End Register

I/O (and Memory Offset) Address:	3B5h/3D5h (index=16h)
Default:	Undefined
Attributes:	Read/Write

This register provides a 8-bit value that specifies the end of the vertical blanking period relative to its beginning.

Bit	De scription
7:0	Vertical Blanking End Bits [7:0]. This 8-bit value should be set equal to the least significant 8 bits of the result of adding the length of the vertical blanking period in terms of the number of scan lines that occur within the length of the vertical blanking period to the value that specifies the beginning of the vertical blanking period (see the description of the Vertical Blanking Start Register for details).



2.6.25 CR17 — CRT Mode Control

I/O (and Memory Offset) Address:3B5h/3D5h (index=17h)Default:0UU0 UUUUb (U=Undefined) Attributes:

Read/Write

7	6	5	4	3	2	1	0
CRT Ctrl Reset	Word or Byte Mode	Address Wrap	Reserved (0)	Count By 2	Horizontal Retrace Select	Select Row Scan Cntr	Compat Mode Support

Bit De			scription
7	CRT Controller Reset. This bit has no effect except in native VGA modes (non-centered).		
	0 = Force	s horizontal	and vertical sync signals to be inactive. No other registers or outputs are affected.
	1 = Permits normal operation.		
6	Word Mode or Byte Mode.		
	0 = The memory address counter's output bits are shifted by 1 bit position before being passed on to the frame buffer address decoder such that they are made into word-aligned addresses when bit 6 of the Underline Location Register (CR17) is set to 0.		
	 1 = The memory address counter's output bits remain unshifted before being passed on to the free buffer address decoder such that they remain byte-aligned addresses when bit 6 of the Under Location Register (CR17) is set to 0. Note that this bit is used in conjunction with bits 6 and 5 of the CRT Mode Control Register (CR1 control how frame buffer addresses from the memory address counter are interpreted by the frame address decoder as shown below: 		
	CR14[6]	CR17[6]	Addressing Mode
	0	0	Word Mode—Addresses from the memory address counter are shifted once to become word-aligned
	0	1	Byte Mode—Addresses from the memory address counter are not shifted
	1	0	DWord Mode—Addresses from the memory address counter are shifted twice to become DWord-aligned
	1	1	DWord Mode—Addresses from the memory address counter are shifted twice to become DWord-aligned
5	Address Wrap. Note that this bit is only effective when word mode is made active by setting bit 6 in both the Underline Location Register and this register to 0.		
0 = Wrap frame buffer address at 16 KB. This is used in CGA-compatible mod			address at 16 KB. This is used in CGA-compatible modes.
	1 = No wrapping of frame buffer addresses.		
4	Reserved	. Read as 0.	



Bit De	1		scription
3	Count By 2. This bit is used in conjunction with bit 5 of the Underline Location Register (CR14) to select the number of character clocks are required to cause the memory address counter to be incremented.		
	0 = The memory address counter is incremented either every character clock or every 4 character clocks, depending upon the setting of bit 5 of the Underline Location Register.		
	1 = The memory address counter is incremented either every other clock.		
	CR14[5]	CR17[3]	Address Incrementing Interval
	0	0	every character clock
	0	1	every 2 character clocks
	1	0	every 4 character clocks
	1	1	every 2 character clocks
2	Horizontal Retrace Select. This bit provides a way of effectively doubling the vertical resolution by allowing the vertical timing counter to be clocked by the horizontal retrace clock divided by 2 (usually, it would be undivided).		
	0 = The vertical timing counter is clocked by the horizontal retrace clock.		
	1 = The vertical timing counter is clocked by the horizontal retrace clock divided by 2.		
1	Select Row Scan Counter.		
	0 = A substitution takes place, where bit 14 of the 16-bit memory address generated of the memory address counter (after the stage at which these 16 bits may have already been shifted to accommodate word or DWord addressing) is replaced with bit 1 of the row scan counter at a stage just before this address is presented to the frame buffer address decoder.		
	1 = No substitution takes place. See following tables.		
0	Compatibility Mode Support.		
	addre accoi	ess counter mmodate w	tes place, where bit 13 of the 16-bit memory address generated of the memory (after the stage at which these 16 bits may have already been shifted to ord or DWord addressing) is replaced with bit 0 of the row scan counter at a stage ddress is presented to the frame buffer address decoder.
	1 = No su	ubstitution ta	akes place. See following tables.

The following tables show the possible ways in which the address bits from the memory address counter can be shifted and/or reorganized before being presented to the frame buffer address decoder. First, the address bits generated by the memory address counter are reorganized, if need be, to accommodate byte, word or DWord modes. The resulting reorganized outputs (MAOut15-MAOut0) from the memory address counter may also be further manipulated with the substitution of bits from the row scan counter (RSOut1 and RSOut0) before finally being presented to the input bits of the frame buffer address decoder (FBIn15-FBIn0).



Ву	te Mode CR14 bit 6=0 CR17 bit 6=1 CR17 bit 5=X	Word Mode CR14 bit 6=0 CR17 bit 6=0 CR17 bit 5=1	Word Mode CR14 bit 6=0 CR17 bit 6=0 CR17 bit 5=0	DWord Mode CR14 bit 6=1 CR17 bit 6=X CR17 bit 5=X
MAOut0	0	15	13	12
MAOut1	1	0	0	13
MAOut2	2	1	1	0
MAOut3	3	2	2	1
MAOut4	4	3	3	2
MAOut5	5	4	4	3
MAOut6	6	5	5	4
MAOut7	7	6	6	5
MAOut8	8	7	7	6
MAOut9	9	8	8	7
MAOut10	10	9	9	8
MAOut11	11	10	10	9
MAOut12	12	11	11	10
MAOut13	13	12	12	11
MAOut14	14	13	13	12
MAOut15	15	14	14	13

Table 2-2. Memory Address Counter Address Bits [15:0]

X = Don't Care

Table 2-3. Frame Buffer Address Decoder

	CR17 bit 1=1	CR17 bit 1=1	CR17 bit 1=0	CR17 bit 1=0
	CR17 bit 0=1	CR17 bit 0=0	CR17 bit 0=1	CR17 bit 0=0
FBIn0	MAOut0	MAOut0	MAOut0	MAOut0
FBIn1	MAOut1	MAOut1	MAOut1	MAOut1
FBIn2	MAOut2	MAOut2	MAOut2	MAOut2
FBIn3	MAOut3	MAOut3	MAOut3	MAOut3
FBIn4	MAOut4	MAOut4	MAOut4	MAOut4
FBIn5	MAOut5	MAOut5	MAOut5	MAOut5
FBIn6	MAOut6	MAOut6	MAOut6	MAOut6
FBIn7	MAOut7	MAOut7	MAOut7	MAOut7
FBIn8	MAOut8	MAOut8	MAOut8	MAOut8
FBIn9	MAOut9	MAOut9	MAOut9	MAOut9
FBIn10	MAOut10	MAOut10	MAOut10	MAOut10
FBIn11	MAOut11	MAOut11	MAOut11	MAOut11
FBIn12	MAOut12	MAOut12	MAOut12	MAOut12
FBIn13	MAOut13	MAOut13	RSOut0	RSOut0
FBIn14	MAOut14	RSOut1	MAOut14	RSOut1
FBIn15	MAOut15	MAOut15	MAOut15	MAOut15



2.6.26 CR18 — Line Compare Register

I/O (and Memory Offset) Address: 3B5h/3 Default: Undefi Attributes: Read/

: 3B5h/3D5h (index=18h) Undefined Read/Write

Bit De	scription
7:0	Line Compare Bits [7:0]. This register provides the 8 least significant bits of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 6 of the Maximum Scan Line Register (CR09) supplies the most significant bit, and bit 4 of the Overflow Register (CR07) supplies the second most significant bit.
	Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part. (This register is only used in split screening modes, and this is not a problem because split screening is not actually used for extended modes. As a result, there is no benefit to extending the existing overflow bits for higher resolutions.)
	When used in cooperation with the Start Address High Register (CR0C) and the Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display whatever data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display whatever data exists in the frame buffer.

2.6.27 CR22 — Memory Read Latch Data Register

I/O (and Memory Offset) Address:	3B5h/3D5h (index=22h)
Default:	00h
Attributes:	Read Only

Bit De	scription
7:0	Memory Read Latch Data. This field provides the value currently stored in 1 of the four memory read latches. Bits 1 and 0 of the Read Map Select Register (GR04) select which of the four memory read latches may be read via this register.