# Intel<sup>®</sup> OpenSource HD Graphics PRM

# Volume 1 Part 3: Graphics Core – Memory Interface and Commands Render Engine

For the all new 2010 Intel Core Processor Family Programmer's Reference Manual (PRM)

March 2010

Revision 1.0



#### Creative Commons License

#### You are free:

to Share — to copy, distribute, display, and perform the work

#### Under the following conditions:

Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any

way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Sandy Bridge chipset family, Havendale/Auburndale chipset family, Intel<sup>®</sup> 965 Express Chipset Family, Intel<sup>®</sup> G35 Express Chipset, and Intel<sup>®</sup> 965GMx Chipset Mobile Family Graphics Controller may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2010, Intel Corporation. All rights reserved.



# **Revision History**

Document Number	Revision Number	Description Re	vision Date
IHD_OS_V1Pt3_3_10	1.0	First Release.	March 2010



# **Contents**

1. Ren	der Engine Command Streamer	5
	gisters in Render Engine	
1.1.1	Introduction	
1.1.2	Virtual Memory Control	
1.1.3	Probe List Registers	
1.1.4	Mode and Misc Ctrl Registers	
1.1.5	RINGBUF — Ring Buffer Registers	
1.1.6	Watchdog Timer Registers	
1.1.7	Interrupt Control Registers	29
1.1.8	Pipelines Statistics Counter Registers	
1.1.9	SO_NUM_PRIMS_WRITTEN— Reported Stream Output Num Primitives Written Counter	er ([DevCTG]
Only)	42	
1.1.10	SO_PRIM_STORAGE_NEEDED — Reported Stream Output Primitive Storage Needed	d Counter
([DevC	TG] Only)	43
1.1.11	Display Related Registers for Flip Queue	44
1.1.12	Predicate Render Registers	
1.1.13	AUTO_DRAW Registers	48
1.1.14	Performance Statistics Registers	51
1.1.15	Frame Buffer Compression Control ([DevCL] Only)	83
1.2 Fei	nce Registers	94
1.2.1	FENCE — Graphics Memory Fence Table Registers	94
1.3 Me	mory Interface Commands for Rendering Engine	96
1.3.1	Introduction	
1.3.2	Software Synchronization Commands	97
1.3.3	MI_ARB_CHECK	98
1.3.4	MI_BATCH_BUFFER_END	99
1.3.5	MI_BATCH_BUFFER_START	100
1.3.6	MI_DISPLAY_FLIP	104
1.3.7	MI_FLUSH	
1.3.8	MI_LOAD_REGISTER_IMM	110
1.3.9	MI_NOOP	
1.3.10	Surface Probing	
1.3.11	MI_REPORT_HEAD	
1.3.12	MI_SEMAPHORE_MBOX	
1.3.13	MI_SET_CONTEXT	
1.3.14	MI_STORE_DATA_IMM	
1.3.15	MI_STORE_DATA_INDEX	
1.3.16	MI_STORE_REGISTER_MEM	
1.3.17	MI_SUSPEND_FLUSH	125
1.3.18	MI_UPDATE_GTT	129
1.3.19	MI_USER_INTERRUPT	
1.3.20	MI_WAIT_FOR_EVENT	131



# 1. Render Engine Command Streamer

# 1.1 Registers in Render Engine

#### 1.1.1 Introduct ion

This chapter describes the memory-mapped registers associated with the Memory Interface, including brief descriptions of their use. The functions performed by some of these registers are discussed in more detail in the Memory Interface Functions, Memory Interface Instructions, and Programming Environment chapters.

The registers detailed in this chapter are used across the Gen6 family of products and are extentions to previous projects. However, slight changes may be present in some registers (i.e., for features added or removed), or some registers may be removed entirely. These changes are clearly marked within this chapter.



## 1.1.2 Virtual Memory Control

#### 1.1.2.1 PP\_DCLV – PPGTT Directory Cacheline Valid Register

	PP_DCLV – PPGTT Directory Cacheline Valid Register
<b>Register Ty</b>	pe: MMIO_CS
Address Of	fset: 2220h
Project:	All
Default Valu	ie: Oh
Access:	[
Size (in bits	): 64
set will trigg (prior to rest context who The context read this reg This registe by a proces	r controls update of the on-chip PPGTT Directory Cache during a context restore. Bits that are er the load of the corresponding 16 directory entry group. This register is restored with context toring the on-chip directory cache itself). This register is also restored when switching to a use LRCA matches the current CCID if the <b>Force PD Restore</b> bit is set in the context descriptor. image of this register must be updated and maintained by SW; SW should not normally need to gister. r can also effectively be used to limit the size of a processes' virtual address space. Any access s that requires a PD entry in a set that is not enabled in this register will cause a fatal error, and he PD entry will be attempted
Bit De	scription
63:32	Reserved Project: All Format: MBZ
31:0	PPGTT Directory Cache Restore       Project:       All       Format       Array:Enable         [132] 16 entries       :
	If set, the [1 <sup>st</sup> 32 <sup>nd</sup> ] 16 entries of the directory cache are considered valid and will be brought in on context restore. If clear, these entries are considered invalid and fetch of these entries will not be attempted.



### 1.1.3 Probe List Registers

Surface probing is a procedure performed at the beginning of a rendering sequence (command buffer) to verify that all required surfaces in a process' virtual address space are actually present in physical memory prior to beginning the sequence. A different process can then be switched to and run while the required surfaces are being brought into memory (by SW). The register work in concert with the probe commands (see Memory Interface Commands for Rendering) to provide this interface. "Slots" are the designated places in a processes' context image where probes (surface base addresses) are stored. The stored probes are used by SW to determine which surfaces a context requires, and are also used by HW to re-validate that surfaces are resident upon a context restore.

See MI\_PROBE in Memory Interface Commands for Rendering for more details.

Note these register should only be used when Surface Fault Enable bit is set in GFX\_MODE

This interface is used to signal page faults that occur during access of per-process virtual graphics memory. A fault of this nature will stall the 3D/Media pipeline behind the fault, and all new TLB requests from anywhere in the pipeline will be stalled. Faults are recorded in a fault log consisting of 32 fault slots. Page faults are non-recoverable events and will cause hardware to hang.

#### 1.1.3.1 **PP\_PFIR – PPGTT Page Fault Indication Register**

	PP_PFIR – PPGTT Page Fault Indication Register
Register Ty	pe: MMIO_CS
Address O	iset: 4510h
Project:	All
<b>Default Val</b>	le: 0000 0000h
Access:	R/WC
Size (in bit	: 32
once all fau between the	contains the flags for page faults. All bits should be cleared at once by writing FFFFFFFh to this registe s have been serviced. No additional bits of this register will become set (signaling additional faults) time the page fault interrupt has been sent to the host and the time the host clears the <b>Fault In Service</b> b s done servicing faults
Bit De	scription
31:0	Page Fault [31:0] Project: All Format: Array:Flag
	Fault indicator for page fault log index [31:0]. When set, this flag indicates that a page fault is outstanding. The invalid page address that was accessed can be read from fault entry [31:0]. SW should clear this bit by writing a '1' to it to indicate to HW that the fault has been serviced (the page has been mapped and should now be valid).



## 1.1.3.2 **PP\_PFD[0:31] – PPGTT Page Fault Data Registers**

	PP_	PFD[0:31	] – PPGTT	Page Fault Da	ta Registe	rs
Register T	ype: MMIO	CS				
Address O	ffset: 4580h					
Project:	All					
Security:	None					
Default Val	lue: 0000 6	3820h				
Access:	RO					
Size (in bit	s): 32					
The GTT P	age Fault Log	entries can be	e read from these r	egisters.		
 45FCh-45F Bit De 31:12	-	Page Addres		scription		
	Project:		All			
	Address:		GraphicsAddress	s[31:12]		
	a valid fault		y if the bit in the C	ddress for this Fault L GTT Page Fault Indicat		



## 1.1.3.3 BB\_PREEMPT\_ADDR—Batch Buffer Head Pointer Preemption Register

BB_PR	EEMPT_ADDR—Batch Buffer Head Pointer Preemption Register					
Register Ty	pe: MMIO_CS					
Address Of	2148h					
Project:	All					
Default Valu	ie: 0000 0000h					
Access:	RO					
Size (in bits	): 32					
the head poi This register <b>Programmir</b>	register was valid. The value of the pointer below will be the address of the MI_ARB_CHECK that caused nter to move. is invalid if the previous preemption due to an MI_ARB_CHECK executed in the ring. <b>ng Restriction:</b> should NEVER be programmed by driver, this is for HW internal use only.					
Bit De	scription					
31:2	Batch Buffer Head         Project:         All         Format:         GraphicsAddress[31:2]           Pointer         This field specifies the DWord-aligned Graphics Memory Address MI_ARB_CHECK in a batch buffer where the UHPTR register was valid.					
1:0	Reserved Project: All Format: MBZ					



### 1.1.3.4 RING\_BUFFER\_HEAD\_PREEMPT\_REG

		RING	BUFF	ER_HE	AD_PREE	MPT_REG
Register T	ype: N	MIO_CS				
Address O	offset: 2	14Ch				
Project:	А	I				
Default Va	lue: 0	000 0000h				
Access:	R	0				
Size (in bit	t <b>s):</b> 3	2				
the batch b	uffer ther		e register v			the MI_ARB_CHECK is executed as part of the command past the batch buffer start
Programm	ing Rest	riction:		ed by driver,	this is for HW	internal use only.
Programm	ing Rest	riction:		ed by driver,	this is for HW	internal use only.
Programm This registe	ing Rest	iction: NEVER be pr		ed by driver, Format:		internal use only.
Programm This registe Bit De	ing Rest er should Reserv	iction: NEVER be pr	ogramme All	<b>,</b>	scription	internal use only.
Programm This registe Bit De 31:21	ing Rest er should Reserv	riction: NEVER be pr ed Project: oted Head Offse	ogramme All	<b>,</b>	scription	internal use only.
Programm This registe Bit De 31:21	ing Rest er should Reserv Preem	riction: NEVER be pr ed Project: oted Head Offse	ogramme All et	<b>,</b>	scription	internal use only.
Programm This registe Bit De 31:21	ing Rest er should Reserv Project Format This fie	riction: NEVER be pr ed Project: oted Head Offse ld contains the l	All All All U19 Head poin	Format:	scription MBZ he ring when the	



F	Ring/Batcl	n Indicator	Project: Al	II Format:	Enable
ſ	Value Na	me	Description	Project	
	0h	Ring	MI_ARB_CHECK was executed in ring and caused head pointer to be updated.	All	
	1h	Batch	MI_ARB_CHECK was executed in batch and caused head pointer to be updated.	All	



## 1.1.4 Mode and Misc Ctrl Registers

## 1.1.4.1 GFX\_MODE – Graphics Mode Register

	GFX_MODE
Register Ty	pe: MMIO
Project:	All
Default Valu	ie:
Access:	R/W
Size (in bits	): 32
Trusted Typ	pe: 1
0	contains a control bit for the 2-level PPGTT functions. This register is not saved/restored with context. is not reset with single-engine GFX reset; it is only reset by a global graphics reset (all engines including
Bit	Description
31:16	Mask Bits
	Format: Mask[15:0]
	Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)
14:0	Reserved Project: All Format: MBZ
12	Surface Fault Enable Project: All Format U1
	: When set, surface and page fault will be handled in HW. It is undefined to use MI_PROBE and MI_UNPROBE if this bit is clear
	0: surface/page fault handling disabled (default)



			GFX_MODE	
11	Replay Mod	le		
	Project:	All		
	Default Valu	e: 1h	midtriangle	
	Mask:	ММІС	D(0x2000)#16	
	Format:	U1	Contex Granul	tt Switch arity
	This field co preempted		arity of the replay mechanism when coming bac	ck into a previously
	Value Na	me	Description	Project
	Oh	mid-triangle preemption	Super span Level. Pipeline is not flushed. This implies commands parsed are executed speculatively and may not complete before a context switch.	All
	1h mid-c	mdbuffer preemption	Drawcall Level. Pipeline is flushed before switching to the next context. Commands parsed are commited to completing before a context switch	All
		ning Notes		
10	• A	fixed function pip	e flush is required before modifying this field -triangle is required the bit must be set.	
10	A Unless pre	fixed function pip e-emption at a mid		
10 9	A     Unless pre     Per-Proces	fixed function pip e-emption at a mid		
	A Unless pre Per-Proces Project:	fixed function pip e-emption at a mid ss GTT Enable All	-triangle is required the bit must be set.	
	A     Unless pre     Per-Proces     Project:     Default Value	fixed function pip e-emption at a mid ss GTT Enable All ue: 0h	-triangle is required the bit must be set.	
	A Unless pre Per-Proces Project:	fixed function pip e-emption at a mid ss GTT Enable All	-triangle is required the bit must be set.	rocess GTT Enable
	A     Unless pre     Per-Proces     Project:     Default Value	fixed function pip e-emption at a mid ss GTT Enable All ue: 0h	-triangle is required the bit must be set.	rocess GTT Enable Project
	A     Unless pre     Per-Proces     Project:     Default Valu     Format:	fixed function pip e-emption at a mid es GTT Enable All ue: 0h Enal	-triangle is required the bit must be set. Disabled	1
	A     Unless pre     Per-Proces     Project:     Default Value     Value	fixed function pip e-emption at a mid ss GTT Enable All ue: 0h Enal Name	-triangle is required the bit must be set.  Disabled  Description  When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space in Basic	Project



#### 1.1.4.2 INSTPM—Instruction Parser Mode Register

INSTPM—Instruction Parser Mode Register				
Register Type:	MMIO_CS			
Address Offset:	20C0h			
Project:	All			
Default Value:	0000000h			
Access:	R/W			
Size (in bits):	32			
Trusted Type:	1			

The INSTPM register is used to control the operation of the Instruction Parser. Certain classes of instructions can be disabled (ignored) – often useful for detecting performance bottlenecks. Also, "Synchronizing Flush" operations can be initiated – useful for ensuring the completion (vs. only parsing) of rendering instructions.

#### Programming Notes:

- If an instruction type is disabled, the parser will read those instructions but not process them.
- Error checking will be performed even if the instruction is ignored.
- All Reserved bits are implemented.
- This Register is saved and restored as part of Context.

Bit De	scription					
31:16	Mask Bits					
	Format: Mask[15:0]					
	<b>Masks:</b> These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.					
15:12	Reserved Project: All Format: MBZ					
11	CLFLUSH Toggle Project: All Format: U32					
	BitFieldDesc					
10	This bit changes polarity each time the MI_CLFLUSH command completes					
9:7	Reserved Project: All Format: MBZ					
6	CONSTANT_BUFFER Address Project: All Format: U1 Offset Disable					
	When this bit is set, the 3DSTATE_CONSTANT_* Buffers' Starting Address is used as a true GraphicsAddress (not an offset). No bounds checking will be performed during access.Format = Disable					



	INSTPM—Instr	uction Pa	rser l	Mode Re	egister	
5	Sync Flush Enable	Project:	All	Format:	U1	
	This field is used to request a Sync before completing the operation. S					
	Programming Note:					
	• The command parser must be <b>Rings</b> bit in register <b>MI_MO</b> Sync Flush be issued by settin complete, the command parse to follow restriction above or	<b>DE</b> . Only after ng this bit. Once or is re-enabled	r observii e this bit by cleari	ng <b>Rings Idl</b> e becomes cle	e set in <b>MI_MODE</b> can ar again, indicating flush	
	Format = Enable (cleared by HW)					
3	Blt Instruction Disable	Project:	All	Format:	U1	
	This bit instructs the Renderer instr not execute them.	ruction parser to	o parse a	nd error-cheo	k BLT instructions, but	
	Format = Disable					
2	Format = Disable 3D Rendering Instruction Disable	Project:	All	Format:	U1	
2		ruction parser to This bit must a	o parse a Iways be	nd error-cheo set by softwa	sk 3D Rendering are if <b>3D State</b>	
2	3D Rendering Instruction Disable This bit instructs the Renderer instru- instructions, but not execute them. Instruction Disable is set. Setting	ruction parser to This bit must a	o parse a Iways be	nd error-cheo set by softwa	sk 3D Rendering are if <b>3D State</b>	
2	3D Rendering Instruction Disable This bit instructs the Renderer instru- instructions, but not execute them. Instruction Disable is set. Setting allowed.	ruction parser to This bit must a	o parse a Iways be	nd error-cheo set by softwa	sk 3D Rendering are if <b>3D State</b>	
	3D Rendering Instruction Disable This bit instructs the Renderer instru- instructions, but not execute them. Instruction Disable is set. Setting allowed. Format = Disable	Project: Tuction parser to This bit must al this bit without Project: ruction parser to	All parse a	nd error-chec set by softwa D State Inst Format: nd error-chec	k 3D Rendering are if <b>3D State</b> ruction Disable <i>is</i> U1 k 3D State instructions,	2)
	3D Rendering Instruction Disable         This bit instructs the Renderer instruinstructions, but not execute them.         Instruction Disable is set. Setting allowed.         Format = Disable         3D State Instruction Disable         This bit instructs the Renderer instruction bit instruction Disable	Project: Tuction parser to This bit must al this bit without Project: ruction parser to	All parse a	nd error-chec set by softwa D State Inst Format: nd error-chec	k 3D Rendering are if <b>3D State</b> ruction Disable <i>is</i> U1 k 3D State instructions,	2)
	3D Rendering Instruction Disable         This bit instructs the Renderer instruinstructions, but not execute them.         Instruction Disable is set. Setting allowed.         Format = Disable         3D State Instruction Disable         This bit instructs the Renderer instruction bit instructs the Renderer instruction bit show is also set.	Project: Tuction parser to This bit must al this bit without Project: ruction parser to	All parse a	nd error-chec set by softwa D State Inst Format: nd error-chec	k 3D Rendering are if <b>3D State</b> ruction Disable <i>is</i> U1 k 3D State instructions,	2)
1	3D Rendering Instruction Disable         This bit instructs the Renderer instruinstructions, but not execute them.         Instruction Disable is set. Setting allowed.         Format = Disable         3D State Instruction Disable         This bit instructs the Renderer instruction Disable         This bit instructs the Renderer instruction bit instructs the Renderer instruction bit show is also set.         Format = Disable         Texture Palette Load Instruction	Project: Project: Project: Project: Project:	All All	Format: Format:	U1 ck 3D Rendering are if <b>3D State</b> <b>ruction Disable</b> <i>is</i> U1 ck 3D State instructions, <b>nstruction Disable</b> (bit ) U1	2)



## 1.1.4.3 EXCC—Execute Condition Code Register

		EXCC-	-Execut	te Condit	ion C	ode Re	gis	ter	
Register Ty	pe: MMIO	CS							
Address O	ffset: 2028h								
Project:	All								
<b>Default Val</b>	ue: 000000	00h							
Access:	R/W,R0	С							
Size (in bit	s): 32								
<b>Trusted Ty</b>	<b>pe:</b> 1								
commands. evaluates to into arbitrat	An MI_WAIT	<b>FOR_EVEN</b> nstruction is d elected condit	NT instructi liscarded if tion evalua	ion excludes the condition tes to a "0".	the exe n evalu	ecuting rin ates to a '	ng fro '0''. C	m arbitration Once excluded	FOR_EVENT if the selected even a ring is enabled
Bit De					criptio	*			
31:16	Mask Bits								
	Format:	Ν	Mask[15:0]						
	bits clear the	s serves as a e correspond se bits always	ing bit in t	he field 15:0					any of these
15:12	Reserved	Project:	All	Format:	ME	Z			
11	Pending Ind	irect State Di	rtv Bit			Drai	aat	All Format	
						Proj :	ect	An i onnat	U32
	This field ke	eps track of v	whether or	not an indir n a context	ect sta save c	: ate pointe	er coi	:	een parsed in
10:7	This field ke the current o	eps track of v	whether or rs either o	on a context	save c	: ate pointe	er coi ly thi	: nmand has b	een parsed in
10:7	This field ke the current of Pending Ind This field system. Whe	eps track of v context. Clea irect State Co keeps track c en the registe	whether or rs either o punter of the max	on a context Project: imum numb	save c All er of ir	: ate pointe r explicit Format : ndirect sta	er coi ly thi U32 ate p	: mmand has b rough a flush ointers pendi	een parsed in command
	This field ke the current of Pending Indi This field system. Whe This field is	eps track of v context. Clea irect State Co keeps track o en the registe Read-Only	whether or rs either o ounter of the maxies r is saved	n a context Project: imum numb /restored, it	save o All er of ir saves	: ate pointe or explicit Format : ndirect sta either a v	er coi ly thi U32 ate p	: mmand has b rough a flush ointers pendi	een parsed in command
10:7	This field ke the current of Pending Ind This field system. Whe	eps track of v context. Clea irect State Co keeps track c en the registe	whether or rs either o punter of the max	on a context Project: imum numb	save c All er of ir	: ate pointe or explicit Format : ndirect sta either a v	er coi ly thi U32 ate p	: mmand has b rough a flush ointers pendi	een parsed in command
	This field ke the current of Pending Ind This field system. Whe This field is Reserved	eps track of v context. Clea irect State Co keeps track o en the registe Read-Only	whether or rs either o ounter of the maxie r is saved All	n a context Project: imum numb /restored, it	save o All er of ir saves	: ate pointe or explicit Format : ndirect sta either a v	er coi ly thi U32 ate p	: mmand has b rough a flush ointers pendi	een parsed in command



## 1.1.4.4 NOPID — NOP Identification Register

	NOPID — NOP Identification Register
Register Type	e: MMIO_CS
Address Offs	et: 2094h
Project:	All
<b>Default Value</b>	: 0000000h
Access:	RO
Size (in bits):	32
<b>Trusted Type</b>	: 1
The NOPID re	egister contains the Noop Identification value specified by the last MI_NOOP instruction that enabled
this register to	be updated.
-	This register <i>cannot</i> be used when enabling the RC6 graphics power state. As an alternative, the ring <i>II_LOAD_REGISTER_IMM</i> to offset 0x21AC, 19:0 instead of MI_NOOP
Bit De	scription
31:22 <b>R</b>	Reserved Project: All Format: MBZ



#### 1.1.4.5 FBC RT BASE ADDRESS REGISTER

			RT_BASE_ADDR_REGISTER	
<b>Register Typ</b>	pe: MMI	C		
Address Offs	<b>set:</b> 2128	h [All]		
Project:	All			
Default Value	le:			
Access:	Read	/32 bit Write		
Size (in bits)	32			
This Register	r is saved a	nd restored as part	of Context.	
Bit De			scription	
31:12	4KB aligne	ed Base4KB aligne	d Base Address as mapped in the PPGTT OR in the	
	back-buffe programm in the PPG base addro be only pr that rende Format:	er (a flip target). It of ed before any drav GTT OR in the GGT ess must be the on ogrammed once pe r target base addre Base	This base address must be the one that is either front b can be only programmed once per context. It must be call binding that render target base address.Address a f. For the render target. This register must be programm e that is either front buffer or the back-buffer (a flip targ er context. It must be programmed before any draw call ss. Address[31:12] ponding data bit. Reads to this field returns zero.	as mapped ned. This get). It can
	Reserved	Project: Al		
		··· <b>·</b>		
	Project: Default Val Format:	Buffer Target ILK ue: 0h Enal	ble	
	Value	Name	Description	Project
	0h		FBC is targeting the Back Buffer for compression. This buffer <b>can</b> be cached in the MLC/LLC, so a GFDT flush is required before FBC can begin compression.	ILK+
	1h		FBC is targeting the Font Buffer for compression. This buffer cannot be cached in the MLC/LLC. FBC compression can begin after any RC flush.	ILK+
		-	Idress Valid for FBC	
	Project:	ILK		
	efault Valu			
F F	ormat:	Enabl	e	
	Value	Name	Description	Project

٦



	FBC_RT_BASE	_ADDR_REGISTER	
0h		ss in this register [31:12] is not valid and 3C will not get any modifications from	ILK+
1h	HW needs t	ess in this register [31:12] is valid and to compare the current render target ss with this base address to provide ns to FBC.	ILK+

## 1.1.4.6 RVSYNC – Render/Video Semaphore Sync Register

	RVSYNC – Render/Video Semaphore Sync Register
Register Ty	ype: MMIO_CS
Address Of	Offset: 2040h
Project:	All
Default Val	lue: 0000000h
Access:	R/W
Size (in bits	ts): 32
Trusted Ty	/pe: 1
This registe	er is written by VCS, read by CS.
Bit De	scription
31:0	Semaphore Data
	Semaphore data for synchronization between render engine and video codec engine.



### 1.1.5 **RINGBUF** — Ring Buffer Registers

See the "Device Programming Environment" chapter for detailed information on these registers

#### 1.1.5.1 RING\_BUF FER\_TAIL

			RIN	G_BUFFEI	R_TAIL	
Register Ty	pe: MMI	D_CS				
Address Of	-	h				
Project:	All					
Default Valu	ue: 0000	0000h				
Access:	R/W					
Size (in bits	<b>s):</b> 32					
Programmin restrictions o instructions.	g Interface	chapter for a de nent of ring buf	tailed descriffer memory	ription of the p y, arbitration r	arameters and in	control information. Refer to the specified in this ring buffer register set, a how the ring buffer can be used to pass bled. A Ring Buffer can be enabled when
Bit De				so	ription	
31:21	Reserved	Project:	All	Format:	MBZ	
20:3	Tail Offset					
	Project:		All			
	Format:		U18			QWord Offset
						instructions placed in the ring buffer alid QWord of instructions. In other

This field is written by software to specify where the valid instructions placed in the ring bufferend. The value written points to the QWord past the last valid QWord of instructions. In otherwords, it can be defined as the next QWord that software will write instructions into. Softwaremust write subsequent instructions to QWords following the Tail Offset, possibly wrappingaround to the top of the buffer (i.e., software can't skip around within the buffer). Note that allDWords prior to the location indicated by the Tail Offset must contain valid instruction data –which may require instruction padding by software. See Head Offset for more information.2:0ReservedProject:AllFormat:MBZ



#### 1.1.5.2 RING\_BUF FER\_HEAD

Register Type:	MMIO_CS
Address Offset:	2034h
Project:	All
Default Value:	0000000h
Access:	R/W
Size (in bits):	32

command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the *Programming Interface* chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

Ring Buffer Head Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.

Bit De			scription
31:21	Wrap Count		
	Project:	All	
	Default Value:	0h	
	Format:	U11	count of ring buffer wraps
	to the start (i.e., w effectively creates	henever it wraps back to a virtual 4GB Head "Poi	e Head Offset wraps from the end of the buffer back 0). Appending this field to the Head Offset field nter" which can be used as a tag associated with Irap Count itself will wrap to 0 upon overflow.



			RIN	G_BUFFER	_HEAD			
20:2	Head Offset							
	Project:		All					
	Format:		U19			DV	Vord Offset	
	this field to Offset while offset as it e point the rin	select the firs the RB is en xecutes instru- ng buffer is co	t DWord abled is U uctions –	e <i>next</i> instructi l to be parsed o UNDEFINED). until it reaches l "empty".	nce the RB is e Subsequently	nabled. ( , the devi	(Writing the ce will incren	Head nent this fset. At this
	Programm	ing Notes						Project
	A RB ca	n be enabled	empty o	r containing so	me number of	valid inst	tructions.	All
1	Reserved	Project:	All	Format:	MBZ			
0	Wait for Cor	ndition Indica	tor		Project:	All	Format:	Enabled
				ndicate whethe		mmand s	treamer is cu	urrently

#### 1.1.5.3 RING\_BUF FER\_START

### RING\_BUFFER\_START



			RINO	G_BUFFEF	צ_ST	ART	Г								
Register Ty	ype: MMI	D_CS													
Address O	ffset: 2038	h													
Project:	All														
<b>Default Val</b>	ue: 0000	0000h													
Access:	R/W														
Size (in bit	<b>s):</b> 32														
buffer is de control infe	efined by a ormation. F	Dword regis	ster set tha	at includes sta	rting	addre	ss, le	ength	, hea	id of	ffset	t, tai	l offs	et, an	d
specified in and in how	n this ring b	uffer register	r set, restri	ctions on the s instructions	place	ment									
specified in and in how Bit De	n this ring k v the ring bu	uffer register ffer can be u	r set, restri	ctions on the s instructions	place	ment									
specified in and in how	n this ring b the ring bu Starting A	uffer register ffer can be u	r set, restri sed to pas	ctions on the s instructions	place	ment									
specified in and in how Bit De	n this ring by the ring by Starting A Project:	uffer register ffer can be u	r set, restri sed to pas	ctions on the s instructions s	place	ment									
specified in and in how Bit De	the ring by Starting A Project: Address:	uffer register ffer can be u ddress	r set, restri sed to pas All Graphics	ctions on the s instructions s s Address[31:1	place	ment									
specified in and in how Bit De	Starting A Project: Address: Surface Ty	uffer register ffer can be u ddress pe:	All Graphics RingBuff	ctions on the s instructions s s Address[31:1 fer	place criptio	ment o	of rir	ng bu	ffer r	nem	iory,	, arb	bitrati	on ru	
specified in and in how Bit De	Starting A Project: Address: Surface Ty This field	uffer register ffer can be u ddress pe:	All Graphics RingBuff s 31:12 of t	ctions on the s instructions s Address[31:1 fer the 4KB-aligne	place criptio	ment o	of rir	ng bu	ffer r	nem	iory,	, arb	bitrati	on ru	
specified in and in how Bit De	Starting A Project: Address: Surface Ty This field Address	uffer register ffer can be u ddress pe: specifies Bits its 31 down	All Graphics RingBuff s 31:12 of t to 29 must	ctions on the s instructions s Address[31:1 fer the 4KB-aligne	2]	on	of rir Grap	hics .	ffer r	nem	iory,	, arb	bitrati	on ru	
specified in and in how Bit De	Starting A Project: Address: Surface Ty This field Address All ring Ring B	uffer register ffer can be u ddress pe: specifies Bits bits 31 down buffer pages	All Graphics RingBuff s 31:12 of t to 29 must must map es are alwa	ctions on the s instructions sAddress[31:1 fer the 4KB-alignet be zero.	place criptio 2] ed sta ory (u throu	nent on on rting ( incach	of rir Grap ned) e glo	hics , page	Addr s.	ress	of th	, arb	ing b	on ru	



#### 1.1.5.4 RING\_BUF FER\_CONTROL

			RING_	BUFFER	_CONT	ROL		
Register T	ype: MMIO	CS						
Address O	ffset: 203Ch							
Project:	All							
Default Va	lue: 00000	000h						
Access:	R/W							
Size (in bit	<b>s):</b> 32							
Programmi	on the placeme	apter for a d	etailed des	cription of the	e paramete	ers specified	d in this ring b	can be used to pass
Bit De					scription			
					•••••			
31:21	Reserved	Project:	All				Format:	MBZ
31:21 20:12	Reserved Buffer Leng	•	All				Format:	MBZ
		•	All				Format:	MBZ
	Buffer Leng	•						
	Buffer Leng Project:	•	All					MBZ 4 KB pages
	Buffer Leng Project: Format: Range	th	All U9 01FF			ing buffer i	Count of	4 KB pages
	Buffer Leng Project: Format: Range This field is	th written by S	All U9 01FF SW to spec		th of the r	ing buffer i		4 KB pages
	Buffer Leng Project: Format: Range This field is	th written by S	All U9 01FF SW to spec	cify the lengt = 512 pages	th of the r	ing buffer i Boolean	Count of in 4 KB Pages	4 KB pages
20:12	Buffer Leng Project: Format: Range This field is Range = [0 RB Wait Indicates th Software ca	th written by \$ = 1 page = 4 at this ring h n write a "1'	All U9 01FF SW to spec KB, 1FFh Project: nas execut ' to clear t	cify the lengt = 512 pages All ted a WAIT_f his bit, write	th of the r = 2 MB] Format: FOR_EVE	Boolean NT instruct s no effect	Count of in 4 KB Pages tion and is cu	4 KB pages s. urrently waiting. B is waiting for



1	Automatic I	Report Head Pointer							
	Project: All								
	"Head Poin Status Page	ter" register (register DWord	I the automatic "reporting" (write) of this ring 1) to the corresponding location within the Ha ther be disabled or enabled at 4KB, 64KB or 1	ardware					
	Value Na	me	Description	Projec					
	0h	MI_AUTOREPORT_OFF	Automatic reporting disabled	All					
	1h	MI_AUTOREPORT_64KB	Report every 16 pages (64KB)	All					
	2h	2h Reserved Reserved							
	3h MI_	AUTOREPORT_128KB	Report every 32 pages (128KB)	All					
	Programm	ning Notes		Project					
	reporting only 16KE the PP HV above-me	is desired, this field must be s 8 in size. The head pointer wil V Status Page when it passes	Space bit is set and automatic head set to option 1 since the ring buffer will be I be reported to the head pointer location in each 4KB page boundary. When the will behave just as on the prior devices (as report on 64KB boundary.	All					
	Ring Buffer	Enable Project: All	Format: Enable	1					
			s ring buffer. It can be enabled or disabled re ending. If disabled and the ring head equals ri						



## 1.1.5.5 UHPTR — Pending Head Pointer Register

		UHPTF	R — Per	nding Head	Pointer F	Register	
Register Ty Address O Project: Default Val Access: Size (in bit	ffset: 2134h All lue: 0000 00 R/W						
Bit De				sc	ription		
31:3		represents	the GFX a	Address[31:3] Iddress offset I_ARB_CHECH		tion should continu	ue in the ring
2:1	Reserved	Project:	All	Format:	MBZ		
0	MI_ARB_CHI	: t by the soft ECK comma	and is pars		mand stream	reset by hardware v ner. The hardware enerated.	
	Value Na	me	De	scription			Project
	Oh					register, resume n in the ring buffer	All
	1h			licates that the ogrammed in t		ated head pointer	All



### 1.1.6 Watchdog Timer Registers

These 2 registers together implement a watchdog timer. Writing ones to the control register enables the counter, and writing zeroes disables the counter. The  $2^{nd}$  register is programmed with a threshold value which, when reached, signals an interrupt then resets the counter to 0. Program the threshold value before enabling the counter or extremely frequent interrupts may result.

Note that the counter itself is not observable. It increments with the main render clock.

#### 1.1.6.1 PR\_CTR\_CTL—Render Watchdog Counter Control

	PR_CTR_C	L-Render Wat	chdog Cou	Inter Control	
Register T	ype: MMIO_CS				
Address O	ffset: 2178h				
Project:	All				
Default Val	lue: 0000 0001h				
Access:	R/W				
Size (in bit	<b>s):</b> 32				
Bit De		ş	scription		
31:0	Counter logic op	Project:	All	Format:	U32
	This field specifies the action this register causes a core			generate interrupts.	Writing 0 into
	Writing 1 into this register c	auses a core render clo	ock counter to I	be stopped and reset t	o 0.



## 1.1.6.2 PR\_CTR\_THRSH— Render Watchdog Counter Threshold

	PR_CTR_THRSH-	-Render Wat	tchdog Cou	unter Threshold	l					
Register T	ype: MMIO_CS									
Address O	ffset: 217Ch	217Ch								
Project:	All									
Default Va	lue: 0014 5855h									
Access:	R/W									
Size (in bit	s): 32									
Bit De		:	scription							
31:0	Counter logic Threshold	Project:	All	Format:	U32					
	This field specifies the threshold counter before generating an in threshold is reached, rolls over Notify" interrupt since this watch pipeline.	terrupt. The counter and starts counting	er in hardware g g again. The in	generates an interrupt terrupt generated is th	when the ne "Media Hang					

#### 1.1.6.3 PR\_CTR—Render Watchdog Counter

		PR	_CTR—Render V	Vatchdog Co	ounter		
Register Ty		MMIO_CS					
Address O	ffset:	2190h					
Project:		All					
<b>Default Val</b>	ue:	0000 0000h					
Access:		RO					
Size (in bits	s):	32					
Bit De				scription			
31:0	Cour	nter Value	Project:	All	Format:	U32	
	This	register reflects the	render watchdog count	er value itself.			



# 1.1.7 Interrupt Control Registers

The Interrupt Control Registers described below all share the same bit definition. The bit definition is as follows:

#### **Bit Definition for Interrupt Control Registers**

Bit De	scription
31:9	Reserved. MBZ These bits may be assigned to interrupts on future products/steppings.
8	Context Switch Interrupt: Set when a context switch has just occurred.
7	Page Fault: This bit is set whenever there is a pending PPGTT (page or directory) fault.
6	<b>Timeout Counter Expired:</b> Set when the render pipe timeout counter (0x02190) has reached the timeout thresh-hold value (0x0217c).
5	Reserved. MBZ These bits may be assigned to interrupts on future products/steppings.
4	<b>PIPE_CONTROL Notify Interrupt:</b> The Pipe Control packet (Fences) specified in <i>3D pipeline</i> document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.
3	<b>Render Command Parser Master Error:</b> When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur.
	Page Table Error: Indicates a page table error.
	Instruction Parser Error: The Renderer Instruction Parser encounters an error while parsing an instruction.
2	<b>Sync Status:</b> This bit is set in the Hardware Status Page DW offset 0 when the Instruction Parser completes a flush with the sync enable bit active in the INSTPM register. The toggle event will happen after the render engine is flushed. The HW Status DWord write resulting from this toggle will cause the CPU's view of graphics memory to be coherent as well (flush and invalidate the render cache). It is the driver's responsibility to clear this bit before the next sync flush with HWSP write enabled
0	<b>Render Command Parser User Interrupt:</b> This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Render Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.



The following table specifies the settings of interrupt bits stored upon a "Hardware Status Write" due to ISR changes:

Bit	Interrupt Bit	ISR bit Reporting via Hardware Status Write (when unmasked via HWSTAM)
8	<b>Context Switch Interrupt:</b> Set when a context switch has just occurred.	Not supported to be unmasked
7	<b>Page Fault:</b> This bit is set whenever there is a pending PPGTT (page or directory) fault.	Set when event occurs, cleared when event cleared
6	Media Decode Pipeline Counter Exceeded Notify Interrupt: The counter threshold for the execution of the media pipeline is exceeded. Driver needs to attempt hang recovery.	Not supported to be unmasked
5	Reserved	
4	PIPE_CONTROL packet - Notify Enable	0
3	Master Error	Set when error occurs, cleared when error cleared
2	Sync Status	Toggled every SyncFlush Event
0	User Interrupt	0



#### 1.1.7.1 HWSTAM — Hardware Status Mask Register

		Hardware Stat	us Mask Register
Register Ty	ype: MMIO_CS		
Address O	ffset: 2098h		
Project:	All		
Default Val	lue: FFFF FFFF	1	
Access:	R/W, RO		
Size (in bit	<b>s):</b> 32		
<b>Trusted Ty</b>	r <b>pe:</b> 1		
write cycle). to the ISR lo	Any unmasked inter- ocation (within the n	errupt bit (HWSTAM bit s nemory page specified by	Register from generating a "Hardware Status Write" (PCI et to 0) will allow the Interrupt Status Register to be written the Hardware Status Page Address Register) when that
write cycle) to the ISR lo Interrupt Sta	. Any unmasked inte ocation (within the n atus Register bit char	errupt bit (HWSTAM bit s nemory page specified by nges state.	et to 0) will allow the Interrupt Status Register to be written
write cycle) to the ISR lo Interrupt Sta	. Any unmasked inte ocation (within the n atus Register bit char	errupt bit (HWSTAM bit s nemory page specified by nges state.	et to 0) will allow the Interrupt Status Register to be written the Hardware Status Page Address Register) when that
write cycle), to the ISR lo Interrupt Sta Programmin	. Any unmasked inte ocation (within the n atus Register bit char	errupt bit (HWSTAM bit s nemory page specified by nges state. interrupt to the HWSP, th	et to 0) will allow the Interrupt Status Register to be written the Hardware Status Page Address Register) when that e corresponding IMR bit must also be clear (enabled).
write cycle), to the ISR lo Interrupt Sta Programmin Bit De	Any unmasked inter- ocation (within the n atus Register bit chan ng Note: to write the	errupt bit (HWSTAM bit s nemory page specified by nges state. interrupt to the HWSP, th	et to 0) will allow the Interrupt Status Register to be written the Hardware Status Page Address Register) when that e corresponding IMR bit must also be clear (enabled).
write cycle), to the ISR lo Interrupt Sta Programmin Bit De	Any unmasked inter- ocation (within the n atus Register bit chan ng Note: to write the Hardware Status	errupt bit (HWSTAM bit s nemory page specified by nges state. interrupt to the HWSP, th Mask Register	et to 0) will allow the Interrupt Status Register to be written the Hardware Status Page Address Register) when that e corresponding IMR bit must also be clear (enabled).
write cycle), to the ISR lo Interrupt Sta Programmin Bit De	Any unmasked inter- ocation (within the n atus Register bit chan ng Note: to write the Hardware Status Project:	errupt bit (HWSTAM bit s nemory page specified by nges state. interrupt to the HWSP, th Mask Register All	et to 0) will allow the Interrupt Status Register to be written the Hardware Status Page Address Register) when that e corresponding IMR bit must also be clear (enabled). scription



1.1.7.2	2 IMR—In	terrupt Mas	sk Register		
		IMR-	-Interrupt	Mask Register	
Register Ty	pe: MMIO	_CS			
Address O	ffset: 20A8h	1			
Project:	All				
<b>Default Val</b>	ue: FFFF	FFFFh			
Access:	R/W, I	20			
Size (in bits	s): 32				
"Unmasked	" bits will be re	eported in the IIR, p	ossibly triggering	ot Status Register bits are "masked" or g a CPU interrupt, and will persist in the therefore cannot generate CPU interru	e IIR until cleared
Bit De				scription	
31:0	Interrupt Ma	ask Bits			
	Project:	All			
	Default Valu	e: FFFF	FFFFh		
	Format:	Array mask	of interrupt bits	Refer to Table 3-4 in Interrupt Contro section for bit definitions	l Register
		ntains a bit mask wl ths in teh Interrupt (		ch interrupt bits (from the ISR) are repo are RO	rted in the IIR.
	Value Na	me	Description		Project
	0h	Not Masked	Will be reporte	ed in the IIR	All
	1h	Masked	Will not be rep	ported in the IIR	All
			•		



#### 1.1.7.3 Hardware-Detected Error Bit Definitions (for EIR, EMR, ESR)

This section defines the Hardware-Detected Error bit definitions and ordering that is common to the EIR, EMR and ESR registers. The EMR selects which error conditions (bits) in the ESR are reported in the EIR. Any bit set in the EIR will cause the Master Error bit in the ISR to be set. EIR bits will remain set until the appropriate bit(s) in the EIR is cleared by writing the appropriate EIR bits with '1'.

The following table describes the Hardware-Detected Error bits:

#### Hardware-Detected Error Bits

Bit De	scription
31:5	Reserved: MBZ
4	<b>Page Table Error</b> : This bit is set when a Graphics Memory Mapping Error is detected. The cause of the error is indicated (to some extent) in the PGTBL_ER register.
	Note: This error indications can not be cleared except by reset (i.e., it is a fatal error).
	1 = Page table error
3	<b>Memory Privilege Violation Error.</b> This bit is set if a command in a non-secure batch buffer attempts an operation to the GGTT (this can only happen in commands that contain a PPGTT vs. GGTT selector). The command will be executed as if the selector bit indicated PPGTT and parsing will continue.
2	<b>Command Privilege Violation Error.</b> This bit is set if a command classified as privileged is parsed in a non-secure batch buffer. The command will be converted to a NOOP and parsing will continue.
1	Reserved: MBZ



#### 1.1.7.3.1 EIR — Error Identity Register

			EIR -	– Error Iden	tity	Register	•		
Register Ty	/pe: MMIO	_CS							
Address O	ffset: 20B0h	1							
Project:	All								
Default Val	ue: 0000 (	0000h							
Access:	R/W, I	२०							
Size (in bit	,								
will cause th	ne Master Erro		R to be	s of Hardware-De set. The EIR ree					
Bit De				9	script	ion			
31:16	Reserved	Project:	All	Format:	Ν	1BZ			
15:0	Error Identi	ty Bits							
	Project:		All						
	Default Valu	e:	0h						
	Format:	Format: Array of Error See Table 1 5. Hardware-Detected Error Bits condition bits							
	register. (Se reported in software mu	e Hardware-D he Master Err ust first clear th	etecte or bit c ne erro	ent values of ESI d Error Bits). The f the Interrupt Sta r by writing a '1' to clear the Master	e logic atus R o the a	cal OR of all legister. In appropriate	(defined) bi order to clea bit(s) in this	ts in this r ar an error field. If re	egister is condition, equired,
	Value Na	me		Description					Project
	1h	Error occurre	ed	Error occurred					All
	Programm	ning Notes							Project
				se that error cond not be cleared ex					All



#### 1.1.7.3.2 EMR—Error Mask Register

			EMR	-Error	Mas	k Re	giste	r				
Register Ty	pe: MMIO	_CS										
Address O	ffset: 20B4h	ı										
Project:	All											
Default Val	ue: FFFF	FFFFh										
Access:	R/W, I	RO										
Size (in bit	s): 32 egister is used											
nterrupt, an	" bits will be re nd will persist annot generate	in the EIR un	til cleared	l by softwar	re. "M	asked	l" bits v	/ill not b	e repo	rted in t		
Bit De					so	riptic	on					
31:16	Reserved	Project:	All	Forr	mat:	ME	3Z					
15:0	Error Mask	Bits										
15:0	Error Mask Project:	Bits	All									
15:0			All FFFF FI	FDFh								
15:0	Project:		FFFF FI Array of			e Tal	ble 1 5.	Hardw	vare-De	etected	Error B	its
15:0	Project: Default Valu Format:		FFFF FI Array of conditio	error n mask bits	5							
15:0	Project: Default Valu Format: This register	e:	FFFF FI Array of conditio it mask th	error n mask bits	which						are rep	
15:0	Project: Default Valu Format: This register the EIR.	r contains a b	FFFF FI Array of conditio it mask th	error n mask bits nat selects	which	error	conditio				are rep	oorted in oject



#### 1.1.7.3.3 ESR—Error Status Register

ESR—Error Status Register					
Register Type: MMIO_CS					
Address Offset: 20B8		ı			
Project: All					
Default Value: 0000		0000h			
Access: RO					
Size (in bit	s): 32				
"persistent"	. The EMR r	egister selects whicl	of all Hardware-Detected Error condition bits (t n of these error conditions are reported in the pe using a Master Error interrupt condition to be rep	ersistent EIR (i.e., set bits	
Bit De	scription				
31:16	Reserved	Project: All	Format: MBZ		
15:0	Error Status Bits				
	Project: A				
	Default Value: 0h				
	Format: Array of error condition bits				
	This register contains the non-persistent values of all hardware-detected error condition bits.				
	Value Na	me	Description	Project	
	1h	Error Condition Detected	Error Condition detected	All	



## **1.1.8 Pipelines Statistics Counter Registers**

These registers keep continuous count of statistics regarding the 3D pipeline. They are saved and restored with context but should not be changed by software except to reset them to 0 at context creation time. These registers may be read at any time; however, to obtain a meaningful result, a pipeline flush just prior to reading the registers is necessary in order to synchronize the counts with the primitive stream.

#### 1.1.8.1 IA\_VERTICES\_COUNT — Reported Vertices Counter

IA_VERTICES_COUNT						
<b>Register Ty</b>	Register Type: MMIO_CS					
Address Of	ffset:	2310h				
Project:		All				
Default Val	ue:	0000000h; 0000000h;				
Access:		R/W				
Size (in bits	s):	64				
Trusted Ty	pe:	1				
This registe	r store	s the count of vertices processed by VF. This register is part of the context save and restore.				
Bit De	scription					
63:0	IA Vertices Count Report					
Total number of vertices fetched by the VF stage. This count is updated for every input vertex as le as <b>Statistics Enable</b> is set in VF_STATE (see the Vertex Fetch Chapter in the <i>3D</i> Volume.)						



### 1.1.8.2 IA\_PRIMITIVES\_COUNT — Reported Vertex Fetch Output Primitives Counter

	IA_PRIMITIVES_COUNT						
Register Ty	Register Type: MMIO_CS						
Address O	ffset: 2318h						
Project:	All						
<b>Default Val</b>	ue: 0000000h; 0000000h;						
Access:	R/W						
Size (in bit	s): 64						
<b>Trusted Ty</b>	pe: 1						
This registe	r stores the count of primitives generated by VF. This register is part of the context save and restore.						
Bit De	Bit De scription						
63:0	IA Primitives Count Report						
	Total number of primitives output by the Vertex Fetch (IA) stage. This count is updated for every primitive <i>output</i> by the VF stage, as long as <b>Statistics Enable</b> is set in VF_STATE (see the Vertex Fetch Chapter in the <i>3D</i> Volume.)						

#### 1.1.8.3 GS\_INVOCATION\_COUNT — Reported Geometry Shader Thread Invocation Counter

GS_INVOCATION_COUNT							
Register Ty	Register Type: MMIO_CS						
Address Of	ffset: 2328h						
Project:	All						
<b>Default Val</b>	ue: 0000000h; 0000000h;						
Access:	R/W						
Size (in bits	s): 64						
Trusted Ty	pe: 1						
This registe restore.	r stores the number of invoked geometry shader threads. This register is part of the context save and						
Bit De	scription						
63:0	GS Invocation Count						
	Number of geometry shader threads invoked by the GS stage. Updated only when <b>Statistics Enable</b> is set in GS_STATE (see the Geometry Shader Chapter in the <i>3D</i> Volume.)						



#### 1.1.8.4 GS\_PRIMITIVES\_COUNT — Reported Geometry Shader Output Primitives Counter

GS_PRIMITIVES_COUNT							
Register Ty	Register Type: MMIO_CS						
Address Of	ifset: 2330h						
Project:	All						
<b>Default Val</b>	ue: 0000000h; 0000000h;						
Access:	R/W						
Size (in bits	s): 64						
Trusted Ty	pe: 1						
•	r reflects the total number of primitives that have been output by the Geometry Shader stage. This register econtext save and restore.						
Bit De	scription						
63:0	GS Primitives Count						
	Total number of primitives output by the geometry stage. Updated only when <b>Statistics Enable</b> is set in GS_STATE (see the Geometry Shader Chapter in the <i>3D</i> Volume.)						

### 1.1.8.5 CL\_INVOCATION\_COUNT— Reported Clipper Thread Invocation Counter

CL_INVOCATION_COUNT						
Register Ty	Register Type: MMIO_CS					
Address Of	ffset:	2338h				
Project:		All				
<b>Default Val</b>	ue:	0000000h; 0000000h;				
Access:		R/W				
Size (in bits	s):	64				
Trusted Ty	pe:	1				
This registe	r store	s the count of objects entering the Clipper stage. This register is part of the context save and restore.				
Bit De	scription					
63:0	CL Invocation Count Report					
	Number of objects entering the clipper stage. Updated only when <b>Statistics Enable</b> is set in CLIP_STATE (see the Clipper Chapter in the <i>3D</i> Volume.)					



Г

# 1.1.8.6 CL\_PRIMITIVES\_ COUNT— Reported Clipper Output Primitives Counter

CL_PRIMITIVES_COUNT						
Register Ty	Register Type: MMIO_CS					
Address O	ffset:	2340h				
Project:		All				
<b>Default Val</b>	ue:	0000000h; 0000000h;				
Access:		R/W				
Size (in bit	s):	64				
<b>Trusted Ty</b>	pe:	1				
This registe context save		cts the total number of primitives that have been output by the clipper. This register is part of the restore.				
Bit De		scription				
63:0	Clipp	Clipped Primitives Output Count				
	Total number of primitives output by the clipper stage. This count is updated for every primitive <i>output</i> by the clipper stage, as long as <b>Statistics Enable</b> is set in SF_STATE (see the Clipper and SF Chapters in the <i>3D</i> Volume.)					



#### 1.1.8.7 **PS\_DEPTH\_COUNT** — Reported Pixels Passing Depth Test counter

PS_DEPTH_COUNT							
<b>Register Ty</b>	gister Type: MMIO_CS						
Address Of	ifset: 2350h						
Project:	All						
<b>Default Value</b>	ue: 0000000h; 0000000h;						
Access:	R/W						
Size (in bits	s): 64						
Trusted Typ	pe: 1						
save and re	r stores the value of the count of pixels that have passed the depth test. This register is part of the context store. Note that the value of this register can be obtained in a pipeline-synchronous fashion without a h by using the 3DCONTROL command. See 3D Overview in the 3D volume.						
Bit De	Bit De scription						
63:0	Depth Count						
	This register reflects the total number of pixels that have passed the depth test (i.e., will be visible). All pixels are counted when <b>Statistics Enable</b> is set in the Windower State. See the Windower chapter of the <i>3D</i> volume for details. Pixels that pass the depth test but fail the stencil test will <i>not</i> be counted.						

#### 1.1.8.8 **TIMESTAMP** — Reported Timestamp Count

Register Type:	MMIO_CS
Address Offset:	2358h
Project:	All
Default Value:	0000 0000 0000h
Access:	RO. This register is not set by the context restore.
Size (in bits):	64
short periods of	vides an elapsed real-time value that can be used as a timestamp for GPU events over time. Note that the value of this register can be obtained in a 3D pipeline-synchronous a pipeline flush by using the PIPE_CONTROL command. See <i>3D Geometry Pipeline</i> in the volume.

This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency.

This register is *not* reset by a <u>graphics</u> reset. It will maintain its value unless a full chipset reset is performed.

Bit De				scription			
63:36	Reserved Project:	All				Format:	MBZ
31:0	BitFieldName	Project:	All	Format:	U32		
	This register represents	80 ns of tim	e.				



## 1.1.9 SO\_NUM\_PRIMS\_WRITTEN— Reported Stream Output Num Primitives Written Counter ([DevCTG] Only)

#### SO\_NUM\_PRIMS\_WRITTEN— Reported Stream Output Num Primitives Written Counter

Register Type:		MMIO					
Address Offset:		2288h					
Project:	[	DevCTG+					
<b>Default Val</b>	lue: (	0000 0000 0000 0000h					
Access:	F	R only. This register is set	by the context res	store.			
Size (in bit	s): (	64					
Streamed V	/ertex O	d to (indirectly) count the r utput buffers. This registe r gets reset when write ha	er is part of the cor	ntext save and rest		Illy written to	
Bit De		scription					
63:0	Num F	Num Prims Written Count Project: DevCTG Format: U64					
	Write r	bunt is incremented (by or nessage with the <b>Increme</b> etry Shader and Data Port	ent Num Prims W	<b>/ritten</b> bit set in the			



## 1.1.10 SO\_ PRIM\_STORAGE\_NEEDED — Reported Stream Output Primitive Storage Needed Counter ([DevCTG] Only)

#### SO\_PRIM\_STORAGE\_NEEDED — Reported Stream Output Primitive Storage Needed Counter

Register Ty	ype: MMIO
Address O	ffset: 2280h
Project:	DevCTG+
Default Val	ue: 0000 0000 0000 0000h
Access:	R only. This register is set by the context restore.
Size (in bit	s): 64
context sav	but buffers if all buffers had been large enough to accommodate the writes . This register is part of the e and restore. is register gets reset when write happens to register 2388h
Bit De	scription
63:0	Prim Storage Needed Count Project: DevCTG Format: U64
	This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the <b>Increment Prim Storage Needed</b> bit set in the message header (see the <i>Geometry Shader</i> and <i>Data Port</i> chapters in the <i>3D</i> Volume.)



## 1.1.11 Display Related Registers for Flip Queue

# 1.1.11.1 MAXQ\_FLIP\_A – Maximum Flips Allowed for Display A Register ([DevCTG] Only)

	MAXQ	_FLIP_A - I	Maximum	Flips Al	lowed for	Display A Regi	ster
Register Ty	ype: MM	IO					
Address O	ffset: 253	0h					
Project:	Dev	CTG					
Default Val	ue: 000	0 0004h					
Access:	R/W	1					
Size (in bit	<b>s):</b> 32						
This registe	r is <i>not</i> sav	ed or restored w	ith context. T	he render-or	nly reset will no	ot affect this register.	
Bit De				s	ription		
31:5	Reserved	Project:	DevCTG	Format:	MBZ		
4:0	Maximum	n Flips allowed		Project:	DevCTG	Format:	U5
		ffered case, the				eued flips for Display ould be 1. [DevCTG]:	

#### 1.1.11.2 MAXQ\_FLIP\_B – Maximum Flips Allowed for Display B Register ([DevCTG] Only)

	MAXQ_	FLIP_B - N	Maximum	Flips Al	lowed for	Display B Regi	ster		
Register Ty	ype: MMIC	)							
Address O	ffset: 2534	า							
Project:	DevC	TG							
<b>Default Val</b>	<b>ue:</b> 0000	0004h							
Access:	R/W								
Size (in bit	<b>s):</b> 32								
This registe	r is <i>not</i> saved	d or restored wi	th context. Th	ne render-oi	nly reset will no	t affect this register.			
Bit De				S	cription				
31:5	Reserved	Project:	DevCTG	Format:	MBZ				
4:0	Maximum I	Flips allowed		Project:	DevCTG	Format:	U5		
		ered case, the				eued flips for Display uld be 1. [DevCTG]:		Э	



# 1.1.11.3 NUM\_FLIP\_A – Number of flips pending on Display A Register ([DevCTG] Only)

	NU	JM_FI	_IP_A – N	umber of	flips pe	nding on D	isplay A Regis	ster		
Register Ty	ype:	MMIO								
Address O	dress Offset: 2538h									
Project:	:: DevCTG									
<b>Default Val</b>										
Access:	R/W [Debug only]									
Size (in bits	s):	32								
This registe	r is <i>not</i>	saved of	or restored wi	th context. T	he render-or	nly reset will not	t affect this register.			
Bit De					s	cription				
31:5	Rese	rved	Project:	DevCTG	Format:	MBZ				
4:0	Numb	Number of Flips pending         Project:         DevCTG         Format:         U5								
	The n	The number of flips pending in the hardware for Display plane A.								

#### 1.1.11.4 NUM\_FLIP\_B – Number of flips pending on Display B Register ([DevCTG] Only)

	NU	IM_FI	LIP_B – N	umber of	flips pe	nding on D	isplay B Regi	ster		
Register Ty	/pe:	MMIO								
Address Offset: 253Ch										
Project:	ct: DevCTG									
<b>Default Val</b>	Default Value: 0000 0000h									
Access:	R/W [Debug only]									
Size (in bits	s):	32								
This registe	r is <i>not</i>	saved of	or restored wi	th context. T	he render-or	nly reset will not	affect this register.			
Bit De					S	cription				
31:5	Reser	rved	Project:	DevCTG	Format:	MBZ				
4:0	Numb	per of F	lips pending		Project:	DevCTG	Format:	U5		
	The n	The number of flips pending in the hardware for Display plane B.								



## 1.1.12 Predicate Render Registers

#### 1.1.12.1 MI\_PREDICATE\_SRC0 - Predicate Rendering Temporary Register0

	MI_F	PREDICATE_SRC	0 – Predio	cate Rei	ndering Temporary Register0
<b>Register</b> Ty	ype:	MMIO_CS			
Address O	ffset:	2400-2407h			
Project:		All			
Default Value:		0000 0000 0000 0000	า		
Access:		R/W			
Size (in bit	s):	64			
Bit De				scri	ption
63:0	MI_P	REDICATE_SRC0	Project:	All	Format:
		register is a temporary i details.	egister for Pre	edicate Rer	idering. See Predicate Rendering section for

## 1.1.12.2 MI\_PREDI CATE\_SRC1- Predicate Rendering Temporary Register1

	MI_F	REDICATE_SRC	1 – Predic	cate Ren	dering Temporary Register1
Register Ty	ype:	MMIO_CS			
Address O	ffset:	2408-240Fh			
Project:		All			
Default Value:		0000 0000 0000 0000	า		
Access:		R/W			
Size (in bit	s):	64			
Bit De				scrip	otion
63:0	MI_P	REDICATE_SRC1	Project:	All	Format:
		register is a temporary r details.	egister for Pre	edicate Ren	dering. See Predicate Rendering section for



#### 1.1.12.3 MI\_PREDI CATE\_DATA- Predicate Rendering Data Storage

			DATA – P	redic	ate Rendering Data Storage
Register Ty	ype:	MMIO_CS			
Address O	ffset:	2410-2417h			
Project:		All			
Default Value:		0000 0000 0000 0000h			
Access:		R/W			
Size (in bit	s):	64			
Bit De					scription
63:0	MI_P	REDICATE_DATA	Project:	All	Format:
					sed off the MI_PREDICATE_SRC0 and See <i>Predicate Rendering</i> section for more details.

#### 1.1.12.4 **MI\_PREDICATE\_RESULT – Predicate Rendering Data Result**

	MI_PREDICATE_RESULT – Predicate Rendering Data Result									
Register Ty	pe: MMIO	CS								
Address Of	ss Offset: 2418h									
Project:	Project: All									
<b>Default Val</b>	Default Value: 0000 0000h									
Access:	cess: RO									
Size (in bits	s): 32									
Bit De				sc	ription					
31:1	Reserved	Project:	All	Format:	MBZ					
0	MI_PREDIC	ATE_RESUL	Pro	ject: All		Format:				
	This bit is th	e result of the	last MI_P	REDICATE.						



## 1.1.13 AUTO\_DRAW Registers

#### 1.1.13.1 3DPRIM\_END\_OFFSET – Auto Draw End Offset

		3DPRIM_EN	ID_OFFS	ET - Auto	Draw End	Offset	
Register T	pe: MMIO_	CS					
Address O	ffset: 2420-2	423h					
Project:	All						
Default Val	ue: 0000 0	)00h					
Access:	R/W						
Size (in bit	<b>s):</b> 32						
Bit De				scripti	on		
31:0	End Offset		Project:	All		Format:	U32
	processing th		E command.				nine when to stop t Enable is set in

#### 1.1.13.2 3DPRIM\_START\_VERTEX – Load Indirect Start Vertex

Deviator T					
Register T					
Address O	ffset: 2430-2433h				
Project:	All				
Default Val	ue: 0000 0000h				
Access:	R/W				
Size (in bit	<b>s):</b> 32				
Bit De			scription		
31:0	Start Vertex	Project:	All	Format:	U32
	This register is used to Enable is set.	store the Start Vert	ex of the 3D_PRI	MITIVE command when	Load Indirect



#### 1.1.13.3 3DPRIM\_VERTEX\_COUNT – Load Indirect Vertex Count

		3DPRIM_VE	RTEX_COUN	T - Load	Indirect Vertex Cou	nt
Register T	ype:	MMIO_CS				
Address O	ffset:	2434-2437h				
Project:		All				
Default Val	lue:	0000 0000h				
Access:		R/W				
Size (in bit	s):	32				
Bit De				scrip	tion	
31:0	Verte	x Count	Project:	All	Format:	U32
		egister is used to e	store the Vertex Co	ount of the 3D	D_PRIMITIVE command whe	n Load Indirect

#### 1.1.13.4 3DPRIM\_INSTA NCE\_COUNT – Load Indirect Instance Count

	3DPRIM_INST	ANCE_COUN	T - Loa	d Indirect Instance Count
Register Ty	pe: MMIO_CS			
Address O	ffset: 2438-243Bh			
Project:	All			
Default Val	ue: 0000 0000h			
Access:	R/W			
Size (in bit	<b>s):</b> 32			
Bit De			scr	ption
31:0	Instance Count	Project:	All	Format:
	This register is used to s Enable is set.	tore the Instance (	Count of th	e 3D_PRIMITIVE command when Load Indirect



#### 1.1.13.5 3DPRIM\_START \_INSTANCE - Load Indirect Start Instance

		3DPRIM_S1		CE - Loa	d Indirect St	t <mark>art Inst</mark> ar	nce
Register Ty	ype:	MMIO_CS					
Address O	ffset:	243C-243Fh					
Project:		All					
Default Value:		0000 0000h					
Access:		R/W					
Size (in bit	s):	32					
Bit De				scri	ption		
31:0	Start	Vertex	Project:	All		Format:	U32
		register is used t le is set.	o store the Start Inst	ance of the	3D_PRIMITIVE o	command whe	en Load Indirect

### 1.1.13.6 3DPRIM\_BA SE\_VERTEX – Load Indirect Base Vertex

		3DPRIM	_BASE_V	ERTE	C - Load I	ndirect Bas	e Vertex	
Register Ty	ype: I	MMIO_CS						
Address O	ffset: 2	2440-2443h						
Project:		AII						
Default Val	ue: (	0000 0000h						
Access:	I	R/W						
Size (in bit	s): :	32						
Bit De					scripti	on		
31:0	Base	/ertex	Pi	oject:	All		Format:	S31
		egister is used e is set.	to store the B	ase Vert	ex of the 3D_	PRIMITIVE com	nmand when	Load Indirect



## **1.1.14 Performance Statistics Registers**

#### 1.1.14.1 OACONTROL – Observation Architecture Control

	OACONTROL – Observation A	Architecture Control							
Register Ty	Type: MMIO								
Address O	Offset: 2360h								
Project:	All								
Default Val	Default Value: 00000000h								
Access: R/W									
Size (in bit	its): 32								
This regist	ster is used to program the OA unit.								
software mu	B {W/A}] If software intends to reset the OA buffer to star nust check to see if the head pointer in <b>OASTATUS2</b> is <u>a</u> nust program the head pointer to a value less than the cu becomes active again	reater than the tail pointer in OASTATUS1. If so							
Bit De	scrij	otion							
31:12	Select Context ID								
	Project: All								
	Specifies the context ID of the one context that affects are ignored.	the performance counters. All other contexts							
11:6	Timer Period         Project:         All         Form	at: Select							
	Specifies the period of the timer strobe as a func resolution. The period is determined by selecting register as follows:								
	StrobePeriod = MinimumTime	StampPeriod * 2 <sup>TimerPeriod</sup>							
	The exponent is defined by this field.								
	Note: The TIME_STAMP is not reset at start time so the enable of the OA unit. This could result in approxi first trigger. Usage for this mechanism should be time	mately a full StrobePeriod elapsing prior to the							



5	Timer Enab	ble					
	Project:	All					
	Default Valu	ue: Oh	Disabled				
	Format:	Ena	ble				
		nables the timer log timer output is no	gic to output a periodic strobe, as defined by the Tin t asserted.	ner Period. When			
	Value Na	me	Description	Project			
	Oh	Disable	Counter does not get written out on regular interval	All			
	1h	Enable	Counter gets written out on regular intervals, defined by the <b>Timer Period</b>	All			
:2	Counter Se	lect					
-	Project:	All					
	Default Valu		Write 64 bytes				
			inter size Select				
	counters. \	When this bit is 1	it = 0) selects the first 64B with time-stamp, RE , second 64B write with 16 counters are written				
		When this bit is 1					
	counters. \	When this bit is 1	<ul> <li>, second 64B write with 16 counters are written</li> <li>Description</li> <li>Write 128 Bytes containing:         <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> </ul> </li> </ul>	n out.			
	Counters. Value Size	When this bit is 1	<ul> <li>, second 64B write with 16 counters are written</li> <li>Description</li> <li>Write 128 Bytes containing:         <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> </ul> </li> </ul>	n out. Project			
	Counters. V Value Size	When this bit is 1	<ul> <li>, second 64B write with 16 counters are written</li> <li>Description</li> <li>Write 128 Bytes containing: <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> </ul> </li> <li>Write 196 Bytes containing. <ul> <li>RPT_ID, TIME_STAMP, and the</li> </ul> </li> </ul>	n out. Project All			
	Counters. V Value Size	When this bit is 1	<ul> <li>, second 64B write with 16 counters are written</li> <li>Description</li> <li>Write 128 Bytes containing:         <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> </ul> </li> <li>Write 196 Bytes containing.         <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters.</li> </ul> </li> </ul>	n out. Project All			
	Counters. V Value Size	When this bit is 1	<ul> <li>, second 64B write with 16 counters are written</li> <li>Description</li> <li>Write 128 Bytes containing: <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> </ul> </li> <li>Write 196 Bytes containing. <ul> <li>RPT_ID, TIME_STAMP, and the</li> </ul> </li> </ul>	n out. Project All			
	Counters. V Value Size	When this bit is 1	<ul> <li>, second 64B write with 16 counters are written</li> <li>Description</li> <li>Write 128 Bytes containing: <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> </ul> </li> <li>Write 196 Bytes containing. <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> </ul> </li> </ul>	n out. Project All			
1	Counters. N	When this bit is 1	<ul> <li>, second 64B write with 16 counters are written</li> <li>Description</li> <li>Write 128 Bytes containing: <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> </ul> </li> <li>Write 196 Bytes containing. <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> <li>B-Cntr 0-3 counters.</li> </ul> </li> </ul>	n out. Project All			
1	Counters. N Value Size 001b 011b 011b	When this bit is 1	<ul> <li>, second 64B write with 16 counters are written</li> <li>Description</li> <li>Write 128 Bytes containing: <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> </ul> </li> <li>Write 196 Bytes containing. <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> <li>B-Cntr 0-3 counters.</li> </ul> </li> </ul>	n out. Project All			
1	Counters. N	When this bit is 1  128bytes  196bytes  ntext Enable All	<ul> <li>, second 64B write with 16 counters are written</li> <li>Description</li> <li>Write 128 Bytes containing: <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> </ul> </li> <li>Write 196 Bytes containing. <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> <li>B-Cntr 0-3 counters.</li> </ul> </li> </ul>	n out. Project All			
1	Counters. N Value Size 001b 011b 011b Specific Co Project:	When this bit is 1  128bytes  196bytes  Dontext Enable All Ue: 0h	second 64B write with 16 counters are written         Description         Write 128 Bytes containing:         • RPT_ID, TIME_STAMP, and the         A-Cntr 0-12 counters         • A-Cntr 13-28 counters.         Write 196 Bytes containing.         • RPT_ID, TIME_STAMP, and the         A-Cntr 0-12 counters         • APT_ID, TIME_STAMP, and the         A-Cntr 0-12 counters         • A-Cntr 13-28 counters.         • B-Cntr 0-3 counters.         • C-Cntr 0-11 counters.         • All contexts considered	n out. Project All			
1	Counters. N Value Size 001b 011b 011b Specific Co Project: Default Value	When this bit is 1  128bytes  196bytes  Dontext Enable All Ue: 0h	<ul> <li>, second 64B write with 16 counters are written</li> <li>Description</li> <li>Write 128 Bytes containing: <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> </ul> </li> <li>Write 196 Bytes containing. <ul> <li>RPT_ID, TIME_STAMP, and the A-Cntr 0-12 counters</li> <li>A-Cntr 0-12 counters</li> <li>A-Cntr 13-28 counters.</li> <li>B-Cntr 0-3 counters.</li> <li>C-Cntr 0-11 counters.</li> </ul> </li> </ul>	n out. Project All			
1	Counters. N Value Size 001b 011b 011b 011b Specific Co Project: Default Valu Mask: Format:	When this bit is 1	All contexts considered All contexts considered (0x2000)#16	n out.   Project   All			



	(	OACONTROL -	- Observation Architecture Control	I
	Value Na	me	Description	Project
	0h	Disable	All contexts are considered	All
	1h	Enable	Only the contexts with the <b>Select Context ID</b> are considered	All
0	Performanc Enable	ce Counter Project	ct: All Format: Enable	
	Global perfo undefined w	rmance counter ena hen clear.	[_PERF_COUNT is	

When either the MI\_REPORT\_PERF\_COUNT command is received or the internal Report Triggering logic fires following 64 byte cache lines are written to memory. There are five formats as defined by the Counter Select within the OACONTROL word. The RPT\_ID always stored in the lowest addressed DWord.

**Counter Select = 000** 

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAM	ΙP	RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12

**Counter Select = 001** 

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAM	/IP	RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12
A-Cntr 13	A-Cntr 14	A-Cntr 15	A-Cntr 16	A-Cntr 17	A-Cntr 18	A-Cntr 19	A-Cntr 20
A-Cntr 21	A-Cntr 22	A-Cntr 23	A-Cntr 24	A-Cntr 25	A-Cntr 26	A-Cntr 27	A-Cntr 28



#### Counter Select = 010

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAN	ЛР	RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12
C-Cntr 3	C-Cntr 2	C-Cntr 1	C-Cntr 0	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0
C-Cntr 11	C-Cntr 10	C-Cntr 9	C-Cntr 8	C-Cntr 7	C-Cntr 6	C-Cntr 5	C-Cntr 4

#### **Counter Select = 011**

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAN	ſΡ	RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12
A-Cntr 13	A-Cntr 14	A-Cntr 15	A-Cntr 16	A-Cntr 17	A-Cntr 18	A-Cntr 19	A-Cntr 20
A-Cntr 21	A-Cntr 22	A-Cntr 23	A-Cntr 24	A-Cntr 25	A-Cntr 26	A-Cntr 27	A-Cntr 28
C-Cntr 3	C-Cntr 2	C-Cntr 1	C-Cntr 0	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0
C-Cntr 11	C-Cntr 10	C-Cntr 9	C-Cntr 8	C-Cntr 7	C-Cntr 6	C-Cntr 5	C-Cntr 4
	A-Cntr 5 A-Cntr 13 A-Cntr 21 C-Cntr 3	A-Cntr 5 A-Cntr 6 A-Cntr 13 A-Cntr 14 A-Cntr 21 A-Cntr 22 C-Cntr 3 C-Cntr 2	A-Cntr 5         A-Cntr 6         A-Cntr 7           A-Cntr 13         A-Cntr 14         A-Cntr 15           A-Cntr 21         A-Cntr 22         A-Cntr 23           C-Cntr 3         C-Cntr 2         C-Cntr 1	A-Cntr 5         A-Cntr 6         A-Cntr 7         A-Cntr 8           A-Cntr 13         A-Cntr 14         A-Cntr 15         A-Cntr 16           A-Cntr 21         A-Cntr 22         A-Cntr 23         A-Cntr 24           C-Cntr 3         C-Cntr 2         C-Cntr 1         C-Cntr 0	A-Cntr 5         A-Cntr 6         A-Cntr 7         A-Cntr 8         A-Cntr 9           A-Cntr 13         A-Cntr 14         A-Cntr 15         A-Cntr 16         A-Cntr 17           A-Cntr 21         A-Cntr 22         A-Cntr 23         A-Cntr 24         A-Cntr 25           C-Cntr 3         C-Cntr 2         C-Cntr 1         C-Cntr 0         B-Cntr 3	A-Cntr 5         A-Cntr 6         A-Cntr 7         A-Cntr 8         A-Cntr 9         A-Cntr 10           A-Cntr 13         A-Cntr 14         A-Cntr 15         A-Cntr 16         A-Cntr 17         A-Cntr 18           A-Cntr 21         A-Cntr 22         A-Cntr 23         A-Cntr 24         A-Cntr 25         A-Cntr 26           C-Cntr 3         C-Cntr 2         C-Cntr 1         C-Cntr 0         B-Cntr 3         B-Cntr 2	A-Cntr 5         A-Cntr 6         A-Cntr 7         A-Cntr 8         A-Cntr 9         A-Cntr 10         A-Cntr 11           A-Cntr 13         A-Cntr 14         A-Cntr 15         A-Cntr 16         A-Cntr 17         A-Cntr 18         A-Cntr 19           A-Cntr 21         A-Cntr 22         A-Cntr 23         A-Cntr 24         A-Cntr 25         A-Cntr 26         A-Cntr 27           C-Cntr 3         C-Cntr 2         C-Cntr 1         C-Cntr 0         B-Cntr 3         B-Cntr 2         B-Cntr 1

#### **Counter Select = 100**

C-Cntr 3	C-Cntr 2	C-Cntr 1	C-Cntr 0	INST ADD	TIME_STAN	/IP	RPT_ID
C-Cntr 11	C-Cntr 10	C-Cntr 9	C-Cntr 8	C-Cntr 7	C-Cntr 6	C-Cntr 5	C-Cntr 4



## 1.1.14.2 OASTATUS1 – Observation Architecture Status Register

	OAS	TATUS1—Obse	rvation Architectu	re Status Regis	ter
Register Ty Address O Project: Default Val Access: Size (in bit:	ffset: 2364h All lue: 00000 R/W	I			
-	-	program the OA unit	•		
Bit De			scription		
31:6	when reportin based writes. When OA is	All ss of the internal trigger ba ng via internal trigger. This	ased buffer and it is updated s s pointer will not be updated nust be programmed by S	for MI_REPORT_PER	F_COUNT command
5:3	Project: Default Valu This field ind		All context context context context context rigger mechanism.		ned in terms of
	Value De	scription		Project	7
	0b	16KB		All	_
	1b	32KB		All	
	2	48KB		All	_
	3	64KB		All	
	4	80KB		All	
	5	96KB		All	
	6	112KB		All	
	7	128KB		All	



2	Counter OverFlow Error	Project:	All	Format:	Select
	This bit is set if any of	the counters o	overflows		
	This bit can be reset by	y SW in B0.			
1	Buffer Overflow				
	Project:	All			
	Default Value:	0h			
	This bit is set when the	Tail-pointer -	Head po	pinter > max in	ternal trigger buffer size
0	Report Lost Error	Project:	All	Format:	Enable
					e counter values before the previous rep the counter continue to count.

### 1.1.14.3 OASTATUS2 – Observation Architecture Status Register

	0	ASTATUS2—Obse	ervation Arc	chitecture Status R	Register
Register Ty	/pe: M	OIN			
Address O	ffset: 23	68h			
Project:	Al				
<b>Default Val</b>	<b>ue:</b> 00	000000h			
Access:	R	)			
Size (in bit	s): 32				
This regist	er is used	l to program the OA uni	it.		
Bit De			S	cription	
31:6	Head P	ointer			
	Project:	All			
				that is updated by software for internal trigger base bu	e after consuming from the uffer only.
5:0	Reserve	d Project:	All	Format:	MBZ



### 1.1.14.4 OABUFFER – Observation Architecture Buffer

	OABUFFER—Observation Architecture Status Register									
<b>Register Ty</b>	tegister Type: MMIO									
Address Of	fset: 23B0h									
Project:	All									
Default Valu	<b>Je:</b> 00000000h									
Access:	RW									
Size (in bits	<b>):</b> 32									
data value a	s the tail address	loes not exist. Instead, th (0x2364). It be set <u>before</u> the <b>OAST</b> .			MMIO write to the same					
Bit De			scription							
31:6	Report Buffer O	ifset								
	Project: All									
	This field specifie	This field specifies 64B aligned GFX MEM address where the chap counter values are reported.								
5:0	Reserved	Project:	All	Format:	MBZ					



### 1.1.14.5 OASTARTTRIG1 – Observation Architecture Start Trigger

	OASTARTTRIG1—Observation Architecture Buffer									
Register Type: MMIO										
Address Of	fset: 238Ch									
Project:	All									
Default Valu	Je: 000000	00h								
Access:	RW									
Size (in bits	<b>):</b> 32									
This registe	er is used to p	program the	OA unit.							
Bit De				scr	iption					
31:16	Reserved	Project:	All			Format:	MBZ			
15:0	Threshold Va	alue Pro	ject: All	Format:	U16					
	Threshold val	ue for the cor	mpare logio	c within the trigg	er logic					

## 1.1.14.6 OASTARTTRIG2 – Observation Architecture Start Trigger

	OASTARTTRIG2—Observation Architecture Start Trigger
Register Ty	vpe: MMIO
Address Of	ifset: 2388h
Project:	All
Default Val	ue: 0000000h
Access:	RW
Size (in bits	s): 32
This regist	er is used to program the OA unit.
Bit De	scription
31	event select 3, to select between Boolean and NOA event for the counter 4 to count
	0 NOA
	1 Boolean
30	event select 2, to select between Boolean and NOA event for the counter 3 to count
	0 NOA
	1 Boolean
29	event select 1, to select between Boolean and NOA event for the counter 2 to count
	0 NOA
	1 Boolean



	OASTARTTRIG2—Observation Architecture Start Trigger
28	event select 0, to select between Boolean and NOA event for the counter 1 to count
	0 NOA
	1 Boolean
27:24	Reserved
23	Threshold Enable
	Enable the threshold compare logic within the trigger logic.
22	Invert D Enable 0
	Invert the specified signal at the D stage of the trigger logic.
21	Invert C Enable 1
	Invert the specified signal at the C stage of the trigger logic.
20	Invert C Enable 0
	Invert the specified signal at the C stage of the trigger logic.
19	Invert B Enable 3
	Invert the specified signal at the B stage of the trigger logic.
18	Invert B Enable 2
	Invert the specified signal at the B stage of the trigger logic.
17	Invert B Enable 1
	Invert the specified signal at the B stage of the trigger logic.
16	Invert B Enable 0
	Invert the specified signal at the B stage of the trigger logic.
15	Invert A Enable 15
	Invert the specified signal at the A stage of the trigger logic.
14	Invert A Enable 14
	Invert the specified signal at the A stage of the trigger logic.
13	Invert A Enable 13
	Invert the specified signal at the A stage of the trigger logic.



	OASTARTTRIG2—Observation Architecture Start Trigger
12	Invert A Enable 12
	Invert the specified signal at the A stage of the trigger logic.
11	Invert A Enable 11
	Invert the specified signal at the A stage of the trigger logic.
10	Invert A Enable 10
	Invert the specified signal at the A stage of the trigger logic.
9	Invert A Enable 9
	Invert the specified signal at the A stage of the trigger logic.
8	Invert A Enable 8
	Invert the specified signal at the A stage of the trigger logic.
7	Invert A Enable 7
	Invert the specified signal at the A stage of the trigger logic.
6	Invert A Enable 6
	Invert the specified signal at the A stage of the trigger logic.
5	Invert A Enable 5
	Invert the specified signal at the A stage of the trigger logic.
4	Invert A Enable 4
	Invert the specified signal at the A stage of the trigger logic.
3	Invert A Enable 3
	Invert the specified signal at the A stage of the trigger logic.
2	Invert A Enable 2
	Invert the specified signal at the A stage of the trigger logic.
1	Invert A Enable 1
	Invert the specified signal at the A stage of the trigger logic.
0	Invert A Enable 0
	Invert the specified signal at the A stage of the trigger logic.



	OASTARTTRIG3—Obs	ervation	Arch	itecture Sta	rt Trigger	
	ype: MMIO ffset: 2384h All ue: 00000000h RW					
Bit De		\$	scription	า		
31:28	<b>NOA Signal Select 15</b> Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
27:24	<b>NOA Signal Select 14</b> Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
23:20	<b>NOA Signal Select 13</b> Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
19:16	<b>NOA Signal Select 12</b> Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
15:12	<b>NOA Signal Select 11</b> Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
11:8	<b>NOA Signal Select 10</b> Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
7:4	<b>NOA Signal Select 9</b> Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
3:0	<b>NOA Signal Select 8</b> Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	

## 1.1.14.7 OASTARTTRIG3 – Observation Architecture Start Trigger



### 1.1.14.8 OASTARTTRIG4 – Observation Architecture Start Trigger

Register Ty	ype: MMIO					
Address O	ffset: 2380h					
Project:	All					
Default Val						
Access:	RW					
Size (in bit	-					
Ŭ	ter is used to program the OA unit.					
Bit De		5	scription	l		
31:28	NOA Signal Select 7	Project:	All	Format:	U4	
	Select 1 of the 16 input NOA signals					
27:24	NOA Signal Select 6	Project:	All	Format:	U4	
	Select 1 of the 16 input NOA signals					
23:20	NOA Signal Select 5	Project:	All	Format:	U4	
	Select 1 of the 16 input NOA signals					
19:16	NOA Signal Select 4	Project:	All	Format:	U4	
	Select 1 of the 16 input NOA signals					
15:12	NOA Signal Select 3	Project:	All	Format:	U4	
	Select 1 of the 16 input NOA signals					
11:8	NOA Signal Select 2	Project:	All	Format:	U4	
	Select 1 of the 16 input NOA signals					
7:4	NOA Signal Select 1	Project:	All	Format:	U4	
	Select 1 of the 16 input NOA signals					
3:0	NOA Signal Select 0	Project:	All	Format:	U4	
	Select 1 of the 16 input NOA signals					



## 1.1.14.9 OAREPORTTRIG1 – Observation Architecture Report Trigger

	OAREPORTTRIG1—Observation Architecture Report Trigger							
Register Type: MMIO								
Address Offset: 237Ch								
Project: All								
<b>Default Val</b>	ue: 00000	000h						
Access:	RW							
Size (in bit	s): 32							
This regist	er is used to	program the OA u	ınit.					
Bit De			scription					
31:16	Occurrence	e vs. Duration Selec	et in the second s					
	Project:	All						
	Format:	Occur	rence[16]					
	1 bit per NC	A counter total 16 bi	ts					
	Value Na	me	Description	Project				
	0h	Duration		All				
	1h	Occurence		All				
15:0	Threshold	Value Projec	t: All Format: U16					
	Threshold v	alue for the compare	logic within the trigger logic					



### 1.1.14.10 OAREPORTTRIG2 – Observation Architecture Report Trigger

	OAREPORTTRIG2—Observation Architecture Report Trigger	
Register Ty Address Of Project: Default Val Access: Size (in bits This regist	ffset: 2378h All ue: 0000000h RW	
Bit De	scription	
31:24	Reserved Project: All Format: MBZ	
23	Threshold Enable	
	Enable the threshold compare logic within the trigger logic.	
22	Invert D Enable 0	
	Invert the specified signal at the D stage of the trigger logic.	
21	Invert C Enable 1	
	Invert the specified signal at the C stage of the trigger logic.	
20	Invert C Enable 0	
	Invert the specified signal at the C stage of the trigger logic.	
19	Invert B Enable 3	
	Invert the specified signal at the B stage of the trigger logic.	
18	Invert B Enable 2	
	Invert the specified signal at the B stage of the trigger logic.	
17	Invert B Enable 1	
	Invert the specified signal at the B stage of the trigger logic.	
16	Invert B Enable 0	
	Invert the specified signal at the B stage of the trigger logic.	
15	Invert A Enable 15	
	Invert the specified signal at the A stage of the trigger logic.	



	OAREPORTTRIG2—Observation Architecture Report Trigger	
14	Invert A Enable 14	
	Invert the specified signal at the A stage of the trigger logic.	_
13	Invert A Enable 13	
	Invert the specified signal at the A stage of the trigger logic.	-
12	Invert A Enable 12	
	Invert the specified signal at the A stage of the trigger logic.	_
11	Invert A Enable 11	
	Invert the specified signal at the A stage of the trigger logic.	-
10	Invert A Enable 10	
	Invert the specified signal at the A stage of the trigger logic.	-
9	Invert A Enable 9	
	Invert the specified signal at the A stage of the trigger logic.	-
8	Invert A Enable 8	
	Invert the specified signal at the A stage of the trigger logic.	-
7	Invert A Enable 7	
	Invert the specified signal at the A stage of the trigger logic.	-
6	Invert A Enable 6	
	Invert the specified signal at the A stage of the trigger logic.	-
5	Invert A Enable 5	
	Invert the specified signal at the A stage of the trigger logic.	-
4	Invert A Enable 4	
	Invert the specified signal at the A stage of the trigger logic.	-
3	Invert A Enable 3	
	Invert the specified signal at the A stage of the trigger logic.	-
2	Invert A Enable 2	
	Invert the specified signal at the A stage of the trigger logic.	-



	OAREPORTTRIG2—Observation Architecture Report Trigger
1	Invert A Enable 1
	Invert the specified signal at the A stage of the trigger logic.
0	Invert A Enable 0
	Invert the specified signal at the A stage of the trigger logic.

## 1.1.14.11 OAREPORTTRIG3 – Observation Architecture Report Trigger

	OAREPORTRIG3—Observation Architecture Report Trigger								
	Register Type: MMIO								
Address O									
Project:	All								
Default Value: 0000000h									
Access:	RW								
Size (in bit	-								
This regist	er is used to program the OA unit.								
Bit De		5	scriptio	n					
31:28	NOA Signal Select 15	Project:	All	Format:	U4				
	Select 1 of the 16 input NOA signals								
27:24	NOA Signal Select 14	Project:	All	Format:	U4				
	Select 1 of the 16 input NOA signals								
23:20	NOA Signal Select 13	Project:	All	Format:	U4				
	Select 1 of the 16 input NOA signals								
19:16	NOA Signal Select 12	Project:	All	Format:	U4				
	Select 1 of the 16 input NOA signals								
15:12	NOA Signal Select 11	Project:	All	Format:	U4				
	Select 1 of the 16 input NOA signals								
11:8	NOA Signal Select 10	Project:	All	Format:	U4				
	Select 1 of the 16 input NOA signals								
7:4	NOA Signal Select 9	Project:	All	Format:	U4				
	Select 1 of the 16 input NOA signals								
3:0	NOA Signal Select 8	Project:	All	Format:	U4				
	Select 1 of the 16 input NOA signals								



## 1.1.14.12 OAREPORTTRIG4 – Observation Architecture Report Trigger

	OAREPORTRIG4—Obse	rvation	Archit	ecture Repo	ort Trigger	
Register Ty Address O Project: Default Val Access:	ffset: 2370h All					
Size (in bits						
	er is used to program the OA unit.					
Bit De		ç	criptior	ı		
31:28	NOA Signal Select 7 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
27:24	NOA Signal Select 6 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
23:20	NOA Signal Select 5 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
19:16	NOA Signal Select 4 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
15:12	NOA Signal Select 3 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
11:8	NOA Signal Select 2 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
7:4	NOA Signal Select 1 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	
3:0	NOA Signal Select 0 Select 1 of the 16 input NOA signals	Project:	All	Format:	U4	



#### 1.1.14.13 CEC0-0 – Customizable Event Creation

		CEC0-0-	Customizable Eve	ent Creation			
Register Ty Address Of Project: Default Val Access: Size (in bits This regist Bit De 31:21 20:19	ffset: 2390h All ue: 00000 Write s): 32 er is used to Reserved Clock Doma Selects cloc	0000h Only program the OA u Project: [De ain Projec k domains for DELA	vSNB] vt: DevSNB Format:	ו Format: U2 /ENT flops. The encoding o	MBZ of this field is		
	device spec	ific.	Description		Project		
	000b	crclk	Description				
	001b	Reserved					
	010b	hclk					
	011b	Reserved					
	100b	mcclk					
	101b	Reserved					
	110b	lgclk					
	111b	Reserved					
20:19	Reserved	Project:		Format:	MBZ		
18:3	Compare Value       Project:       All       Format:       U16         Bit field LSB corresponds to NOA bit 0. This field is loaded to compare against the 8 NOA signals that are fed into this block. The type of comparison that is done is controlled by the Compare Function.       When the compare function is true, then the signal for the NOA event is asserted. This in turn can be counted by any of the CHAP counters.						



2:0	Compare	e Function Project:	All Format: U3	
	Value N	la me	Description	Project
	000b	Any Are Equal	Compare and assert if any are equal (Can be used as OR function)	All
	001b	Greater Than	Compare and output signal if greater than	All
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	All
	011b	Greater Than or Equal	Compare and assert output if greater than or equal	All
	100b	Less Than	Compare and assert output if less than	All
	101b	Not Equal	Compare and assert output if not equal	All
	110b	Less Than or Equal	Compare and assert output if less than or equal	All
	111b	Reserved		All



#### 1.1.14.14 CEC0-1 – Customizable Event Creation

CEC0-1—Customizable Event Creation							
Register Type: MMIO							
Address Offset: 2394h							
Project: All							
<b>Default Val</b>	ue: 00000000h						
Access:	Write Only						
Size (in bit	s): 32						
This registe	r is used to program	the OA unit.					
Bit De				scription			
31:16	Considerations	Project:	All	Format:	U32		
	bit is delayed by 1 state machine arc of same 4 present state depending on whice programmed to "11	clock before consi coverage. For exa tte, state machine h state transition is 11", indicating use litioned NOA 7:4 a	dering it mple, NC signals. s of inter a pipe nd NOA	in event calcul DA bits 3:0 and The appropriat est. Bits 31:28 delayed versio 3:0 signals wo	onsidered in event calculations. 1: The NOA lations. This is particularly useful for doing d NOA 7:4 could be programmed to the te inversion selections would be made in the delay selection would be on of the state signals. The resulting "AND" build indicate the number of times the arc of counters.		
15:0	Mask	Project:	All	Format:	U32		
	Bit field LSB corresponds to NOA bit 0. These 8 bits are used to mask off entries from the comparison. For each bit: 0: This NOA bit is considered in event calculations. 1: This NOA bit is ignored in event calculations.						



#### 1.1.14.15 CEC1-0 – Customizable Event Creation

		CEC1-	-0— Customiz	able Eve	nt Creatio	on	
Project: Default Val Access: Size (in bit	ffset: 2398h All lue: 00000 Write s): 32	) 0000h	OA unit.	scription		Format:	: MBZ
20:19	Clock Dom		Project: [DevSN B] DELAY flops and B	I Format: DOLEAN EV	U2 ENT flops. T	he encodin	g of this field is
	device spec						
	Value Na	me	Description				Project
	000b	crclk					All
	001b	Reserved					All
	010b	hclk					All
	011b	Reserved					All
	100b	mcclk					All
	101b	Reserved					All
	110b	lgclk					All
	111b	Reserved					All
20:19	Reserved	Project:				Format:	MBZ
18:3	are fed into When the co	corresponds to this block. The	type of comparison is true, then the si	that is done	is controlled	by the Cor	8 NOA signals that npare Function. This in turn can be



:0	Compare	<b>Function</b> Project:	All Format: U3	
	Value N	la me	Description	Project
	000b	Any Are Equal	Compare and assert if any are equal (Can be used as OR function)	All
	001b	Greater Than	Compare and output signal if greater than	All
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	All
	011b	Greater Than or Equal	Compare and assert output if greater than or equal	All
	100b	Less Than	Compare and assert output if less than	All
	101b	Not Equal	Compare and assert output if not equal	All
	110b	Less Than or Equal	Compare and assert output if less than or equal	All
	111b	Reserved		All

#### 1.1.14.16 CEC1-1 – Customizable Event Creation

	CEC1-1—Customizable Event Creation						
Register Type: MMIO							
Address Offset: 239Ch							
Project:	Project: All						
<b>Default Val</b>	ue: 00000000h						
Access:	Write Only						
Size (in bits	<b>s):</b> 32						
This registe	r is used to program t	ne OA unit.					
Bit De				scription			
31:16	Considerations	Project:	All	Format:	U32		
	bit is delayed by 1 cl state machine arc cc same 4 present state depending on which programmed to "111	ock before consi- verage. For exa- state machine state transition is 1", indicating use ioned NOA 7:4 a	dering it mple, No signals. s of inter a pipe nd NOA	in event calcul OA bits 3:0 and The appropria rest. Bits 31:28 delayed versio 3:0 signals wo	lations. This is partic I NOA 7:4 could be p te inversion selection in the delay selection n of the state signals build indicate the nun	ns would be made	
15:0	Mask	Project:	All	Format:	U32		
	Bit field LSB corresp For each bit: 0: This calculations.					s from the comparison. t is ignored in event	



### 1.1.14.17 CEC2-0 – Customizable Event Creation

		CEC	2-0—0	Customiza	ble Eve	nt Creati	on	
Ŭ	ffset:         23A0h           All         All           ue:         00000           Write         S):	n 0000h	e OA un	it.				
Bit De					scription			
31:21 20:19	Reserved Clock Doma Selects cloc device spec	k domains for	All Project: DELAY	B]	Format: OLEAN EV	U2 ENT flops. T	Format	: MBZ
	Value Na	me		Description				Project
	000b	crclk		·				All
	001b	Reserved						All
	010b	hclk						All
	011b	Reserved						All
	100b	mcclk						All
	101b	Reserved						All
	110b	lgclk						All
	111b	Reserved						All
20:19	Reserved	Project:	· · ·			Format	t: MBZ	7
18:3	are fed into When the co	corresponds this block. The	e type of on is true	bit 0. This fiel comparison t a, then the sig	hat is done	is controlled	l by the Co	8 NOA signals that mpare Function. This in turn can be



2:0	Compare	<b>Function</b> Project:	All Format: U3	
	Value N	a me	Description	Project
	000b	Any Are Equal	Compare and assert if any are equal (Can be used as OR function)	All
	001b	Greater Than	Compare and output signal if greater than	All
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	All
	011b	Greater Than or Equal	Compare and assert output if greater than or equal	All
	100b	Less Than	Compare and assert output if less than	All
	101b	Not Equal	Compare and assert output if not equal	All
	110b	Less Than or Equal	Compare and assert output if less than or equal	All
	111b	Reserved		All

### 1.1.14.18 CEC2-1 – Customizable Event Creation

	CEC2-1—Customizable Event Creation							
Register Ty	pe: MMIO							
Address Of	fset: 23A4h							
Project:	All							
Default Val	ue: 00000000h							
Access:	Write Only							
Size (in bits	s): 32							
This registe	r is used to program t	he OA unit.						
Bit De				scription				
31:16	Considerations	Project:	All	Format:	U32			
	Bit field LSB corresponds to NOA bit 0. 0: The NOA bit is considered in event calculations. 1: The NOA bit is delayed by 1 clock before considering it in event calculations. This is particularly useful for doing state machine arc coverage. For example, NOA bits 3:0 and NOA 7:4 could be programmed to the same 4 present state, state machine signals. The appropriate inversion selections would be made depending on which state transition is of interest. Bits 31:28 in the delay selection would be programmed to "1111", indicating use a pipe delayed version of the state signals. The resulting "AND" of the now preconditioned NOA 7:4 and NOA 3:0 signals would indicate the number of times the arc of interest was taken. This could be recorded with the CHAP counters.							
15:0	Mask	Project:	All	Format:	U32			
						entries from the comparison. OA bit is ignored in event		



		CEC	3-0—	Customizable Event	Creation	
Register Ty	pe: MMIO					
Address O	ffset: 23A8h	ו				
Project:	All					
Default Val						
Access: Size (in bit:	Write s): 32	Uniy				
	er is used to	program the	eOAι	init.		
Bit De		1 0		scription		
31:21	Reserved	Project:	All		Format:	MBZ
20:19	Clock Dom	ain	Projec	t: All Format: L	J2	
	Selects cloc device spec		DELA	Y flops and BOOLEAN EVENT	flops. The encodin	g of this field is
	Value Na	me		Description		Project
	000b	crclk				All
	001b	Reserved				All
	010b	hclk				All
	011b	Reserved				All
	100b	mcclk				All
	101b	Reserved				All
	110b	lgclk				All
	111b	Reserved				All
20:19	Reserved	Project:			Format:	MBZ
18:3	Compare V	alue	Projec	t: All Format: L	J16	
10.3	are fed into	this block. Th	e type	A bit 0. This field is loaded to c of comparison that is done is c ue, then the signal for the NOA	ontrolled by the Cor	npare Function.

### 1.1.14.19 CEC3-0 – Customizable Event Creation



		CEC3-0-C	ustomizable Event Creation	
2:0	Compare	<b>Function</b> Project:	All Format: U3	
	Value N	a me	Description	Project
	000b	Any Are Equal	Compare and assert if any are equal (Can be used as OR function)	All
	001b	Greater Than	Compare and output signal if greater than	All
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	All
	011b	Greater Than or Equal	Compare and assert output if greater than or equal	All
	100b	Less Than	Compare and assert output if less than	All
	101b	Not Equal	Compare and assert output if not equal	All
	110b	Less Than or Equal	Compare and assert output if less than or equal	All
	111b	Reserved		All



	C	CEC3-1—Cu	stomi	zable Eve	nt Creation		
Register Ty	vpe: MMIO						
Address Of	fset: 23ACh						
Project:	All						
Default Val	ue: 00000000h						
Access:	Write Only						
Size (in bits	s): 32						
This registe	r is used to program	the OA unit.					
Bit De				scription			
31:16	Considerations	Project:	All	Format:	U32		
	Bit field LSB corresponds to NOA bit 0. 0: The NOA bit is considered in event calculations. 1: The NOA bit is delayed by 1 clock before considering it in event calculations. This is particularly useful for doing state machine arc coverage. For example, NOA bits 3:0 and NOA 7:4 could be programmed to the same 4 present state, state machine signals. The appropriate inversion selections would be made depending on which state transition is of interest. Bits 31:28 in the delay selection would be programmed to "1111", indicating use a pipe delayed version of the state signals. The resulting "AND" of the now preconditioned NOA 7:4 and NOA 3:0 signals would indicate the number of times the arc of interest was taken. This could be recorded with the CHAP counters.						
15:0	Mask	Project:	All	Format:	U32		
					ed to mask off entries ions. 1: This NOA bit	from the comparison. is ignored in event	

### 1.1.14.20 CEC3-1 – Customizable Event Creation



### 1.1.14.21 OANOASELECT – Observation Architecture NOA select [DevSNB]

	OAN		<b>F— Observation Architectu</b>	re NOA Select	
Register Ty					
	ffset: 236Ch	ו			
Project:	All				
Default Val Access:	lue: 00000 RW	luuun			
Size (in bit					
This registe	er is used to p	rogram the OA u	nit.		
Bit De			scription		
31:0	Rerserved			Project:	All
	Value Na	me	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
29:28	NOA Select	Bits for Counte	er 14	Project:	All
	Value Na	me	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
27:26	NOA Select	Bits for Counte	er 13	Project:	All
	Value Na	me	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All



5:24	NOA Select	Bits for Count	er 12	Project: All
	Value Na	me	Description	Project
	00b	csclk	NOA FM CS clk	All
	01b	crclk	NOA FM CR clk	All
	10b	crmclk	NOA FM CRM clk	All
	11b	Reserved		All
23:22	NOA Select	Bits for Count	er 11	Project: All
	Value Na	me	Description	Project
	00b	csclk	NOA FM CS clk	All
	01b	crclk	NOA FM CR clk	All
	10b	crmclk	NOA FM CRM clk	All
	11b	Reserved		All
1:20	NOA Select	Bits for Count	er 10	Project: All
	Value Na	me	Description	Project
	00b	csclk	NOA FM CS clk	All
	01b	crclk	NOA FM CR clk	All
	10b	crmclk	NOA FM CRM clk	All
	11b	Reserved		All
9:18	NOA Select	Bits for Count	er 9	Project: All
	Value Na	me	Description	Project
	00b	csclk	NOA FM CS clk	All
		crclk	NOA FM CR clk	All
	01b	0.011		
	01b 10b	crmclk	NOA FM CRM clk	All



5:14	Value Na	me csclk crclk crmclk Reserved Bits for Counte me	-	Project:	ProjectAIIAIIAIIAIIAIIAII
5:14	01b 10b 11b NOA Select Value Na 00b	crclk crmclk Reserved Bits for Counte	NOA FM CR clk NOA FM CRM clk er 7	Project:	All All All
5:14	10b 11b NOA Select Value Na 00b	crmclk Reserved Bits for Counte	NOA FM CRM clk	Project:	All
5:14	11b     NOA Select     Value Na     00b	Reserved Bits for Counte	er 7	Project:	All
5:14	NOA Select Value Na 00b	Bits for Counte	-	Project:	
5:14	Value Na		-	Project:	All
	00b	me	Description		
			Description		Project
		csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
3:12	NOA Select	Bits for Counte	er 6	Project:	All
	Value Na	me	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
1:10	NOA Select	Bits for Counte	er 5	Project:	All
	Value Na	me	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All



9:8	NOA Select	Bits for Count	Project:	All	
	Value Na	me	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
<b>'</b> :6	NOA Select	Bits for Count	er 3	Project:	All
	Value Na	me	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
5:4	NOA Select	Bits for Count	er 2	Project:	All
	Value Na	me	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All
3:2	NOA Select	Bits for Count	Project:	All	
	Value Na	me	Description		Project
	00b	csclk	NOA FM CS clk		All
	01b	crclk	NOA FM CR clk		All
	10b	crmclk	NOA FM CRM clk		All
	11b	Reserved			All



NOA Select	Bits for Count	er O	Project:	All
Value Na	me	Description		Project
00b	csclk	NOA FM CS clk		All
01b	crclk	NOA FM CR clk		All
10b	crmclk	NOA FM CRM clk		All
11b	Reserved			All



## 1.1.15 Frame Buffer Compression Control ([DevCL] Only)

This section describes the registers associated with the Frame Buffer Compression function. The primary motivation of FBC is power savings and thus it is only applicable to the Mobile Product.

#### **Programming Notes:**

- Frame buffer compression has to be disabled (via FBC\_CONTROL[31] = 0), and software has to wait until compression not in progress (FBC\_STATUS[31] == 0) before changing any of the following fields:
  - FBC\_CFB\_BASE
  - FBC\_LL\_BASE
  - FBC\_CONTROL[Mode Select]
  - o FBC\_CONTROL[Compressed Frame Buffer Stride]
  - o FBC\_CONTROL[Fence Number]

#### 1.1.15.1 FBC\_CFB\_BASE — Compressed Frame Buffer Base Address

	FBC_CFB_BASE — Compressed Frame Buffer Base Address							
Register Ty	ype: MMIO							
Address Of	set: 3200h							
Project:	DevCL							
Default Val	ue: 0000 0000h							
Access:	R/W							
Size (in bits	ze (in bits): 32							
	This register specifies the physical memory address at which the Compressed Frame Buffer is located. Note that the							
Compresse	npressed Frame Buffers must be in Non Cacheable memory and not relocated while FBC is active.							
Bit De	scription							
31:12	Compressed Frame Buffer Address							
	Project: DevCL							
	Default Value: 0h							
	Address: PhysicalAddress[31:12]							
	This register specifies Bits 31:12 of the physical address of the Compressed Frame Buffer.							
	Programming Notes							
	Software must guarantee that the Compressed Frame Buffer is stored in contiguous physical memory. The buffer must be 4K byte aligned. This field should not be changed unless FBC is inactive (the first VBlank start after <b>Enable Frame Buffer Compression</b> has been cleared.)							
11:0	Reserved Project: DevCL Format: MBZ							



## 1.1.15.2 FBC\_LL\_BASE — Compressed Frame Line Length Buffer Address

	FBC_LL_BASE — Compressed Frame Line Length Buffer Address
Register Ty	ype: MMIO
	ffset: 3204h
Project:	DevCL
<b>Default Val</b>	lue: 0000 0000h
Access:	R/W
Size (in bit	s): 32
	er specifies the physical memory address at which the Compressed Frame Line Length Buffer is located. he Compressed Frame Buffers must be in Non Cacheable memory and not relocated while FBC is
Bit De	scription
31:12	Compressed Frame Line Length Buffer Address
	Project: DevCL
	Default Value: 0h
	Address: PhysicalAddress[31:12]
	This register specifies Bits 31:12 of the physical address of the Compressed Frame Line Length Buffer.
	Programming Notes
	Software must guarantee that the Compressed Frame Line Length Buffer is stored in contiguous physical memory. The buffer must be 4K byte aligned. This field should not be changed unless FBC is inactive (the first VBlank start after <b>Enable Frame Buffer Compression</b> has been cleared.)
	is inactive (the first volatik start after Enable Frame Burler Compression has been cleared.)



## 1.1.15.3 FBC\_CONTROL — Frame Buffer Compression Control Register

	FBC_C	ONTROL — Fra	ame Buffer Compression Control	Register					
Register Ty	/pe: MMIO	1							
Address O									
Project:	DevCl								
Default Val Access:	ue: 0000 ( R/W	0000h							
Access. Size (in bit									
		ontrol the operation of	of RLE-FBC.						
Bit De			scription						
31	Enable Frai	me Buffer Compres	sion						
	Project:	DevC	L						
	Default Valu	ie: Oh							
	Format:	Enabl	e						
	This bit is used to globally enable or disable the RLE-FBC function (compression and decompression at the next VBIank start.								
	Value Na	me	Description	Project					
	0h	Disable	Disable frame buffer compression.	DevCL					
	1h	Enable	Enable frame buffer compression.	DevCL					
30	Mode Selec	:t							
	Project:	DevC	L						
	Default Valu	ie: Oh							
	Format:	U1							
	Value Na	me	Description	Project					
	0h	Single Pass	Single Pass mode	DevCL					
	1h	Periodic Pass	Periodic mode	DevCL					
29:16	Interval								
	Project:	DevC	L						
	Default Valu	ie: Oh							
	Format:	U14							
	Zero is an ill	legal value.							

r



15	Stop Compre Modification	(DEBUG ON	NLY)	Project:		Format: ss when any modif	Enable
	source frame			a subsequent	compressing pas		
14	Uncompress	ible Enable		Project:	DevCL	Format:	Enable
						ne FBC_TAG regis ressible mode is tu	
13	Reserved	Project:	DevCL	Format:	MBZ		
12:5	Compressed Buffer Stride		Project:	DevCL	Format:	(Stride in 64	Byte units) – 1
		uida fau tha a		fromo buffor	<b>This contracts</b>		
		the compres	ssed frame			ed to determine th ompressed to a str	
	increment for are not comp	the compres ressed at all	ssed frame	buffer. Lines	that cannot be c		ride size or less
	increment for are not comp This field mus	the compres ressed at all st be set to a	ssed frame	buffer. Lines	that cannot be c	ompressed to a st	ride size or less
4	increment for are not comp This field mus buffer.	the compres ressed at all st be set to a	ssed frame	buffer. Lines	that cannot be c	ompressed to a st	ride size or less
43:0	increment for are not comp This field mus buffer. 00h = 64B str	the comprese ressed at all st be set to a ide Project:	value less DevCL	buffer. Lines than or equal	that cannot be c	ompressed to a st	ride size or less

## 1.1.15.4 FBC\_COMMAND — Frame Buffer Compression Command Register

	FBC_	СОМ	MAND —	Frame E	Buffer Cor	mpressior	n Command Reg	gister
Register Ty	ype:	MMIO						
Address O	ffset:	320Ch						
Project:		DevCL						
Default Value:		0000 00	)00h					
Access:		R/W						
Size (in bit	s):	32						
This registe	r is use	ed to req	uest a frame	buffer comp	pression pass	while in Singl	le Pass mode.	
Bit De					so	ription		
31:1	Rese	rved	Project:	DevCL	Format:	MBZ		
0	Comp	oress Ei	nable	P	roject:	DevCL	Format:	Enable
	after t	he com		s is complete	ed. This bit is		ode. The compressor of eriodic Mode (i.e., it with the second sec	



1.1.15	D.5 FBC_STATU	S — Frame Buffer Compression Status Register
	FBC_STATUS	— Frame Buffer Compression Status Register
<b>Register</b> Ty	ype: MMIO	
Address O	ffset: 3210h	
Project:	DevCL	
<b>Default Val</b>	ue: 2000 0000h	
Access:	RO / R/W	
Size (in bit		
		tion associated with the RLE-FBC function. The information is read-only in normal e programmed as a TEST MODE.
Bit De		scription
31	Compressing	
	Project:	DevCL
	Security:	RO
	Default Value:	Oh
	Format:	Flag
	This status bit indicates	s that the device is currently within a compression pass.
30	Compressed	
	Project:	DevCL
	Security:	RO normally, R/W TEST MODE
	Default Value:	Oh
	Format:	Flag
	This bit indicates that a FB_CFB_BASE registe	a compressed frame buffer is available at the address contained in the er.
	In normal operation the compression this bit is	e compressor sets this bit when it has completed the compression pass. During not set.
	address in the FB_CFE	can be set if there is a software-created compressed buffer available at the B_BASE register. <u>Test-Mode software must check that compression is <b>not</b> in <u>this bit.</u> If RLE-FBC is enabled, the compressor will clear this bit when it starts pass.</u>

#### 1.1.15.5 FBC STATUS — Frame Buffer Compression Status Register



	FBC_ST	ATUS — Frar	ne Buffer Co	ompressi	on Status Register			
29	Any Modified							
	Project:	DevCL						
	Security:	RO nor	mally, R/W TES	MODE				
	Default Value:	1h						
	Format:	Flag						
	compress allocation and frame	or sets this bit on the within the render c	ne first write to th ache (e.g., as a i ss are used to de	e frame buffe esult of Blt, 3 etermine if a v	since the last compression pass. The r from the application/driver or upon an D or MPEG activity). The fence number vrite modified the frame buffer. The bit ession pass.			
	In normal oper	n normal operation this bit is read only (software must not write this bit) and defaults to a "1".						
	available at the not in progress	e address contained s before setting this	the FB_CFB_B bit. If enabled, t	ASE register. he compress	compressed buffer with modified lines <u>SW must check that compression is</u> or will clear this bit when it initiates the node compression testing.			
28:11	Reserved	Project: DevO	L Format:	MBZ				
10:0	Current Line	Compressing						
	Project:	DevCL						
	Security:	RO						
	Default Value:	0h						
	Format:	U11						
	This read only	field indicates the I	ine number that	the compress	or is currently processing.			
	If this field is 0 line 1.	and the Compress	ing bit (Bit 31) is	s set, the com	pressor is currently on display frame			

# 1.1.15.6 FBC\_CONTROL2— Frame Buffer Compression 2<sup>nd</sup> Control Register

									-
F	BC_	CON	TROL2—	Frame B	uffer Con	npressi	on 2 <sup>nd</sup> Con	trol Reg	gister
Register Type:		MMIO							
Address Offset:		3214h							
Project:		DevCL							
Default Valu	le:	0000 00	000h						
Access:		R/W							
Size (in bits	):	32							
This register	is use	d to cor	ntrol the operation	ation of RLE	-FBC.				
Bit De					so	ription			
31:3	Rese	rved	Project:	DevCL	Format:	MBZ			



4	Double Buf	fer FBC Fence	and Fence_DisplayY Offset Register Fields							
	Project:	D	evCL							
	Default Valu	e: 0l	h							
	Format:	D	isable							
	Value Na	me	Description	Project						
	0h		Double buffer	DevCL						
	1h		Don't double buffer	DevCL						
3:2	FBC C3 Mo	de								
	Project:	D	evCL							
	Default Valu	e: 01	h							
	Format:	U	2							
	Value Na	me	Description	Project						
	00		FBC IDLENESS is not looked at in order to enter Self Refresh	DevCL						
	01		FBC IDLENESS is looked at in order to enter Self Refresh	DevCL						
	10		FBC IDLENESS is looked at in order to enter Self Refresh. But FBC enters IDLE as it finishes compressing the current scanline pair and enters IDLE as soon as csunit asserts the inc3 signal.	DevCL						
	11	Reserved	Reserved	DevCL						
1	CPU Fence	enable		4						
	Project:	D	evCL							
	Default Valu	e: 0l	h							
	Format:	E	nable							
	Value Na	me	Description	Project						
	0h		Display Buffer is not in a CPU fence. No modifications are expected from CPU to the Display Buffer.	DevCL						



)	Frame Buffer C	ompression Di	isplay Plane Select A/B	
	Project:	DevCL		
	Default Value:	0h		
	Format:	Flag		
	Value Na	me	Description	Project
	Value Na Oh	me	Description           Enable frame buffer compression on Plane A.	All
		me	•	
	Oh		Enable frame buffer compression on Plane A.	All

# 1.1.15.7 FBC\_DISPYOFF — FBC Fence Display Buffer Y offset

	FE	BC_DISPY	OFF — F	BC Fence	Display Bu	uffer Y offset	
Register Ty	ype: MMIC	)					
Address O	ffset: 321B	h					
Project:	DevC	:L					
<b>Default Val</b>	ue: 0000	0000h					
Access:	R/W						
Size (in bit	s): 32						
Desc							
Bit De				so	ription		
31:12	Reserved	Project:	DevCL	Format:	MBZ		
11:0	Fence_YD	sp	P	roject:	DevCL	Format:	U12
	Y offset from	m the fence to	the Display I	Buffer base			



r					•
F	BC_MOD_NUM— F	BC Number of M	odifications	for Recomp	ression
Register Ty	ype: MMIO				
Address O	ffset: 3220h				
Project:	DevCL				
<b>Default Val</b>	ue: 0000 0000h				
Access:	R/W				
Size (in bit	s): 32				
<b>Trusted Ty</b>	<b>pe:</b> 1				
The purpose Display buff	e of this register is to avoid S fer.	R exit unless the progr	ammed number o	f modifications ha	ve been made to the
Bit De		s	scription		
31:1	FBC_Mod_Num	Project:	DevCL	Format:	U12
	Number of modifications to	the display buffer requ	ired before recom	pression is attem	pted.
	If the number of modifications to the Frame Buffer is not equal to the programmed count value at the end of the interval, re-compression is not attempted.				
0	FBC_Mod_Num_Valid	Project:	DevCL	Format:	Flag
	Only if this bit is set will the	above count value be l	looked at.		

#### 1.1.15.8 FBC\_MOD\_NUM— FBC Number of Modifications for Recompression

### 1.1.15.9 FBC\_TAG — Frame Buffer Compression TAG Interface (DEBUG)

FB	C_TAG — Frame Buffer Compression TAG Interface (DEBUG)
Register Type:	MMIO
Address Offset:	3300h
Project:	All
Default Value:	0000000h;
Access:	R/W
Size (in bits):	49x32
Trusted Type:	1

The device implements 49 DWords of Tag data for RLE-FBC compression. Each DWord contains storage for a 2-bit Tag value associated with a frame buffer line pair.

49 DWords are required to support the required 1536 display lines (= 48 x 32), as an extra DWord may be required due to the alignment of the source (uncompressed) frame buffer. I.e., if the source frame buffer starts on an odd tile line, line 0 corresponds to bit 1 of 3300 (bit 0 is unused) and the 49<sup>th</sup> DWord may be required. If the source frame buffer starts on an even tile line, line 0 corresponds to bit 0 of 3300.



	FBC_1	TAG — Frame Buffer Compression TAG Interface (DEBUG)					
DWord B	it	Description					
048	31:30	Tag for lines 30&31Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	29:28	Tag for lines 29&28Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	27:26	Tag for lines 27&26Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	25:24	Tag for lines 25&24Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	23:22	Tag for lines 23&22Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	21:20	Tag for lines 21&20Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	19:18	Tag for lines 19&18Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	17:16	Tag for lines 17&16Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	15:14	Tag for lines 15&14Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	13:12	Tag for lines 13&12Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	11:10	Tag for lines 11&10Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	9:8	Tag for lines 9&8Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	7:6	Tag for lines 7&6Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	5:4	Tag for lines 5&4Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	3:2	Tag for lines 3&2Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					
	1:0	Tag for lines 1&0Project:AllFormat:FBC TagFor lines: (DWord) + 30 and (DWord) + 31					



31:0	Tag for lin	es DW# + 1&0		
	Project:	All		
	Format:	FBC T	ag See below	
	For lines: (	DWord) + 30 and (I	DWord) + 31	
	Value Na	me	Description	Project
	00	Modified	At least one of the associated lines was modified since the last compression pass started.	All
	01	Uncompressed	The associated lines are uncompressed and are candidate for compression in the next pass	All
	10	Uncompressible	The associated lines are uncompressible and are not candidate for compression in the next pass.	All
	11	Compressed	The associated lines are compressed	All



# **1.2 Fence Registers**

# 1.2.1 FENCE — Graphics Memory Fence Table Registers

	FENCE — Graphics Memory Fence Table Registers			
Register Type:	MMIO			
Address Offset:	3000h			
Project:	All			
Default Value:	0000000h;			
Access:	R/W			
Size (in bits):	16x64			
Trusted Type:	1			
Address Offset:	03000h – 03007h: FENCE_0			
	:			
	0307Ch – 0307Fh: FENCE_15			
(See <i>Memory Inter</i> the fence registers	ce performs address translation from linear space to tiled space for a CPU access to graphics memory <i>rface Functions</i> chapter for information on these memory layouts) using the fence registers. Note that are used <b>only for CPU accesses to gfx memory</b> . Graphics rendering/display pipelines use Per T) parameters (found in SURFACE_STATE – see the <i>Sampling Engine</i> chapter) to access tiled gfx			
while still locating is done such that the performance. Appl	g is to locate graphics data that are close (in X and Y surface axes) in one physical memory page some amount of line oriented data sequentially in memory for display efficiency. All 3D rendering he QWords of any one span are all located in the same memory page, improving rendering lications view surfaces as linear, hence when the cpu access a surface that is tiled, the gfx hardware ar to tiled address conversion and access the correct physical memory location(s) to get the data.			
Tiled memory is supported for rendering and display surfaces located in graphics memory. A tiled memory surface is a surface that has a width and height that are subsets of the tiled region's pitch and height. The device maintains the constants required by the memory interface to perform the address translations. Each tiled region can have a different pitch and size. The CPU-memory interface needs the surface pitch and tile height to perform the address translation. It uses the GMAddr (PCI-BAR) offset address to compare with the fence start and end address, to determine if the rendering surface is tiled. The tiled address is generated based on the tile orientation determined from the matching fence register. Fence ranges are at least 4 KB aligned. Note that the fence registers are used <u>only for CPU accesses</u> to graphics memory.				
A Tile represents 4 KB of memory. Tile height is 8 rows for X major tiles and 32 rows for Y major tiles. Tile Pitch is 512Bs for X major tiles and 128Bs for Y major tiles. The surface pitch is programmed in 128B units such that the pitch is an integer multiple of "tile pitch".				
Note that X major compensation dest Sampler, depth, co	s on tile surface usage are detailed in Surface Placement Restrictions (Memory Interface Functions). tiles can be used for Sampler, Color, Depth, motion compensation references and motion ination, Display, Overlay, GDI Blt source and destination surfaces. Y major tiles can be used for olor and motion compensation assuming they do not need to be displayed. GDI Blit operations, y cannot used Tiled Y orientations.			
A "PST" graphics	surface that will also be accessed via fence needs its base address to be tile row aligned.			



#### FENCE — Graphics Memory Fence Table Registers

Hardware handles the flushing of any pending cycles when software changes the fence upper/lower bounds.

Fence Table Registers occupy the address range specified above. Each Fence Table Register has the following format.

FENCE registers are *not* reset by a <u>graphics</u> reset. They will maintain their values unless a full chipset reset is performed.

DWord B	t	Description
015	63:44	Fence Upper Bound
		Project: All
		Address: GraphicsAddress[31:12]
		Bits 31:12 of the ending Graphics Address of the fence region. Fence regions must be aligned to a 4KB page. This address represents the last 4KB page of the fence region (Upper Bound is included in the fence region).
		Graphics Address is the offset within GMADR space.
	45:32	Reserved Project: All Format: MBZ
	31:12	Fence Lower Bound
		Project: All
		Address: GraphicsAddress[31:12]
		Bits 31:12 of the starting Graphics Address of the fence region. Fence regions must be aligned to 4KB. This address represents the first 4KB page of the fence region (Lowe Bound is included in the fence region).
		Graphics Address is the offset within GMADR space.
	11:2	Fence Pitch
		Project: All
		Default Value: 0h DefaultVaueDesc
		Format: U10-1 Width in 128 bytes
		This field specifies the width (pitch) of the fence region in multiple of "tile width". For Tile X this field must be programmed to a multiple of 512B ("003" is the minimum value) and for Tile Y this field must be programmed to a multiple of 128B ("000" is the minimum value).
		000h = 128B 001h = 256B 
		3FFh = 128KB



	FENCE — Graphics Memory Fence Table Registers						
1	Tile Walk						
	Project:	All					
	Format:	MI_TileWa	alk				
	This field specifies the spatial ordering of QWords within tiles.						
	Description	Project					
	0h	MI_TILE_XMAJOR	Consecutive SWords (32 Bytes) sequenced in the X direction	All			
	1h	MI_TILE_YMAJOR	Consecutive OWords (16 Bytes) sequenced in the Y direction	All			
0	Fence Val	id					
	Project:	All					
	Format:	MI_ Fence	Valid				
	This field specifies whether or not this fence register defines a fence region.						
	Value Na	me	Description	Project			
	0h	MI_FENCE_INVALID		All			
	1h	MI_FENCE_VALID		All			

# **1.3 Memory Interface Commands for Rendering Engine**

### 1.3.1 Introduct ion

This chapter describes the formats of the "Memory Interface" commands, including brief descriptions of their use. The functions performed by these commands are discussed fully in the *Memory Interface Functions* Device Programming Environment chapter.

This chapter describes MI Commands for the original graphics processing engine. The term "for Rendering Engine" in the title has been added to differentiate this chapter from a similar one describing the MI commands for the Media Decode Engine.

The commands detailed in this chapter are used across products within the Gen4+ family. However, slight changes may be present in some commands (i.e., for features added or removed), or some commands may be removed entirely.



### **1.3.2 Software Synchronization Commands**

To support mid-triangle interruption, certain commands need to be placed in a temporary location in hardware until primitive commands are complete. This introduces out-of-order command execution. Below show the commands that are affected. Note that the INSTPM register has a bit that is used to force in-order execution.

Command	Qualifications
MI_NOOP	When writing to the NOOPID register
MI_USER_INTERRUPT	Always
MI_PROBE	Writing out new value after check
MI_UNPROBE	Always
MI_SEMAPHORE_MBOX	Memory write
MI_STORE_DATA_IMM	Always
MI_STORE_DATA_INDEX	Always
MI_LOAD_REGISTER_IMM	Always
MI_UPDATE_GTT	Always
MI_STORE_REGISTER_MEM	Register read is done in-order, register write done out-of-order

#### Doc Ref #: IHD\_OS\_V1Pt3\_3\_10



# 1.3.3 MI\_ARB\_CHECK

MI_ARB_CHECK					
Project:	All	Length Bias: 1			
Engine:	Render				

The MI\_ARB\_CHECK instruction is used to check the ring buffer double buffered head pointer (register UHPTR). This instruction can be used to pre-empt the current execution of the ring buffer. Note that the valid bit in the updated head pointer register needs to be set for the command streamer to be pre-empted.

Programming Note:

- The current head pointer is loaded with the updated head pointer register independent of the location of the updated head
- If the current head pointer and the updated head pointer register are equal, hardware will automatically reset the valid bit corresponding to the UHPTR
- For Gen6 this instruction can be placed only in a ring buffer, never in a batch buffer. For Gen7+ it can be in either a ring buffer or batch buffer.
- For pre-emption, the wrap count in the ring buffer head register is no longer maintained by hardware. The hardware updates the wrap count to the value in the UHPTR register.

DWord Bi	t	Description				
0	31:29	Command Type				
		Default Value: 0h	MI_COMMAND	Format:	OpCode	
	28:23	MI Command Opcode				
		Default Value: 05h MI_ARB_CHECK Format: OpCode				
	22:0	Reserved Project:	All Format: MBZ			



# 1.3.4 MI\_BATCH\_BUFFER\_END

		MI_BATCH_BUFFER_END
Project: Engine:	All Re	nder 1
		FFER_END command is used to terminate the execution of commands stored in a <i>batch buffer</i> ATCH_BUFFER_START command.
DWord E	Bit	Description
0	31:29	Command Type           Default Value:         0h         MI_COMMAND         Format:         OpCode
	28:23	MI Command Opcode           Default Value:         0Ah         MI_BATCH_BUFFER_END         Format:         OpCode
	22:0	Reserved Project: All Format: MBZ
1	31:0	Semaphore Data Dword Data dword to compare memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at <b>Semaphore</b> Address is greater than this dword, the execution of the command buffer should continue.
2	31:3	Semaphore Address Qword address to fetch Data Dword(DW0) from memory. HW will compare the Data Dword(DW0) with Semaphore Data Dword
	2:0	Reserved Project: All Format: MBZ



## 1.3.5 MI\_BATCH\_BUFFER\_START

MI_BATCH_BUFFER_START					
Project:	All	Length Bias: 2			
Engine:	Render				

The MI\_BATCH\_BUFFER\_START command is used to initiate the execution of commands stored in a *batch buffer*. For restrictions on the location of batch buffers, see Batch Buffers in the Device Programming Interface chapter of *MI Functions*.

#### Programming Notes:

- Batch buffers referenced with physical addresses must not extend beyond the end of the starting physical page (can't span physical pages). However, a batch buffer initiated using a physical address can chain to another buffer in another physical page.
- A batch buffer initiated with this command must end either with a MI\_BATCH\_BUFFER\_END command or by chaining to another batch buffer with an MI\_BATCH\_BUFFER\_START command.
- For virtual batch buffers, it is essential that the address location beyond the current page be populated inside the GTT. HW performs over-fetch of the command addresses and any over-fetch requires a valid TLB entry. A single extra page beyond the batch buffer is sufficient.
- Prior to sending batch buffer start command with clear command buffer enable set, software has to ensure pipe is flushed explicitly by sending MI\_FLUSH or PIPE\_CONTROL with CS Stall set..

DWord Bit	t	Description
0	31:29	Command Type
		Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode
		Default Value: 31h MI_BATCH_BUFFER_START Format: OpCode
	22:13	Reserved Project: All Format: MBZ
	12	Batch Buffer         Project:         All         Format:         U1           Encrypted Memory         Read Enable
		The Command Streamer will request batch buffer data from serpent memory if this bit is enabled. If disabled then the batch buffer will be fetched from non-encrypted memory.
		Commands in the Table 3-7 Priviledged Commands are not allowed from Encryped Batch Buffers and will be turned into NOOP commands in the command streamer. Any write that is generated from the encrypted batch buffer will write encrypted data.
-	11	Clear Command Project: All Format: U1 Buffer Enable
		The following batch buffer is to be executed from the Write Once protected memory area. The address of the batch buffer is an offset into the WOPCM area. This batch buffer needs to be pre-ceded by a MI_FLUSH command or PIPE_CONTROL with CS Stall set.
	10:9	Reserved Project: All Format: MBZ

• The dword following this command in the batch buffer should always be MI\_NOOP.



	MI_BATCH_BUFFER_START							
-	8	Buffer Secu	Buffer Security and Address Space Indicator					
		Project:	All					
		Format:	ormat: MI_BufferSecurityType					
		When this command is executed directly from a ring buffer, this field is used to specify the associated batch buffer as a <i>secure</i> or <i>non-secure</i> buffer. Certain operations (e.g., MI_STORE_DATA_IMM commands to privileged memory) are prohibited within non-secure buffers. See Batch Buffer Protection in the Device Programming Interface chapter of <i>MI Functions</i> . When this command is executed from within a batch buffer (i.e., is a "chained" batch buffer command), this field is IGNORED and the next buffer in the chain inherits the initial buffer's security characteristics.						
		Value Na	me	Description	Project			
			MI_BUFFER_ SECURE	This batch buffer is secure and will be accessed via the GGTT.	All			
	Programming Notes							
		Notes						
		Errata De	scription		Project			
		#	Desc		All			
	7:0	DWord Leng	gth					
		Default Value	e: Oh	Excludes DWord (0,1)				
		Format:	=n	Total - Bias				
1	31:2	Batch Buffer Start Address						
		Project:	All					
		Address:	Grap	hicsAddress[31:2]				
		Surface Type	e: Batch	nBuffer				
		This field spe	ecifies Bits 31:2	of the starting address of the batch buffer.				
	1:0	Reserved	Project: All	Format: MBZ				

### 1.3.5.1 Command Access of Privileged Memory

Memory space mapped through the global GTT is considered "privileged" memory. Commands that have the capability of accessing both privileged and unprivileged (PPGTT space) memory will contain a bit that, if set, will attempt a "privileged" access through the GGTT rather than an unprivileged access through the context-local PPGTT.

"User mode" command buffers should not be able to access privileged memory under any circumstances. These command buffers will be issued by the kernel mode driver with the batch buffer's **Buffer Security** Indicator set to "non-secure". Commands in such a batch buffer are not allowed to access privileged memory. The commands in these buffers are supplied by the user mode driver and will not be validated by the kernel mode driver.



"Kernel mode" command buffers are allowed to access privileged memory. The batch buffers Buffer Security indicator is set to "secure" in this case. In some of the commands that access memory in a secure batch buffer, a bit is provided in the command to steer the access to Per process or Global virtual space. Secure batch buffers are executed from the global GTT.

Commands in ring buffers and commands in batch buffers that are marked as secure (by the kernel mode driver) are allowed to access both privileged and unprivileged memory and may choose on a command-by-command basis.

#### Table 1. GGTT and PPGTT Usage by Command

Command	Address	Allowed Access
MI_BATCH_BUFFER_START*	Command Address	Selectable
MI_DISPLAY_FLIP	Display Buffer Base	GGTT Only
MI_STORE_DATA_IMM*	Storage Address	Selectable
MI_STORE_DATA_INDEX**	Storage Offset	Selectable
MI_STORE_REGISTER_MEM*	Storage Address	Selectable
MI_SEMAPHORE_MBOX	Semaphore Address	Selectable
PIPE_CONTROL	STDW Address	Selectable

\*Command has a GGTT/PPGTT selector added to it vs. previous Gen4 family products.

\*\*Added bit allows offset to apply to global HW Status Page or PP HW Status Page found in context image.

#### 1.3.5.2 Privileged Commands

A subset of the commands are privileged. These commands may be issued only from a secure batch buffer or directly from a ring. If one of these commands is parsed in a non-secure batch buffer, an error is flagged and the command is dropped. For commands that generates a write, the hardware will complete the transaction but the byte enables are turned off. Batch buffers from the User mode driver are passed directly to the kernel mode driver which does not validate them but issues them with the Security Indicator set to 'non-secure' to protect the system from an attack using these privileged commands.

#### Table 2. Privileged Commands

Privileged Command	Function in non-privileged batch buffers	
MI_LOAD_REGISTER_IMM	Byte enables are turned off	
MI_UPDATE_GTT	Byte enabled are turned off	
MI_STORE_REGISTER_MEM	Command is translated and completed with byte enables turned off	
MI_DISPLAY_FLIP	Command is ignored by the hardware	

Command privilege applies the same way in Basic Scheduler mode. Parsing one of the commands in the table above from a non-secure batch buffer will flag an error and convert the command to a NOOP.



### 1.3.5.3 Privileged Commands [PreDevSNB]

A subset of the commands are privileged. These commands may be issued only from a secure batch buffer or directly from a ring. If one of these commands is parsed in a non-secure batch buffer, an error is flagged and the command is dropped. For commands that generates a write, the hardware will complete the transaction but the byte enables are turned off. Batch buffers from the User mode driver are passed directly to the kernel mode driver which does not validate them but issues them with the Security Indicator set to 'non-secure' to protect the system from an attack using these privileged commands.

#### **Table 3. Privileged Commands**

Privileged Command	Function in non-privileged batch buffers	
MI_LOAD_REGISTER_IMM	Byte enables are turned off	
MI_UPDATE_GTT	Byte enabled are turned off	
MI_STORE_REGISTER_MEM	Command is translated and completed with byte enables turned off	
MI_DISPLAY_FLIP	Command is ignored by the hardware	

Command privilege applies the same way in Basic Scheduler mode. Parsing one of the commands in the table above from a non-secure batch buffer will flag an error and convert the command to a NOOP.



### 1.3.6 MI\_DISPLAY\_FLIP

		MI_DISPLAY_FLIP
Project:	All	Length Bias: 2
Engine:	Render	

The MI\_DISPLAY\_FLIP command is used to request a specific display plane to switch (flip) to display a new buffer. The buffer is specified with a starting address and pitch. The tiled attribute of the buffer start address is programmed as part of the packet. This command is specific to the render engine

The operation this command performs is also known as a "display flip request" operation – in that the flip operation itself will occur at some point in the future. This command specifies when the flip operation is to occur: either synchronously with vertical retrace to avoid tearing artifacts (possibly on a future frame), or asynchronously (as soon as possible) to minimize rendering stalls at the cost of tearing artifacts.

#### Programming Notes:

- This command simply requests a display flip operation -- command execution then continues normally. There
  is no guarantee that the flip (even if asynchronous) will occur prior to subsequent commands being executed.
  (Note that completion of the MI\_FLUSH command does not guarantee that outstanding flip operations have
  completed). The MI\_WAIT\_FOR\_EVENT command can be used to provide this synchronization by pausing
  command execution until a pending flip has actually completed. This synchronization can also be performed
  by use of the Display Flip Pending hardware status. See Display Flip Synchronization in the Device
  Programming Interface chapter of *MI Functions*.
- 2. After a display flip operation is requested, software is responsible for initiating any required synchronization with subsequent buffer clear or rendering operations. For multi-buffering (e.g., double buffering) operations, this will typically require updating SURFACE\_STATE or the binding table to change the rendering (back) buffer. In addition, prior to any subsequent clear or rendering operations, software must typically ensure that the new rendering buffer is not actively being displayed. Again, the MI\_WAIT\_FOR\_EVENT command or Display Flip Pending hardware status can be used to provide this synchronization. See Display Flip Synchronization in the Device Programming Interface chapter of *MI Functions*.
- 3. The display buffer command uses the X and Y offset for the tiled buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For tiled buffers, the display subsystem uses the X and Y offset in generation of the final request to memory. The offset is always updated on the next vblank for both Synchronous and Asynch Flips. It is not necessary to have a flip enqueued to update the X and Y offset
- 4. The display buffer command uses the linear dword offset for the linear buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For linear buffers, the display subsystem uses the dword offset in generation of the final request to memory.
  - For synchronous flips the offset is updated on the next vblank. It is not necessary to have a sync flip enqueued to update the dword offset.
  - Linear memory does not support asynchronous flips
- 5. DWord 3 (panel fitter flip) must not be sent with asynchronous flips. It is only allowed to be sent with synchronous flips.



MI_DISPLAY_FLIP					
DWord B	lit	Description			
0	31:29	Command Type			
		Default Value: 0h MI_COMMAND Format: OpCode			
	28:23	MI Command Opcode			
		Default Value: 14h MI_DISPLAY_FLIP Format: OpCode			
	22	Async Flip Project: All Format: Enable Indicator			
		This bit should always be set if DW2 [1:0] == '01' (async flip). This field is required due to HW limitations. This bit is used by the render pipe while DW2 is used by the display hardware.			
	18:8	Reserved Project: Format: MBZ			
	7:0	DWord Length			
		Default Value: 0h Excludes DWord (0,1)			
		Format: =n Total Length - 2			
1	31:16	Reserved Project: All Format: MBZ			
	15:6	Display Buffer Pitch			
		Project: All			
		Default Value: 0h DefaultVaueDesc			
		Format: U10			
		For Synchronous Flips only, this field specifies the 64-byte aligned pitch of the new display buffer.			
		For Asynchronous Flips, this parameter is programmed so that all the flips in a flip chain should maintain the same pitch as programmed with the last synchronous flip or direct thru mmio.			
	5:1	Reserved Project: All Format: MBZ			



Project:	All	Length Bias:	2
Engine:	Render		

The MI\_DISPLAY\_FLIP command is used to request a specific display plane to switch (flip) to display a new buffer. The buffer is specified with a starting address and pitch. The tiled attribute of the buffer start address is programmed as part of the packet. This command is specific to the render engine

The operation this command performs is also known as a "display flip request" operation – in that the flip operation itself will occur at some point in the future. This command specifies when the flip operation is to occur: either synchronously with vertical retrace to avoid tearing artifacts (possibly on a future frame), or asynchronously (as soon as possible) to minimize rendering stalls at the cost of tearing artifacts.

#### Programming Notes:

- 6. This command simply requests a display flip operation -- command execution then continues normally. There is no guarantee that the flip (even if asynchronous) will occur prior to subsequent commands being executed. (Note that completion of the MI\_FLUSH command does not guarantee that outstanding flip operations have completed). The MI\_WAIT\_FOR\_EVENT command can be used to provide this synchronization by pausing command execution until a pending flip has actually completed. This synchronization can also be performed by use of the Display Flip Pending hardware status. See Display Flip Synchronization in the Device Programming Interface chapter of *MI Functions*.
- 7. After a display flip operation is requested, software is responsible for initiating any required synchronization with subsequent buffer clear or rendering operations. For multi-buffering (e.g., double buffering) operations, this will typically require updating SURFACE\_STATE or the binding table to change the rendering (back) buffer. In addition, prior to any subsequent clear or rendering operations, software must typically ensure that the new rendering buffer is not actively being displayed. Again, the MI\_WAIT\_FOR\_EVENT command or Display Flip Pending hardware status can be used to provide this synchronization. See Display Flip Synchronization in the Device Programming Interface chapter of *MI Functions*.
- 8. The display buffer command uses the X and Y offset for the tiled buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For tiled buffers, the display subsystem uses the X and Y offset in generation of the final request to memory. The offset is always updated on the next vblank for both Synchronous and Asynch Flips. It is not necessary to have a flip enqueued to update the X and Y offset
- 9. The display buffer command uses the linear dword offset for the linear buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For linear buffers, the display subsystem uses the dword offset in generation of the final request to memory.
  - For synchronous flips the offset is updated on the next vblank. It is not necessary to have a sync flip enqueued to update the dword offset.
  - Linear memory does not support asynchronous flips
- 10. DWord 3 (panel fitter flip) must not be sent with asynchronous flips. It is only allowed to be sent with synchronous flips.



2	31:12	Display Buffer Base Address         Project:       All         Address:       GraphicsAddress[31:12]         This field specifies Bits 31:12 of the Graphics Address of the new display buffer. (Refer to the Display Address Start Address Register description in the Display Registers chapter).			
			ming Notes		
		•		er must reside completely in Main Me always translated via the <i>global</i> (rathe	
	1:0	Flip Type         Project:       All         Default Value:       00h       Synchronous flip         This field specifies whether the flip operation should be performed asynchronously to vertical retrace.       Synchronously to vertical retrace.			
		Value Na	me	Description	Project
		00h	Sync Flip	The flip will occur during the vertical blanking interval – thus avoiding any tearing artifacts.	All
		01h	Async Flip	The flip will occur "as soon as possible" – and may exhibit tearing artifacts	All
		1Xh	Reserved		All
		Programming Notes			
		• The <b>Display Buffer Pitch and Tile parameter</b> fields cannot be changed for asynchronous flips (i.e., the new buffer must have the same pitch/tile format as the previous buffer).			
		Supported on X-Tiled Frame buffers only.			nod
		<ul> <li>For Asynch Flips the Buffers used must be 32KB aligned.</li> <li>Supported on Display Planes A and B and C only</li> </ul>			
3	31	Enable Panel Project: All Format: Enable Fitter			
		Enables the panel fitter on the pipe attached to the plane selected for this flip.			
	30:28	Reserved	Reserved Project: All Format: MBZ		



27:16	Pipe Horizontal Source Image Project: All Format: U32 Size
	This 12-bit field specifies Horizontal source image size up to 4096. This determines the size of the image created by the display planes sent to the blender. The value programmed should be the source image size minus one.
	This field obeys all the rules of the Horizontal Source Image Size registers.
	The pipe affected will be the pipe attached to the plane selected for this flip.
15:12	Reserved Project: All Format: MBZ
11:0	Pipe Vertical Source Image Project: All Format: U32 ReSize
	This 12-bit field specifies the new vertical source image size up to 4096 lines. This determines the size of the image created by the display planes sent to the blender. The value programmed should be the source image size minus one.
	This field obeys all the rules of the Vertical Source Image Size registers.
	The pipe affected will be the pipe attached to the plane selected for this flip.

### 1.3.7 MI\_FLUSH

MI_FLUSH			
Project:	All	Length Bias:	1
Engine:	Render		

The MI\_FLUSH command is used to perform an internal "flush" operation. The parser pauses on an internal flush until all drawing engines have completed any pending operations and the read caches are invalidated including the texture cache accessed via the Sampler or the data port. In addition, this command can also be used to:

- 1. Flush any dirty data in the Render Cache to memory. This is done by default, however this can be inhibited.
- 2. Invalidate the state and command cache.

**Usage note**: After this command is completed and followed by a Store DWord-type command, CPU access to graphics memory will be coherent (assuming the Render Cache flush is not inhibited). This command is specific to the render engine. Other engines use MI\_FLUSH\_DW

[DevSNB]: This command is considered deprecated and will be removed completely in future projects. If it must still be used, enable bit 12 in the MI\_MODE (0x209C) register

Note that if no post-sync operation is enabled for Flush completion, a register write to DE scratch space will be generated by command streamer. Scratch space description is given in DE Bspecs.



				MI_FLUS	H			
DWord Bit	t	Description						
0	31:29	Command Default Val		MI_COMMANE	)		Format:	OpCode
	28:23	MI Comma Default Val	n <b>d Opcode</b> ue: 04h	MI_FLUSH			Format:	OpCode
-	22:7	Reserved			nat: MBZ			
	6	Protected Enable	memory Pro	oject: All	Forma	at:	Enable	
				sh, the hardwa streamer initiate				
	5	Indirect St	ate Pointers D	)isable	Project:	All	Format:	Disable
				ush, the indired ointers will not a				be considered
	4	Generic M	edia State Cle	ar	Project:	All	Format:	Disable
		once all the Media Objects that will be processed by a given persistent root thread has been issued or when an MI_SET_CONTEXT switching from a generic media context 3D context completes. When using MI_SET_CONTEXT, once state is programmed, be saved and restarted as part of any context each time that context is saved/restore an MI_FLUSH with this bit set is issued in that context.						
				s part of any co	ntext each ti	me that c		
_	3	an MI_FLU		s part of any co t set is issued i	ntext each ti	me that c t.		
-	3	an MI_FLU Global Sna	SH with this bit	s part of any co t set is issued i	ntext each ti n that contex	me that c t.	context is save	d/restored unt
-	3	an MI_FLU Global Sna Program TIMESTA	SH with this bit apshot Count ming Notes MP are <i>not</i> res	s part of any co t set is issued i	htext each tim that contex Project: H with this b	me that c it. All bit set. T	Format:	d/restored unt Boolean Projec
-	3	an MI_FLU Global Sna Program TIMESTA	SH with this bit apshot Count ming Notes MP are <i>not</i> res	s part of any co t set is issued in Reset	ntext each ti n that contex Project: H with this t riting 0 to th	me that c it. All bit set. T	Format:	d/restored unt Boolean Projec
-	3	an MI_FLU Global Sna Programi TIMESTA PS_DEPT	SH with this bit apshot Count ming Notes MP are <i>not</i> res TH_COUNT ca	s part of any co t set is issued in Reset set by MI_FLUS n be reset by w Description	ntext each ti n that conte Project: H with this t riting 0 to th	me that c tt. All bit set. T em	Format:	d/restored unt Boolean Projec nd All Projec
	3	an MI_FLU Global Sna Program TIMESTA PS_DEPT Value Na	SH with this bit apshot Count ming Notes MP are <i>not</i> res H_COUNT can me	s part of any co t set is issued in Reset set by MI_FLUS n be reset by w Description Do not res Counters. Reset the	htext each tin htat contex Project: H with this b riting 0 to th n et the snaps snapshot co	me that c tt. All bit set. T em hot coun	Format:	d/restored unt Boolean Project nd All Project All units All
-	2	an MI_FLU Global Sna TIMESTA PS_DEPT Value Na Oh 1h Render Ca	SH with this bit apshot Count ming Notes MP are <i>not</i> res H_COUNT can me Don't Reset Reset che Flush Inh	s part of any co t set is issued in Reset set by MI_FLUS n be reset by w Description Do not res Counters. Reset the and reset f above.	htext each tin hthat contex Project: H with this the riting 0 to the n et the snaps snapshot co he Statistics Project:	me that c t. All bit set. Them hot coun unt in Ge Counter	Format: Format: IMESTAMP ar ts or Statistics an4 for all the us s except as no Format:	d/restored unt Boolean Market All Project All All units All bted All Boolean
-		an MI_FLU Global Sna TIMESTA PS_DEPT Value Na Oh 1h Render Ca	SH with this bit apshot Count ming Notes MP are <i>not</i> res H_COUNT can me Don't Reset Reset che Flush Inh	s part of any co t set is issued in Reset set by MI_FLUS n be reset by w Description Do not res Counters. Reset the and reset f above.	htext each tin hthat contex Project: H with this the riting 0 to the n et the snaps snapshot co he Statistics Project:	me that c t. All bit set. Them hot coun unt in Ge Counter	Format: Format: IMESTAMP ar ts or Statistics an4 for all the us s except as no Format:	d/restored unt Boolean Market All Project All All units All bted All Boolean
		an MI_FLU Global Sna TIMESTA PS_DEPT Value Na Oh 1h Render Ca	SH with this bit apshot Count ming Notes MP are <i>not</i> res H_COUNT can me Don't Reset Reset che Flush Inh cender Cache is	s part of any co t set is issued in Reset set by MI_FLUS n be reset by w Description Do not res Counters. Reset the and reset f above.	htext each tin hthat contex Project: H with this to riting 0 to th on et the snaps snapshot co he Statistics Project: s part of the	me that c t. All bit set. Them hot coun unt in Ge Counter	Format: Format: IMESTAMP ar ts or Statistics an4 for all the us s except as no Format:	d/restored unt Boolean Market All Project All All units All bted All Boolean
		an MI_FLU Global Sna TIMESTA PS_DEPT Value Na Oh 1h Render Ca If set, the R	SH with this bit apshot Count ming Notes MP are <i>not</i> res H_COUNT can me Don't Reset Reset che Flush Inh cender Cache is	s part of any co t set is issued in Reset set by MI_FLUS n be reset by w Description Do not res Counters. Reset the and reset the above. ibit s not flushed as	htext each tin hthat contex Project: H with this to riting 0 to th on et the snaps snapshot co he Statistics Project: s part of the	me that c tt. All bit set. Them hot coun unt in Ge Counter All processin	Format: Format: IMESTAMP ar ts or Statistics an4 for all the us s except as no Format:	d/restored unt Boolean Projec Ind All Projec All All Boolean mand.



MI_FLUSH									
	1         State/Instruction Cache Invalidate         Project:         All         Format:         Boolean           If set, Invalidates the State and Instruction Cache         If set, Invalidates the State and Invalidates the								ean
		Value Na	me	Description	ı				Project
		0h	Don't Invalidate	Leave State	/Instruction	Cache una	affected		All
		1h	Invalidate	Invalidate S	tate/Instruc	tion Cache			All
	0	Reserved	Project: A	ll Form	at: MBZ				

## 1.3.8 MI\_LOAD\_REGISTER\_IMM

MI_LOAD_REGISTER_IMM						
Project:	All		Length Bias:	2		
Engine:	Render					

The MI\_LOAD\_REGISTER\_IMM command requests a write of up to a DWord constant supplied in the command to the specified Register Offset (i.e., offset into Memory-Mapped Register Range).

#### Programming Notes:

- A stalling flush must be sent down pipeline before issuing this command
- The behavior of this command is controlled by Dword 3, Bit 8 (**Disable Register Access**) of the RINGBUF register. If this command is disallowed then the command stream converts it to a NOOP.
- If this command is executed from a BB then the behavior of this command is controlled by Dword 0, Bit 8 (Security Indicator) of the BATCH\_BUFFER\_START Command. If the batch buffer is insecure then the command stream converts this command to a NOOP. Note that the corresponding ring buffer must allow a register update for this command to execute.
- To ensure this command gets executed before upcoming commands in the ring, either a stalling pipeControl should be sent after this command, or MMIO 0x20C0 bit 7 should be set to 1.

DWord Bi	t	Description						
0	31:29	Command Type Default Value: 0h	MI_COM	/AND		Format:	OpCode	
	28:23	MI Command Opcode Default Value: 22h		_REGISTE	R_IMM	Format:	OpCode	
Γ	22:12	Reserved Project:	All	Format:	MBZ			
	11:8	Byte Write Disables						
		Format:	Enable[4]		Bit 8	corresponds to Da	ata DWord [7:0]	
		Range						
			his field has only 2 options. If [11:8] is '1111', then the register write will not occur. Any ther value and the register write will be fully written.					



	MI_LOAD_REGISTER_IMM							
	7:0	DWord Length						
		Default Value:	1h	Excludes DWord (0,1)				
		Format:	=n	Total Length - 2				
1	31:2	Register Offset						
		Format:	U30					
		Address:	MmioAddre	ess[31:2]				
		This field specifies bit this field specifies a D		e offset into the Memory Mapped Register Range (i.e.,				
	1:0	Reserved Project	:: All	Format: MBZ				
2	31:0	Data DWord						
		Mask:	Bytes Write	Disables				
		Format:	U32					
		This field specifies the	e DWord valu	e to be written to the targeted location.				

## 1.3.9 MI\_NOOP

MI_NOOP								
Project:	All	Length Bias: 1						
Engine:	Render							
command stre	eam (e.g., in order to pad out a	ins a "no operation" in the command stream and is typically used to pad the batch buffer to a QWord boundary). However, there is one minor $rm - a$ 22-bit value can be loaded into the MI NOPID register. This						

(optional) function this command can perform – a 22-bit value can be loaded into the MI NOPID register. This provides a general-purpose command stream tagging ("breadcrumb") mechanism (e.g., to provide sequencing information for a subsequent breakpoint interrupt).

Performance Note: On [Pre-DevSNB, Pre-DEVILK] The process time to execute a NOP command is min of 6 clock cycles. On [DEVILK] The NOP process time is reduced to 1 clock. One example usage of the improved NOP throughput is for some multi-pass media application whereas some unwanted media object commands are replaced by MI\_NOOP without repacking the commands in a batch buffer.

DWord Bi	t	Description					
0	31:29	Command Type					
		Default Value: 0h	MI_COMMAND	Format:	OpCode		
	28:23	MI Command Opcode					
		Default Value: 0h	MI_NOOP	Format:	OpCode		



MI_NOOP							
22	Identificat	ion Number Regi	ister Write Enable				
	Project:	All					
	Format:	Enab	ble				
	NOPID reg "no operati	ister. If disabled, on" function.	in the Identification Number field to be written into th that register is unmodified – making this command	an effective			
	Value Na	me	Description	Project			
	0h	Disable	Do not write the NOP_ID register.	All			
	1h	Enable	Write the NOP_ID register.	All			
31:0		<b>ion Number</b> contains a 22-bit n	Project: All Format: U22 umber which can be written to the MI NOPID registe	er.			



## 1.3.10 Surface Probing

These commands are only valid when the "Surface Fault Enable" bit is set in the GFX\_MODE register

## 1.3.10.1 MI\_PROBE

	MI_PROBE								
Project: Engine:	All Rer	hder 2							
required by address to so can be re-va	subsequent ee if it is va llidated if th	inserted into a ring or batch buffer in order to validate the base address(es) of a surface(s) commands. When parsed, the probe command will do a "test" access of the surface base lid. The probe will also be written to the specified slot of a memory-based probe list such that it the current context is switched out and then switched back in. If the test access encounters an t, it said to "fault". Faulting probes will trigger the current context to be switched.							
faulted and pipeline dra	the pipeline ins. Once t	taining multiple probes will process all of them regardless of which ones fault. If any probe is busy, the next command (unless it is a probe or unprobe command) will stall until the he pipeline is empty, the pending probes will be written to the probe list with the faulted probes switch will occur.							
not be inval	idated while an be used t	ssed through the global GTT need not be validated. It is assumed that Global GTT pages will e a context is switched out. Probe and unprobe are not privileged commands. The probe to insert only 512 probes in one command. Note that the total number of probes allowed in the							
DWord B	it	Description							
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode							
	28:23	MI Command Opcode           Default Value: 25h         MI_PROBE         Format: OpCode							
	22:10	Reserved Project: All Format: MBZ							
	9:0	DWord Length       Default Value:     0h       Format:     =n   Total Length - 2							
1n	31:12	Surface Page Base Address							
		Project: All							
		Address: PerProcessGraphicsVirtualAddress[31:12]							
		Surface Type: U32							
		Range 02^32-1							
		The Per Process Address to validate.							
	11:10	Reserved Project: All Format: MBZ							



MI_PROBE						
9:0	Slot Number					
	Project:	All				
	Format:	ProbeSlotIndex				
	Range	[0,1023]				
	The index into t	he probe list where this probe will be stored.				

### 1.3.10.2 MI\_UNPROBE

MI_UNPROBE						
Project:	All	Length Bias: 1				
Engine:	Render					

There are 2 ways to remove probes. SW may issue a new probe to the same slot as an existing probe (presumably with a new surface base address), and the old probe will be replaced with the new, effectively deleting the old probe. If it has no new probe to place in the slot, SW may issue the unprobe command to remove probes by invaliding probe slots.

The unprobe command is used to remove probes from the probe list. No **Surface Address** is provided; the specified slot is simply marked invalid. The Unprobe command does not affect the probe list in memory; it only clears probe **Slot Valid** bits in the Probe List Slot Valid Registers (see *Memory Interface Registers*).

DWord Bi	t	Description					
0	31:29	Command Type					
		Default Value: 0h MI_COMMAND Form	nat:	OpCode			
	28:23	MI Command Opcode					
		Default Value: 06h MI_UNPROBE Form	nat:	OpCode			
	22:10	Reserved Project: All Format: MBZ					
-	9:0	Slot Number					
		Project: All					
		Format: ProbeSlotIndex					
		Range [0,1023]					
		The probe list index of the probe to be removed.					



# 1.3.11 MI\_REPORT\_HEAD

MI_REPORT_HEAD								
Project:	All				Length Bi	as:	1	
Engine:	Rer	lder						
<ul> <li>The MI_REPORT_HEAD command causes the Head Pointer value of the active ring buffer to be written to a cacheable (snooped) system memory location.</li> <li>The location written is relative to the address programmed in the Hardware Status Page Address Register.</li> <li><b>Programming Notes:</b> <ul> <li>This command must not be executed from a Batch Buffer (Refer to the description of the HSW_PGA register).</li> </ul> </li> </ul>								
DWord B	t				Descripti	on		
_		· · -						
0	31:29	Command Typ	be					
0	31:29	Command Typ Default Value:		MI_COMMAI	ND		Format:	OpCode
0	31:29 		0h	MI_COMMAI	ND		Format:	OpCode
0		Default Value:	0h Opcode	MI_COMMAI			Format: Format:	OpCode OpCode



## 1.3.12 MI\_SEMAPHORE\_MBOX

	MI_SEMAPHORE_MBOX					
Project:	All	Length Bias:	2			
Engine:	Render					

This command is provided as alternative to MI\_SEMAPHORE to provide mailbox-type semaphores where there is no update of the semaphore by the checking process (the consumer). Single-bit compare-and-update semantics are also provided. In either case, atomic access of semaphores need not be guaranteed by hardware as with the previous command. This command should eventually supersede the previous command.

Synchronization between contexts (especially between contexts running on 2 different engines) is provided by the MI\_SEMAPHORE\_MBOX command. Note that contexts attempting to synchronize in this fashion must be able to access a common memory location. This means the contexts must share the same virtual address space (have the same page directory), must have a common physical page mapped into both of their respective address spaces or the semaphore commands must be executing from a secure batch buffer or directly from a ring with the **Use Global GTT** bit set such that they are "privileged" and will use the (always shared) global GTT.

MI\_SEMAPHORE with the **Update Semaphore** bit <u>set</u> (and the **Compare Semaphore** bit <u>clear</u>) implements the *Signal* command, while the *Wait* command is indicated by **Compare Semaphore** being <u>set</u>. Note that *Wait* can cause a context switch. *Signal* increments unconditionally.

DWord Bi	t	Description
0	31:29	Command Type
		Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode
		Default Value: 16h MI_SEMAPHORE_MBOX Format: OpCode
	22	Use Global GTT Project: All Format: U32
		If set, this command will use the global GTT to translate the <b>Semaphore Address</b> and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used to translate the <b>Semaphore Address</b> .
		This bit will be ignored (and treated as if clear) if this command is executed from a non- privileged batch buffer. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer or directly from a ring buffer.
	21	Update Semaphore Project: All Format: U32
		If set, the value from the <b>Semaphore Data Dword</b> is written to memory. If <b>Compare</b> <b>Semaphore</b> is also set, the semaphore is not updated if the semaphore comparison fails.
		If clear, the data at <b>Semaphore Address</b> is not changed.
	20	Compare Semaphore Project: All Format: U32
		If set, the value from the <b>Semaphore Data Dword</b> is compared to the value from the <b>Semaphore Address</b> in memory. If the value at <b>Semaphore Address is greater than the Semaphore Data Dword</b> , execution is continued from the current command buffer.
		If clear, no comparison takes place. Update Semaphore must be set in this case.



	MI_SEMAPHORE_MBOX							
	18	Compare Register Project: All Format: Compare Type						
		If set, data in MMIO register will be used for compare.						
		If clear, data in memory will be used for compare.						
	17	Register Select         Project:         All         Format:         Register Select						
		If compare register is set in bit[18], this filed indicate which register will be used.						
		0: VCS register (RVSYNC)						
		1: BCS regiser (RBSYNC)						
	16:8	Reserved Project: All Format: MBZ						
	7:0	DWord Length						
		Default Value: 0h Excludes DWord (0,1)						
		Format: =n Total Length - 2						
1	31:0	Semaphore Data Dword Project: All Format: U32						
		Data dword to compare/update memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at <b>Semaphore</b> <b>Address</b> is greater than this dword, the execution of the command buffer continues.						
2	31:2	PointerBitFieldName/MMIO Register Address						
		Project: All						
		Address: GraphicsVirtualAddress[31:2]						
		Surface Type: Semaphore						
		if Compare Register bit[18] is cleared, this field is the Graphics Memory Address of the 32 bit value for the semaphore.						
		If Compare Register bit[18] is set, this field is the MMIO address of the register for the semaphore.						
	1:0	Reserved Project: All Format: MBZ						



## 1.3.13 MI\_SET\_CONTEXT

MI_SET_CONTEXT					
Project:	All	Length Bias:	2		
Engine:	Render				

The MI\_SET\_CONTEXT command is used to specify the *logical* context associated with the hardware context. A logical context is an area in memory used to store hardware context information, and the context is referenced via a 2KB-aligned pointer. If the (new) logical context is different (i.e., at a different memory address), the device will proceed to save the current HW context values to the current logical context address, and then restore (load) the new logical context by reading the context from the new address and loading it into the hardware context state. If the logical context address specified in this command matches the current logical context address, this command is effectively treated as a NOP.

This command also includes some controls over the context save/restore process. It is specific to the render engine

- The **Force Restore** bit can be used to refresh the on-chip device state from the same memory address if the indirect state buffers have been modified.
- The **Restore Inhibit** bit can be used to prevent the new context from being loaded at all. This **must** be used to prevent an uninitialized context from being loaded. Once software has initialized a context (by setting all state variables to initial values via commands), the context can then be stored and restored normally.
- This command needs to be always followed by a single MI\_NOOP instruction to workaround a Gen4 silicon issue.
- When switching from a generic media context to a 3D context, the generic media state must be cleared via the *Generic Media State Clear* bit 16 in PIPE\_CONTROL (or bit 4 in MI\_FLUSH) before saving 3D context.

DWord Bi	t	Description						
0	31:29	Command Type Default Value: 0h						
	28:23	MI Command Opcode Default Value: 18h	MI_SET_CON	ITEXT	Format:	OpCode		
	22:8	Reserved Project:	All Fo	rmat: MBZ		•		
	7:0	DWord Length						
		Default Value: 0	)h	Excludes DWord (0,1	)			
		Format: =	n		Total Len	gth - 2		



			MI_SET_C	CONTEXT			
1	31:12	Logical	Context Address				
		Project:	All				
		Address: GraphicsAddress[31:12]					
		Surface	Type: Logical Con	text			
		loaded i with the save the	d contains the 4KB-aligned into the hardware context. It current ring, no load will oc e existing context as require s will be loaded into the asso	f this address is equal to the cur. Prior to loading this ne d. After the context switch	e CCID regist w context, the	er associated e device will	
			[DevSNB A]				
			Description Ring	Command			
			Switch to default context	MI_SET_CONTEXT sa restore default ctx	ave old_ctx,		
			Nuke default context	MI_LOAD_REGISTER 0x2180, data = 0x0	R_IMM addre	ess	
			Wait for nuking to complete	<b>PIPE_CONTROL</b> with DW1) bit set (PIPE_CO restrictions apply)		20 in	
			Switch to new context	MI_SET_CONTEXT re	estore new c	tx	
	11:10	Reserve	ed Project: All	Format: MBZ			
	9	Reserve	ed Project:		Format:	MBZ	
	8	Reserve	ed, Must be 1	Project: All	Format:	Must Be One	
	7:4	Reserve	ed	Project: All	Format:	MBZ	
	1	the con context occur. 7 Note:	switching <u>to</u> this logical conte tests of the CCID register is restore from occurring; how This bit cannot be set with R	performed. Normally, mate vever, when this bit is set a	ching address context restor	ses prevent a re is forced to	
	0	Restore	e Inhibit Project: A	All Format: U32			
		Addres used to	ne restore of the HW context s is inhibited (i.e., the existing prevent the loading of an und ds normally. This bit cannot	ng HW context values are r ninitialized logical context.	naintained).	This bit must be	
		Note: T this com	his bit is not saved in the as nmand.	sociated CCID register. It of	only affects th	e processing of	



## 1.3.14 MI\_STORE\_DATA\_IMM

MI_STORE_DATA_IMM					
Project:	All	Length Bias: 2			
Engine:	Render				

The MI\_STORE\_DATA\_IMM command requests a write of the QWord constant supplied in the packet to the specified Memory Address. As the write targets a System Memory Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).

#### Programming Notes:

This command should not be used within a "non-secure" batch buffer to access global virtual space. Doing so will cause the command parser to perform the write with byte enables turned off. This command can be used within ring buffers and/or "secure" batch buffers.

This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll un-cached memory or device registers).

This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.

DWord Bit		Description						
0	31:29	Command	Туре					
		Default Va	lue: 0h	MI_CC	MMAND	Format: C	DpCode	
	28:23	MI Comma	and Opcode					
		Default Va	lue: 20h	MI_ST	ORE_DATA_IMM	Format: C	DpCode	
	22	Use Globa	I GTT					
		Project:		All				
		buffer. It is	allowed for t	this bit to	ed as if clear when execu be clear when executing <i>ust</i> be '1' if the <b>Per Proce</b>	this command from a	privileged	
		Value Na	me		Description		Project	
		0h	Per Process Graphics Ac	-			All	
		1h	Global Grap	ohics	This command will use t	the global CTT to	All	
			Address		translate the Address ar be executing from a priv buffer.	nd this command mus	st	
-	21:8	Reserved		All	translate the Address ar be executing from a priv	nd this command mus	st	
-	21:8 7:0		Address Project:		translate the Address ar be executing from a priv buffer.	nd this command mus	st	
-	•	Reserved	Address Project: ngth		translate the Address ar be executing from a priv buffer.	nd this command mus rileged (secure) batch ord (0,1) =	st	
-	•	Reserved DWord Le	Address Project: ngth lue:	All	translate the Address ar be executing from a priv buffer. Format: MBZ Excludes DW	nd this command mus rileged (secure) batch ord (0,1) =	st	



	MI_STORE_DATA_IMM							
2	31:2	Address						
		Project: All						
		Address: GraphicsAddress[31:2]						
		Surface Type: U32(2)						
		This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address must be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.						
	1:0	Reserved Project: All Format: MBZ						
3	31:0	Data DWord 0 Project: All Format: U32						
		This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).						
4	31:0	Data DWord 1 Project: All Format: U32						
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).						

## 1.3.15 MI\_STORE\_DATA\_INDEX

MI_STORE_DATA_INDEX						
Project:	All	Length Bias: 2				
Engine:	Render					

The MI\_STORE\_DATA\_INDEX command requests a write of the data constant supplied in the packet to the specified offset from the System Address defined by the Hardware Status Page Address Register. As the write targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).

#### Programming Notes:

Use of this command with an invalid or uninitialized value in the Hardware Status Page Address Register is UNDEFINED.

This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll uncached memory or device registers).

This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.

DWord Bi	t		Description						
0	31:29	Command Type							
		Default Value: 0h	MI_COMMAND	Format:	OpCode				
	28:23	MI Command Opcode	MI Command Opcode						
		Default Value: 21h	MI_STORE_DATA_INDEX	Format:	OpCode				



		MI_STORE_DATA_INDEX			
-	22	Reserved Project: CTG+ Format:			
		Setting this bit will cause this command to offset in the Surface Probe List instead of the hardware status page. This is intended to be used internally only (it is UNDEFINED to set this bit in a command in a ring or batch buffer.)			
	21	Use Per-Process Hardware Status Page			
		Project: All			
	If this bit is set, this command will index into the per-process hardware status page 28K from the LRCA. If clear, the Global Hardware Status Page will be indexed. T be ignored and treated as <u>set</u> if this command is executed from within a non-secure buffer, This				
	20:8	Reserved Project: All Format: MBZ			
	7:0	DWord Length			
		Default Value:1hExcludes DWord (0,1)= 1 for DWord, 2 for QWord			
		Format: =n Total Length - 2			
1	31:12	Reserved Project: All Format: MBZ			
	11:2	Offset			
		Project: All			
		Format: U10 zero-based DWord offset into the HW status page.			
		Address: HardwareStatusPageOffset[11:2]			
		Surface Type: U32			
		Range [16, 1023]			
		This field specifies the offset (into the hardware status page) to which the data will be written. Note that the first few DWords of this status page are reserved for special-purpose data storage – targeting these reserved locations via this command is UNDEFINED.			
		This address must be 8B aligned for a store "QW" command.			
	1:0	Reserved Project: All Format: MBZ			
2	31:0	Data DWord 0 Project: All Format: U32			
		This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).			
3	31:0	Data DWord 1 Project: All Format: U32			
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).			



# 1.3.16 MI\_STORE\_REGISTER\_MEM

1			MI_STORE_	REGISTER_MEM		
Project:	All			Length Bias: 2		
Engine:	-	nder				
egister loc	ation in the		d store of that DWc	ests a register read from a ord to memory. The registe		
The comma	and tempo	orarily halts	command execution	n.		
The memor	ry address	for the writ	e is snooped on the	e host bus.		
so will caus used within This comm PGTBL_CT SNB-A0: To	se the com ring buffe and will ca FL_0 or FE o avoid de	imand pars irs and/or "s ause undefii ENCE regist adlock scei	er to perform the wi secure" batch buffer ned data to be writte ers narios, this commar	en to memory if given regined and cannot be executed if the	ed off. This comma ster addresses for here are additional	and can be
		phore upda	te) being sent to the	e same command streame	er.	
DWord B	t			Description		
0	31:29	Command Default Val	••	DMMAND	Format: OpC	Code
	28:23	MI Comma Default Val	and Opcode	ORE_REGISTER_MEM	Format: OpC	Code
	22	<b>Use Globa</b> Project: This bit will	I GTT All be ignored and treate allowed for this bit to	ed as if clear when executing	from a non-privilege	d batch
		(secure) ba	atch buffer. This bit <i>m</i>	ust be '1' if the <b>Per Process</b>	GTT Enable bit is cle	ivileged ear.
		(secure) ba		Description	GTT Enable bit is cle	Project
		(secure) ba		ust be '1' if the <b>Per Process</b> (	GTT Enable bit is cle	ear.
		(secure) ba	me Per Process	ust be '1' if the <b>Per Process</b> (	GTT Enable bit is cle global GTT to his command must	ear. Project



	MI_STORE_REGISTER_MEM					
	7:0	DWord Length           Default Value:         1h         Excludes DWord (0,1)				
		Format: =n Total Length -	2			
1	31:26	Reserved Project: All Format: MBZ				
	25:2	Register Address				
		Project: All				
		Address: MMIO Address[25:2]				
		Surface Type: MMIO Register				
		This field specifies Bits 25:2 of the Register offset the DWord will be read from. A register address must be DWord-aligned, Bits 1:0 of that address MBZ.	As the			
		Programming Notes	Project			
		Storing a VGA register is not permitted and will store an UNDEFINED value.	All			
		The values of PGTBL_CTL0 or any of the FENCE registers cannot be stored to memory; UNDEFINED values will be written to memory if the addresses of these registers are specified.	All			
	1:0	Reserved Project: All Format: MBZ				
2	31:2	Memory Address				
		Project: All				
		Address: GraphicsAddress[31:2]				
		Surface Type: MMIO Register				
		This field specifies the address of the memory location where the register values the DWord above will be written. The address specifies the DWord location of the				
		Range = GraphicsVirtualAddress[31:2] for a DWord register				
	1:0	Reserved Project: All Format: MBZ				



-

# 1.3.17 MI\_SUSPEND\_FLUSH

MI_SUSPEND_FLUSH						
Project:	All	Length Bias: 1				
Engine:	Ren					
		sh or any flushes related to VT-d while enabled				
DWord B	t	Description				
0	31:29	Command Type				
		Default Value: 0h MI_COMMAND F	Format: OpCode			
	28:23	MI Command Opcode				
		Default Value: 0Bh MI_SUSPEND_FLUSH F	ormat: OpCode			
	22:1	Reserved Project: All Format: MBZ				
	0	Suspend Flush				
		Project: All				
		Default Value: 0h DefaultVaueDesc				
		Format: Enable F	FormatDesc			
	This field suspends flush due to sync flush or implicit flush generated during VTD enable, disable and IOTLB invalidation.					
		Value Na me Description	Project			
		0h Disable	All			
		1h Enable	All			



Cntr #	Event	Description
A0	Aggregated Core Array Active	The sum of all cycles on all cores spent actively executing instructions.
A1	Aggregated Core Array Stalled	The sum of all cycles on all cores spent stalled. (at least one thread loaded but the entire core is stalled for any reason)
A2	Vertex Shader Active Time	Total time in clocks the vertex shader spent active on all cores.
A3	Vertex Shader Stall Time	Total time in clocks the vertex shader spent stalled on all cores. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A4	Vertex Shader Stall Time – Core Stall	Total time in clocks the vertex shader spent stalled on all cores – and the entire core was stalled as well. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A5	Vertex Shader ready but not running Time	Total time in clocks the vertex shader spent ready to run but not running on all cores.
A6	Geometry Shader Active Time	Total time in clocks the geometry shader spent active on all cores.
A7	Geometry Shader Stall Time	Total time in clocks the geometry shader spent stalled on all cores. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
48	Geometry Shader Stall Time – Core Stall	Total time in clocks the geometry shader spent stalled on all cores – and the entire core was stalled as well. This metric must be bucketed

## 1.3.17.1 Description of Dedicated Performance Counters [A0-A28]



Cntr #	Event	Description
		by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A9	# GS threads loaded	Number of GS threads loaded at any given time in the EUs.
A10	Geometry Shader ready but not running Time	Total time in clocks the geometry shader spent ready to run but not running on all cores.
A11	Pixel Shader Active Time	Total time in clocks the pixel shader spent active on all cores.
A12	Pixel Shader Stall Time	Total time in clocks the Pixel shader spent stalled on all cores. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A13	Pixel Shader Stall Time – Core Stall	Total time in clocks the pixel shader spent stalled on all cores – and the entire core was stalled as well. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A14	# PS threads loaded	Number of PS threads loaded at any given time in the EUs.
A15	Pixel Shader ready but not running Time	Total time in clocks the Pixel shader spent ready to run but not running on all cores.
A16	Early Z Test Pixels Passing	Number of pixels/samples passing early Z test ( i.e. before PS dispatch)
A17	Early Z Test Pixels Failing	Number of pixels/samples failing early Z test ( i.e. before PS dispatch)
A18	Early Stencil Test Pixels Passing	Number of pixels/samples passing early stencil test ( i.e. before PS dispatch)
A19	Early Stencil Test Pixels Failing	Number of pixels/samples failing early stencil test ( i.e. before PS dispatch)
A20	Pixel Kill Count	Number of pixels/samples killed in the pixel shader. (How about chroma key?)



Cntr #	Event	Description
A21	Alpha Test Pixels Failed	Number of pixels/samples that fail alpha-test. Alpha to coverage may have some challenges in per-pixel invocation.
A22	Post PS Stencil Pixels Failed	Number of pixels/samples fail stencil test in the backend.
A23	Post PS Z buffer Pixels Failed	Number of pixels/samples fail Z test in the backend.
A24	Pixels/samples Written in the frame buffer	MRT case will report multiple of those.
A25	GPU Busy	CSunit indicating that ring is idle.
A26	CL active and not stalled	Clipper Fixed Function is active but not stalled
A27	SF active and stalled	SF Fixed Function is active but not stalled



## 1.3.18 MI\_UPDATE\_GTT

	MI_UPDATE_GTT					
Project:	All	Length Bias:	2			
Engine:	Render					

The MI\_UPDATE\_GTT command is used to update GTT page table entries in a coherent manner and at a predictable place in the command flow.

An MI\_FLUSH should be placed before this command, since work associated with preceding commands that are still in the pipeline may be referencing GTT entries that will be changed by its execution. The flush will also invalidate TLBs and read caches that may become invalid as a result of the changed GTT entries. MI\_FLUSH is not required if it can be guaranteed that the pipeline is free of any work that relies on changing GTT entries (such as MI\_UPDATE\_GTT contained in a paging DMA buffer that is doing only update/mapping activities and no rendering).

This is a privileged command. This command will be converted to a no-op and an error flagged if it is executed from within a non-secure batch buffer.

PPGTT updates cannot be done via MI\_UPDATE\_GTT, gfx driver will have to use storeDW for PPGTT inline updates.

DWord Bi	t			Description		
0	31:29	Command	• •		_	
		Default Val	lue: 0h MI_	_COMMAND	Forma	t: OpCode
	28:23	MI Comma	and Opcode			
		Default Val	lue: 23h MI_	_UPDATE_GTT	Forma	t: OpCode
	22	Use Globa	I GTT			
		Project:	All			
			Must be 1h. Upo	dating Per Process Graphics Addre	ess is not s	supported
	Value Na me Description			Project		
		0h	Per Process Graphics Address	Illegal, not supported.		All
		1h	Global Graphics Address	This command will use the global translate the Address and this co must be executing from a privileg (secure) batch buffer.	mmand	All
	21:8	Reserved	Project: All	Format: MBZ		
	7:0	DWord Length				
		Default Val	lue: 0h	Excludes DWord (0	,1)	
		Format:	=n			₋ength - 2



	MI_UPDATE_GTT						
1	31:12	Entry Address					
		Project: All					
		Address: GraphicsAddress[31:12]					
		This field simply holds the DW offset of the first table entry to be modified. Note that one or more of the upper bits may need to be 0, i.e., for a 2G aperture, bit 31 MBZ.					
	11:0	Reserved Project: All Format: MBZ					
2n	31:0	Entry Data					
		Project: All					
		Format: Table Entry					
		This Dword becomes the new page table entry. See PPGTT/Global GTT Table Entries (PTEs) in Memory Interface Registers.					

# 1.3.19 MI\_USER\_INTERRUPT

MI_USER_INTERRUPT							
Project:	All		Length Bias:	1			
Engine:	Rer	der					
The MI_USER_INTERRUPT command is used to generate a User Interrupt condition. The parser will continue parsing after processing this command. See User Interrupt.							
DWord Bi	τ		Description				
0	31:29	Command Type Default Value: 0h	MI COMMAND	Format:	OpCode		
-	28:23	MI Command Opcode	_				
		Default Value: 02h	MI_USER_INTERRUPT	Format:	OpCode		
	22:0	Reserved Project:	All Format: MBZ				



# 1.3.20 MI\_WAIT\_FOR\_EVENT

		MI_WAIT_FOR_EVENT					
Project:	All	Length Bias: 1					
Engine:	Ren	· · ·					
while a spec one event/co The effect or halt (and sus processing o	ific condition ondition can f the wait of pend comm of that ring v	EVENT command is used to pause command stream processing until a specific even on exists. See Wait Events/Conditions, Device Programming Interface in <i>MI Funct</i> be specified specifying multiple events is UNDEFINED. peration depends on the source of the command. If executed from a batch buffer, the nand arbitration) until the event/condition occurs. If executed from a ring buffer, fr will be suspended, although command arbitration (from other rings) will continue. s not exist (the condition code is inactive) at the time the parser executes this comm	<i>ions</i> . Only he parser will urther Note that if a				
parser proce	eds, treating of this com	g this command as a no-operation. mand from a primary ring buffer causes a wait to occur, the active ring buffer will f its time slice (required in order to enable arbitration from other primary ring buff	effectively				
DWord B	t	Description					
0	31:29	Command Type           Default Value:         0h         MI_COMMAND         Format:         OpC	Code				
	28:23	MI Command Opcode Default Value: 03h MI_WAIT_FOR_EVENT Format: OpC	Code				
	22:19	Reserved Project: All Format: MBZ					
	18	Reserved Project: BW Format: MBZ					
	18	Display Pipe B Start of V Blank Wait Enable Project: All Format: Ena	ble				
		This field enables a wait until the start of next Display Pipe B "Vertical Blank" event of This event is defined as the start of the next Display B Vertical blank period. Note the can cause a wait for up to a frame. See Start of Vertical Blank Event in the Device Programming Interface chapter of <i>MI Functions</i> .					
		Errata De scription	Project				
		BWT013 MBZ	BW				
	17	Reserved Project: BW Format: MBZ	· · · ·				



	MI_WAIT_FOR_EVENT						
17	Display Pipe A Start of V Blank Wait Enable Project: CL+ Format: Enable						
	This field enables a wait until the start of next Display Pipe A "Vertical Blank" event of This event is defined as the start of the next Display A Vertical blank period. Note that can cause a wait for up to a frame. See Start of Vertical Blank Event in the Device Programming Interface chapter of <i>MI Functions</i> .						
	Programming Notes	Project					
	Notes						
	Errata De scription	Project					
	BWT013 MBZ	BW					
16	Overlay Flip Pending Wait Enable         Project:         BW,CL         Format:         Enable           This field enables a wait for the duration of an Overlay "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the n overlay address has been loaded into the corresponding overlay registers). See Overlar Flip Pending Condition in the Device Programming Interface chapter of <i>MI Functions</i> .						
16	<b>Display Sprite B Flip Pending Wait Enable</b> Project: CTG+ Format: Enable This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of <i>MI</i> <i>Functions</i> .						
15	Reserved Project: All Format:	MBZ					
14	<b>Display Pipe B H Blank Wait Enable</b> Project: All Forma This field enables a wait until the start of next Display Pipe B "Horizontal Bla occurs. This event is defined as the start of the next Display B Horizontal b Note that this can cause a wait for up to a line. See Horizontal Blank Event Programming Interface chapter of <i>MI Functions</i> .	ank" event Iank period.					
13	Display Pipe A H Blank Wait EnableProject: AllFormaThis field enables a wait until the start of next Display Pipe A "Horizontal Bla occurs. This event is defined as the start of the next Display A Horizontal b Note that this can cause a wait for up to a line. See Horizontal Blank Event Programming Interface chapter of <i>MI Functions</i> .	ank" event Iank period.					



	12:9	Condition Code Wait Select						
		Project: All						
		This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared.						
		Value Na	me	Description	Project			
		0h	Not Enabled	Condition Code Wait not enabled	All			
		1h-5h	Enabled	Condition Code select enabled; selects one of 5 codes, $0 - 4$	All			
		6h-15h	Reserved		All			
		Program	ming Notes		Project			
		UNDEFIN descriptio	IED if an unimple	codes are implemented. The parser operation is emented condition code is selected by this field. The egister ( <i>Memory Interface Registers</i> ) lists the codes	All			
	8	<b>Display Plane C Flip Pending Wait Enable</b> Project: BW,CL Format: Enable This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of <i>MI</i> <i>Functions</i> .						
	8	<b>Display Sprite A Flip Pending Wait Enable</b> Project: CTG+ Format: Ena This field enables a wait for the duration of a Display Sprite A "Flip Pending" condition flip request is pending, the parser will wait until the flip operation has completed (i.e. new front buffer address has now been loaded into the active front buffer registers). Display Flip Pending Condition in the Device Programming Interface chapter of <i>MI</i> <i>Functions</i> .						
-	7	Display Pi	pe B Vertical Bl	ank Wait Enable Project: All Format: Er	nable			
		This field enables a wait until the next Display Pipe B "Vertical Blank" event occurs. This event is defined as the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See <i>Programming Interface</i> ).						
		Program	ming Notes		Project			
		A/B VBlar of the cor	nk events, the co responding PIPE	T_FOR_EVENT command to wait on Display Pipe prresponding Vertical Blank Interrupt Enable (bit 17) EASTAT (70024h) or PIPEBSTAT (71024h) register is does not require an actual VBlank interrupt to be	All			
F	6	Display Plane B Flip Pending Wait Enable Project: All Format: Enable						
		flip request	is pending, the	r the duration of a Display Plane B "Flip Pending" condit parser will wait until the flip operation has completed (i. as now been loaded into the active front buffer registers	e., the			



5	Display Pipe B Scan Line Window Wait Enable Project: All Format: En	nable				
	This field enables a wait while a Display B "In Scan Line Window" condition exists. condition is defined as the period of time the Display B refresh is inside the scan li window as specified by a previous MI_LOAD_SCAN_LINES_INCL or MI_LOAD_SCAN_LINES_EXCL command. If the Display B refresh is outside this or a window has not been specified, the parser proceeds, treating this command a op. If the Display B refresh is currently inside this window, the parser will wait unti refresh exits the window. See Scan Line Window Condition in the Device Program Interface chapter of <i>MI Functions</i> .	ne s window, is a no- l the				
4	Frame Buffer Compression Idle Wait Enable Project: All Format: En	nable				
	This field enables a wait while the Frame Buffer compressor is busy. The ring that this command got executed from is removed from arbitration for the wait period and is inserted into arbitration as soon as the frame buffer compressor is idle.					
3	Display Pipe A Vertical Blank Wait Enable Project: All Format: En	nable				
	This field enables a wait until the next Display Pipe A "Vertical Blank" event occurs event is defined as the start of the next Display A vertical blank period. Note that to cause a wait for up to an entire refresh period. See Vertical Blank Event in the De Programming Interface chapter of <i>MI Functions</i> .	this can				
	Programming Notes	Project				
	Prior to using the MI_WAIT_FOR_EVENT command to wait on Display Pipe A/B VBlank events, the corresponding Vertical Blank Interrupt Enable (bit 17)	All				
	of the corresponding PIPEASTAT (70024h) or PIPEBSTAT (71024h) register must be set. Note that this does not require an actual VBlank interrupt to be enabled.					
2	of the corresponding PIPEASTAT (70024h) or PIPEBSTAT (71024h) register must be set. Note that this does not require an actual VBlank interrupt to be enabled.	nable				
2	of the corresponding PIPEASTAT (70024h) or PIPEBSTAT (71024h) register must be set. Note that this does not require an actual VBlank interrupt to be enabled.	tion. If a e., the b). See				
2	of the corresponding PIPEASTAT (70024h) or PIPEBSTAT (71024h) register         must be set.       Note that this does not require an actual VBlank interrupt to be         enabled.         Display Plane A Flip Pending Wait Enable       Project: All Format: En         This field enables a wait for the duration of a Display Plane A "Flip Pending" condi         flip request is pending, the parser will wait until the flip operation has completed (i.         new front buffer address has now been loaded into the active front buffer registers         Display Flip Pending Condition in the Device Programming Interface chapter of Miles	tion. If a e., the b). See				
	of the corresponding PIPEASTAT (70024h) or PIPEBSTAT (71024h) register         must be set.       Note that this does not require an actual VBlank interrupt to be         enabled.       Display Plane A Flip Pending Wait Enable       Project: All Format: En         This field enables a wait for the duration of a Display Plane A "Flip Pending" condition flip request is pending, the parser will wait until the flip operation has completed (i. new front buffer address has now been loaded into the active front buffer registers Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.         Display Pipe A Scan Line Window       Project: All       Format:	tion. If a e., the b). See T Enable exists. This ne window a CAN_WINDC en specified, currently				