

## Intel® Iris® Plus Graphics and UHD Graphics Open Source

#### **Programmer's Reference Manual**

For the 2019 10th Generation Intel Core™ Processors based on the "Ice Lake" Platform

Volume 2c: Command Reference: Registers

Part 1 – Registers A through L

January 2020, Revision 1.0



#### **Creative Commons License**

**You are free to Share** - to copy, distribute, display, and perform the work under the following conditions:

- **Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).
- **No Derivative Works.** You may not alter, transform, or build upon this work.

#### **Notices and Disclaimers**

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\* Other names and brands may be claimed as the property of others.

Copyright © 2020, Intel Corporation. All rights reserved.



#### **Table of Contents**

| Active Head Pointer Register               | 19 |
|--|----|
| Aggregate_Perf_Counter_A31                 | 21 |
| Aggregate_Perf_Counter_A32                 | 22 |
| Aggregate_Perf_Counter_A33                 | 23 |
| Aggregate_Perf_Counter_A34                 | 24 |
| Aggregate_Perf_Counter_A35                 | 25 |
| Aggregate Perf Counter A0                  | 26 |
| Aggregate Perf Counter A0 Upper DWord      | 27 |
| Aggregate Perf Counter A1                  | 28 |
| Aggregate Perf Counter A1 Upper DWord      | 29 |
| Aggregate Perf Counter A2                  | 30 |
| Aggregate Perf Counter A2 Upper DWord      | 31 |
| Aggregate Perf Counter A3                  | 32 |
| Aggregate Perf Counter A3 Upper DWord      | 33 |
| Aggregate Perf Counter A4                  | 34 |
| Aggregate Perf Counter A4 Lower DWord Free | 35 |
| Aggregate Perf Counter A4 Upper DWord      | 36 |
| Aggregate Perf Counter A4 Upper DWord Free | 37 |
| Aggregate Perf Counter A5                  | 38 |
| Aggregate Perf Counter A5 Upper DWord      | 39 |
| Aggregate Perf Counter A6                  | 40 |
| Aggregate Perf Counter A6 Lower DWord Free | 41 |
| Aggregate Perf Counter A6 Upper DWord      | 42 |
| Aggregate Perf Counter A6 Upper DWord Free | 43 |
| Aggregate Perf Counter A7                  | 44 |
| Aggregate Perf Counter A7 Upper DWord      | 45 |
| Aggregate Perf Counter A8                  | 46 |
| Aggregate Perf Counter A8 Upper DWord      | 47 |
| Aggregate Perf Counter A9                  | 48 |
| Aggregate Perf Counter A9 Upper DWord      | 49 |
| Aggregate Perf Counter A10                 | 50 |



| Aggregate Perf Counter A10 Upper DWord      | 51 |
|---|----|
| Aggregate Perf Counter A11                  | 52 |
| Aggregate Perf Counter A11 Upper DWord      | 53 |
| Aggregate Perf Counter A12                  | 54 |
| Aggregate Perf Counter A12 Upper DWord      | 55 |
| Aggregate Perf Counter A13                  | 56 |
| Aggregate Perf Counter A13 Upper DWord      | 57 |
| Aggregate Perf Counter A14                  | 58 |
| Aggregate Perf Counter A14 Upper DWord      | 59 |
| Aggregate Perf Counter A15                  | 60 |
| Aggregate Perf Counter A15 Upper DWord      | 61 |
| Aggregate Perf Counter A16                  | 62 |
| Aggregate Perf Counter A16 Upper DWord      | 63 |
| Aggregate Perf Counter A17                  | 64 |
| Aggregate Perf Counter A17 Upper DWord      | 65 |
| Aggregate Perf Counter A18                  | 66 |
| Aggregate Perf Counter A18 Upper DWord      | 67 |
| Aggregate Perf Counter A19                  | 68 |
| Aggregate Perf Counter A19 Lower DWord Free | 69 |
| Aggregate Perf Counter A19 Upper DWord      | 70 |
| Aggregate Perf Counter A19 Upper DWord Free | 71 |
| Aggregate Perf Counter A20                  | 72 |
| Aggregate Perf Counter A20 Lower DWord Free | 73 |
| Aggregate Perf Counter A20 Upper DWord      | 74 |
| Aggregate Perf Counter A20 Upper DWord Free | 75 |
| Aggregate Perf Counter A21                  | 76 |
| Aggregate Perf Counter A21 Upper DWord      | 77 |
| Aggregate Perf Counter A22                  | 78 |
| Aggregate Perf Counter A22 Upper DWord      | 79 |
| Aggregate Perf Counter A23                  | 80 |
| Aggregate Perf Counter A23 Upper DWord      | 81 |
| Aggregate Perf Counter A24                  | 82 |
| Aggregate Perf Counter A24 Upper DWord      | 83 |



| Aggregate Perf Counter A25             | 84  |
|--|-----|
| Aggregate Perf Counter A25 Upper DWord | 85  |
| Aggregate Perf Counter A26             | 86  |
| Aggregate Perf Counter A26 Upper DWord | 87  |
| Aggregate Perf Counter A27             | 88  |
| Aggregate Perf Counter A27 Upper DWord | 89  |
| Aggregate Perf Counter A28             | 90  |
| Aggregate Perf Counter A28 Upper DWord | 91  |
| Aggregate Perf Counter A29             | 92  |
| Aggregate Perf Counter A29 Upper DWord | 93  |
| Aggregate Perf Counter A30             | 94  |
| Aggregate Perf Counter A30 Upper DWord | 95  |
| Aggregate Perf Counter A31 Upper DWord | 96  |
| All Engine Fault Register              | 97  |
| ARAT C6 Disallow Threshold             | 99  |
| ARAT Delta (LSB)                       | 100 |
| ARB_CTL                                | 101 |
| ARB_CTL2                               | 103 |
| AUD_CONFIG_2                           | 106 |
| AUD_CONFIG                             | 107 |
| AUD_CONFIG_BE                          | 109 |
| AUD_DIP_ELD_CTRL_ST                    | 113 |
| AUD_EDID_DATA                          | 116 |
| AUD_FREQ_CNTRL                         | 118 |
| AUD_INFOFR                             | 120 |
| AUD_M_CTS_ENABLE                       | 121 |
| AUD_MISC_CTRL                          | 122 |
| AUD_PIN_ELD_CP_VLD                     | 124 |
| AUD_PIN_PIPE_CONN_ENTRY_LNGTH          | 128 |
| AUD_PIPE_CONN_SEL_CTRL                 | 129 |
| AUD_PWRST                              | 130 |
| AUD_RID                                | 133 |
| AUD VID DID                            | 134 |



| AUDIO_PIN_BUF_CTL  | 135 |
|--|-----|
| Audio Codec Interrupt Definition                                       | 136 |
| Auto Draw End Offset   | 139 |
| Auxiliary Table Base Address Higher                                    | 140 |
| Auxiliary Table Base Address Lower                                     | 141 |
| Batch Address Difference Register                                      | 142 |
| Batch Buffer Head Pointer Preemption Register                          | 145 |
| Batch Buffer Head Pointer Register                                     | 148 |
| Batch Buffer Per Context Pointer                                       | 151 |
| Batch Buffer Start Head Pointer Register                               | 155 |
| Batch Buffer Start Upper Head Pointer Register                         | 158 |
| Batch Buffer State Register  | 161 |
| Batch Buffer Upper Head Pointer Preemption Register                    | 164 |
| Batch Buffer Upper Head Pointer Register                               | 167 |
| Batch Offset Register  | 169 |
| BCS Context Sizes  | 173 |
| BCS Ring Buffer Next Context ID Register                               | 174 |
| BCS SW Control   | 175 |
| Bitstream Output Bit Count for the last Syntax Element Report Register | 177 |
| Bitstream Output Byte Count Per Slice Report Register                  | 178 |
| Bitstream Output Minimal Size Padding Count Report Register            | 179 |
| BLC_PWM_CTL  | 180 |
| BLC_PWM_DATA   | 182 |
| Blitter MOCS LECC 00 TC 00 Register                                    | 183 |
| Blitter MOCS LECC 00 TC 01 Register                                    | 186 |
| Blitter MOCS LECC 00 TC 10 Register                                    | 189 |
| Blitter MOCS LECC 01 TC 00 Register                                    | 192 |
| Blitter MOCS LECC 10 TC 00 Register                                    | 195 |
| Blitter MOCS LECC 10 TC 01 Register                                    | 196 |
| Blitter MOCS LECC 10 TC 10 Register                                    | 197 |
| Blitter MOCS LECC 11 TC 00 Register                                    | 201 |
| Blitter MOCS LECC 11 TC 01 Register                                    | 205 |
| Blitter MOCS LECC 11 TC 10 Register                                    | 209 |



| BLT Fault Counter Register                    | 213 |
|---|-----|
| BLT Fixed Counter                             | 214 |
| Boolean_Counter_B0                            | 215 |
| Boolean_Counter_B1                            | 216 |
| Boolean_Counter_B2                            | 217 |
| Boolean_Counter_B3                            | 218 |
| Boolean_Counter_B4                            | 219 |
| Boolean_Counter_B5                            | 220 |
| Boolean_Counter_B6                            | 221 |
| Boolean_Counter_B7                            | 222 |
| BOOT VECTOR                                   | 223 |
| Cache Mode Register 0                         | 224 |
| Cache Mode Register 1                         | 227 |
| Cache Mode Subslice Register                  | 231 |
| Capabilities A                                | 233 |
| Capabilities B                                | 234 |
| CDCLK_CTL                                     | 235 |
| CDCLK_PLL_ENABLE                              | 238 |
| CGE_CTRL                                      | 240 |
| CGE_WEIGHT                                    | 241 |
| Clipper Invocation Counter                    | 244 |
| Clipper Primitives Counter                    | 245 |
| Clock Gating Messages                         | 246 |
| Command Buffer Caching Control Register       | 248 |
| Config Access Range Register Base             | 252 |
| Configuration Register0 for RPMunit           | 254 |
| Configuration Register1 for RPMunit           | 256 |
| Context Restore Request To TDL                | 257 |
| Context Sizes                                 | 258 |
| Context Status Buffer1 Contents               | 259 |
| Context Status Buffer Contents                | 262 |
| Context Status Buffer Interrupt Mask Register | 265 |
| Context Status Buffer Read Register           | 270 |



| Context Timestamp Count               | 273 |
|---------------------------------------|-----|
| Control Register for Power Management | 275 |
| Count Active Channels Dispatched      | 280 |
| CPS Invocation Counter                | 281 |
| CSC_COEFF                             | 282 |
| CSC_MODE                              | 284 |
| CSC_POSTOFF                           | 286 |
| CSC_PREOFF                            | 288 |
| CSFE FSM2                             | 290 |
| CSPREEMPT                             | 293 |
| CTX REG 1                             | 294 |
| CUR_BASE                              | 295 |
| CUR_COLOR_CTL                         | 297 |
| CUR_CSC_COEFF                         | 299 |
| CUR_CTL                               | 301 |
| CUR_FBC_CTL                           | 306 |
| CUR_PAL                               | 308 |
| CUR_POS                               | 310 |
| CUR_PRE_CSC_GAMC_DATA                 | 312 |
| CUR_PRE_CSC_GAMC_INDEX                | 314 |
| CUR_SURFLIVE                          | 316 |
| Customizable Event Creation 0-0       | 317 |
| Customizable Event Creation 1-0       | 319 |
| Customizable Event Creation 1-1       | 321 |
| Customizable Event Creation 2-0       | 322 |
| Customizable Event Creation 2-1       | 324 |
| Customizable Event Creation 3-0       | 325 |
| Customizable Event Creation 3-1       | 327 |
| Customizable Event Creation 4-0       | 328 |
| Customizable Event Creation 5-0       | 330 |
| Customizable Event Creation 5-1       | 332 |
| Customizable Event Creation 6-0       | 333 |
| Customizable Event Creation 6-1       | 335 |



| Customizable Event Creation 7-0 | 336 |
|---------------------------------|-----|
| Customizable Event Creation 7-1 | 338 |
| DATAM                           | 339 |
| DATAN                           | 341 |
| DBUF_CTL                        | 342 |
| DBUF_ECC_STAT                   | 344 |
| DC_STATE_EN                     | 346 |
| DDI_AUX_CTL                     | 348 |
| DDI_AUX_DATA                    | 352 |
| DDI_BUF_CTL                     | 354 |
| DDI_CLK_SEL                     | 358 |
| DE_PIPE_INTERRUPT               | 360 |
| DE_PLL_ADCFG_1                  | 364 |
| DE_POWER1                       | 366 |
| DE_POWER2                       | 368 |
| DE_RR_DEST                      | 369 |
| DE_RRMR_DW1                     | 371 |
| DE_RRMR_DW2                     | 376 |
| DE_RRMR                         | 381 |
| Decouple Register 0 DW0         | 387 |
| Decouple Register 0 DW1         | 388 |
| Decouple Register 1 DW0         | 389 |
| Decouple Register 1 DW1         | 390 |
| Decouple Register 2 DW0         | 391 |
| Decouple Register 2 DW1         | 392 |
| Decouple Register 3 DW0         | 393 |
| Decouple Register 3 DW1         | 394 |
| Decouple Register 4 DW0         | 395 |
| Decouple Register 4 DW1         | 396 |
| Decouple Register 5 DW0         | 397 |
| Decouple Register 5 DW1         | 398 |
| Decouple Register 6 DW0         | 399 |
| Decouple Register 6 DW1         | 400 |



| Decouple Register 7 DW0                   | 401 |
|---|-----|
| Decouple Register 7 DW1                   | 402 |
| Decouple Register 8 DW0                   | 403 |
| Decouple Register 8 DW1                   | 404 |
| Decouple Register 9 DW0                   | 405 |
| Decouple Register 9 DW1                   | 406 |
| Decouple Register 10 DW0                  | 407 |
| Decouple Register 10 DW1                  | 408 |
| Decouple Register 11 DW0                  | 409 |
| Decouple Register 11 DW1                  | 410 |
| Decouple Register 12 DW0                  | 411 |
| Decouple Register 12 DW1                  | 412 |
| Decouple Register 13 DW0                  | 413 |
| Decouple Register 13 DW1                  | 414 |
| Decouple Register 14 DW0                  | 415 |
| Decouple Register 14 DW1                  | 416 |
| Decouple Register 15 DW0                  | 417 |
| Decouple Register 15 DW1                  | 418 |
| DE HPD Interrupt Definition               | 419 |
| DE Misc Interrupt Definition              | 422 |
| DE Port Interrupt Definition              | 424 |
| Device 0 Capabilities A                   | 427 |
| Device 0 Capabilities B                   | 432 |
| DFSDONE                                   | 436 |
| DFSM                                      | 437 |
| Discard Enables for Z streams             | 440 |
| DISPLAY_INT_CTL                           | 441 |
| Display CSR Program                       | 443 |
| DISPLAY FUNCTION ID                       | 444 |
| Display Message Forward Status Register   | 445 |
| Display Message Forward Status Register 2 | 448 |
| Display Message Forward Status Register 3 | 451 |
| DOLIRI E RIJEEED CTI                      | 151 |



| DP_TP_CTL                    | 456 |
|------------------------------|-----|
| DP_TP_STATUS                 | 461 |
| DPCLKA_CFGCR0                | 465 |
| DPFC_CONTROL_SA              | 469 |
| DPFC_CPU_FENCE_OFFSET        | 470 |
| DPHY_CLK_TIMING_PARAM        | 471 |
| DPHY_DATA_TIMING_PARAM       | 474 |
| DPHY_ESC_CLK_DIV             | 477 |
| DPHY_TA_TIMING_PARAM         | 479 |
| DPHY_TRIG_EXT                | 482 |
| DPLC_CTL                     | 483 |
| DPLC_HIST_DATA               | 486 |
| DPLC_HIST_INDEX              | 487 |
| DPLL_CFGCR0                  | 489 |
| DPLL_CFGCR1                  | 491 |
| DPLL_ENABLE                  | 493 |
| DPST_BIN                     | 496 |
| DPST_CTL                     | 498 |
| DPST_GUARD                   | 500 |
| Driver Render Force Wake Ack | 502 |
| Driver VDBox0 Force Wake Ack | 503 |
| Driver VDBox1 Force Wake Ack | 504 |
| Driver VDBox2 Force Wake Ack | 505 |
| Driver VDBox3 Force Wake Ack | 506 |
| Driver VDBox4 Force Wake Ack | 507 |
| Driver VDBox5 Force Wake Ack | 508 |
| Driver VDBox6 Force Wake Ack | 509 |
| Driver VDBox7 Force Wake Ack | 510 |
| Driver VEBox0 Force Wake Ack | 511 |
| Driver VEBox1 Force Wake Ack | 512 |
| Driver Vebox2 Force Wake Ack | 513 |
| Driver Vebox3 Force Wake Ack | 514 |
| DSC CRC CTL                  | 515 |



| DSC_CRC_RES                  | 517 |
|------------------------------|-----|
| DSC_PICTURE_PARAMETER_SET_0  | 519 |
| DSC_PICTURE_PARAMETER_SET_1  | 522 |
| DSC_PICTURE_PARAMETER_SET_2  | 524 |
| DSC_PICTURE_PARAMETER_SET_3  | 526 |
| DSC_PICTURE_PARAMETER_SET_4  | 528 |
| DSC_PICTURE_PARAMETER_SET_5  | 530 |
| DSC_PICTURE_PARAMETER_SET_6  | 532 |
| DSC_PICTURE_PARAMETER_SET_7  | 534 |
| DSC_PICTURE_PARAMETER_SET_8  | 536 |
| DSC_PICTURE_PARAMETER_SET_9  | 538 |
| DSC_PICTURE_PARAMETER_SET_10 | 540 |
| DSC_PICTURE_PARAMETER_SET_11 | 542 |
| DSC_PICTURE_PARAMETER_SET_12 | 544 |
| DSC_PICTURE_PARAMETER_SET_13 | 546 |
| DSC_PICTURE_PARAMETER_SET_14 | 548 |
| DSC_PICTURE_PARAMETER_SET_15 | 550 |
| DSC_PICTURE_PARAMETER_SET_16 | 552 |
| DSC_RC_BUF_THRESH_0          | 554 |
| DSC_RC_BUF_THRESH_1          | 556 |
| DSC_RC_RANGE_PARAMETERS_0    | 558 |
| DSC_RC_RANGE_PARAMETERS_1    | 560 |
| DSC_RC_RANGE_PARAMETERS_2    | 562 |
| DSC_RC_RANGE_PARAMETERS_3    | 564 |
| DSI_CALIB_TO                 | 566 |
| DSI_CLK_TIMING_PARAM         | 568 |
| DSI_CMD_FRMCTL               | 571 |
| DSI_CMD_RXCTL                | 574 |
| DSI_CMD_RXHDR                | 577 |
| DSI_CMD_RXPYLD               | 578 |
| DSI_CMD_TXCTL                | 579 |
| DSI_CMD_TXHDR                | 581 |
| DSI_CMD_TXPYLD               | 584 |



| DSI_DATA_TIMING_PARAM                           | 585 |
|---|-----|
| DSI_ESC_CLK_DIV                                 | 588 |
| DSI_HTX_TO                                      | 590 |
| DSI_INTER_IDENT_REG                             | 591 |
| DSI_INTER_MSK_REG                               | 595 |
| DSI_IO_MODECTL                                  | 601 |
| DSI_LP_MSG                                      | 602 |
| DSI_LRX_H_TO                                    | 605 |
| DSI_PWAIT_TO                                    | 606 |
| DSI_T_INIT_MASTER                               | 607 |
| DSI_T_WAKEUP                                    | 608 |
| DSI_TA_TIMING_PARAM                             | 609 |
| DSI_TA_TO                                       | 611 |
| DSI_TRIG_EXT                                    | 612 |
| DS Invocation Counter                           | 613 |
| DSSM  | 614 |
| EMRR Mask LSB                                   | 617 |
| EMRR Mask MSB                                   | 618 |
| Error Identity Register                         | 619 |
| Error Mask Register                             | 622 |
| Error Status Register                           | 625 |
| EU_GRF_CLEAR                                    | 627 |
| EU Mask Programming                             | 628 |
| EUP1 BONUS2 Reg                                 | 630 |
| EUP1 BONUS11 Reg                                | 632 |
| EUP2 BONUS1 Reg                                 | 634 |
| EUP2 BONUS2 Reg                                 | 636 |
| EUP 2 Power Down FSM control register with lock | 638 |
| EUP 2 Power on FSM control register with lock   | 641 |
| EUP3 BONUS1 Reg                                 | 643 |
| EUP3 BONUS2 Reg                                 | 645 |
| EU PAIR 1 PFET control register with lock       | 647 |
| EU PAIR 1 Power Context Save request            | 649 |



| EU PAIR 1 Power Down FSM control register with lock | 650 |
|---|-----|
| EU PAIR 1 Power Gate Control Request                | 653 |
| EU PAIR 1 Power on FSM control register with lock   | 654 |
| EU PAIR 2 PGFET control register with lock          | 656 |
| EU PAIR 2 Power Context Save request                | 658 |
| EU PAIR 2 Power Gate Control Request                | 659 |
| EU PAIR 3 PGFET control register with lock          | 660 |
| EU PAIR 3 Power Context Save request                | 662 |
| EU PAIR 3 Power Down FSM control register with lock | 663 |
| EU PAIR 3 Power Gate Control Request                | 666 |
| EU PAIR 3 Power on FSM control register with lock   | 667 |
| Exec-List Context Offset                            | 669 |
| Execlist Control Register                           | 671 |
| Execlist Status                                     | 674 |
| Execlist Submission Queue Contents                  | 678 |
| Execlist Submit Port Register                       | 681 |
| Execute Condition Code Register                     | 683 |
| FAULT_TLB_RD_DATA0 Register                         | 686 |
| FAULT_TLB_RD_DATA1 Register                         | 687 |
| Fault Mode Control                                  | 688 |
| Fault Mode Control                                  | 689 |
| FBC_CFB_BASE  | 690 |
| FBC_CTL   | 691 |
| FBC_RT_BASE_ADDR_REGISTER                           | 694 |
| FBC_RT_BASE_ADDR_REGISTER_UPPER                     | 696 |
| FBC LLC Config Read Control Register                | 697 |
| FENCE_LSB   | 698 |
| FENCE_MSB   | 702 |
| Fence Control Register                              | 706 |
| FF Performance                                      | 708 |
| FIX BONUS1 Reg                                      | 710 |
| FIX BONUS2 Reg                                      | 712 |
| FIX PGFET control register with lock                | 714 |



| Fix Power Context Save request                | 716 |
|---|-----|
| FIX Power Down FSM control register with lock | 717 |
| Fix Power Gate Control Request                | 720 |
| FIX Power on FSM control register with lock   | 721 |
| Flexible EU Event Control 0                   | 723 |
| Flexible EU Event Control 1                   | 725 |
| Flexible EU Event Control 2                   | 727 |
| Flexible EU Event Control 3                   | 729 |
| Flexible EU Event Control 4                   | 731 |
| Flexible EU Event Control 5                   | 733 |
| Flexible EU Event Control 6                   | 735 |
| FORCE_TO_NONPRIV                              | 737 |
| FUSE_STATUS                                   | 754 |
| GAM BDF Register                              | 756 |
| GAMMA_MODE                                    | 757 |
| Gated Clock Counter for DFR Testability       | 759 |
| General Purpose Register                      | 760 |
| GFX_FLSH_CNT                                  | 764 |
| GFX Fault Counter                             | 765 |
| GFX Fixed Counter                             | 766 |
| Global System Interrupt Routine               | 767 |
| GO Messaging Register for KCRunit             | 768 |
| GPGPU Context Restore Request To TDL          | 771 |
| GPGPU Context Save Request To TDL             | 774 |
| GPGPU Dispatch Dimension X                    | 775 |
| GPGPU Dispatch Dimension Y                    | 776 |
| GPGPU Dispatch Dimension Z                    | 777 |
| GP Thread Time                                | 778 |
| GPU_Ticks_Counter                             | 779 |
| Graphics Master Interrupt                     | 780 |
| Graphics Memory Range Address                 | 782 |
| Graphics MOCS LECC 00 TC 00 Register          | 784 |
| Graphics MOCS LECC 00 TC 01 Pagistar          | 799 |



| Graphics MOCS LECC 00 TC 10 Register | 792 |
|--------------------------------------|-----|
| Graphics MOCS LECC 01 TC 00 Register | 796 |
| Graphics MOCS LECC 10 TC 00 Register | 800 |
| Graphics MOCS LECC 10 TC 01 Register | 804 |
| Graphics MOCS LECC 10 TC 10 Register | 808 |
| Graphics MOCS LECC 11 TC 00 Register | 812 |
| Graphics MOCS LECC 11 TC 01 Register | 816 |
| Graphics MOCS LECC 11 TC 10 Register | 820 |
| Graphics Mode Register               | 824 |
| Graphics Virtual Master Interrupt    | 829 |
| GS Invocation Counter                | 831 |
| GS Primitives Counter                | 832 |
| GT4 Mode Control Register            | 833 |
| GTC_CTL                              | 834 |
| GTC_DDA_M                            | 835 |
| GTC_DDA_N                            | 836 |
| GTC_IIR                              | 837 |
| GTC_IMR                              | 838 |
| GTC_LIVE                             | 839 |
| GTC_PORT_CTL                         | 840 |
| GTC_PORT_MISC                        | 842 |
| GTC_PORT_TX_CURR                     | 844 |
| GTC_PORT_TX_PREV                     | 846 |
| GTDRIVER_MAILBOX_DATA1               | 848 |
| GTDRIVER_MAILBOX_INTERFACE           | 849 |
| GTDRIVER_P2G_EVENTS                  | 850 |
| GT Engine Interrupt Enable           | 851 |
| GT Engine Interrupt Mask             | 852 |
| GTICP BONUS1 Reg                     | 853 |
| GTICP BONUS2 Reg                     | 855 |
| GT Interrupt DW0                     | 857 |
| GT Interrupt DW1                     | 859 |
| GT Interrupt Identity                | 860 |



| GT Interrupt IIR Selector                                       | 861 |
|---|-----|
| GTI PGFET control register with lock                            | 862 |
| GTI Power Gate Control Request                                  | 865 |
| GT Mode Register  | 866 |
| GTT Cache Enable  | 869 |
| GT Virtual Function Engine Interrupt Enable                     | 872 |
| GT Virtual Function Engine Interrupt Mask                       | 874 |
| GT Virtual Function IIR Selector                                | 879 |
| GT Virtual Function Interrupt DW0                               | 881 |
| GT Virtual Function Interrupt DW1                               | 883 |
| GT Virtual Function Interrupt Identity                          | 885 |
| Gunit Internal Interrupt Port                                   | 887 |
| Hardware Status Mask Register                                   | 889 |
| Hardware Status Page Address Register                           | 891 |
| HCP Bitstream Output Minimal Size Padding Count Report Register | 893 |
| HCP CABAC Status  | 894 |
| HCP Decode Status   | 897 |
| HCP Image Status Control  | 899 |
| HCP Image Status Mask   | 901 |
| HCP Last Position   | 902 |
| HCP Picture Checksum cldx0                                      | 904 |
| HCP Picture Checksum cldx1                                      | 906 |
| HCP Picture Checksum cldx2                                      | 908 |
| HCP PMU Status  | 910 |
| HCP Qp Status Count   | 912 |
| HCP Reported Bitstream Output CABAC Bin Count Register          | 913 |
| HCP Unit Done   | 914 |
| HDC Mode Control Register                                       | 917 |
| HDPORT_STATE  | 920 |
| HEVC Local APIC Retry Vector                                    | 923 |
| HOTPLUG_CTL   | 924 |
| HS Invocation Counter   | 928 |
| IA Vertices Count   | 929 |



| IDI Cacheable Register                    | 930 |
|---|-----|
| IDI Control register                      | 932 |
| IDI Look up Register                      | 935 |
| IDILook up Table register                 | 940 |
| IDI MESSAGES                              | 942 |
| IDI Self Snoop Register                   | 944 |
| IDLE Messaging Register for Media5 Engine | 946 |
| Idle Switch Delay                         | 948 |
| Indirect Context Offset Pointer           | 950 |
| Indirect Context Pointer                  | 953 |
| Instruction Parser Mode Register          | 957 |
| I/O Base Address                          | 961 |
| IOMMU_DEFEATURE_MISCDIS3                  | 963 |
| KVMR_SPR_COLOR_CTL                        | 964 |
| L3 Control Register                       | 965 |
| L3 Control Register1                      | 968 |
| L3 SQC registers 1                        | 971 |
| LINKM                                     | 974 |
| LINKN                                     | 976 |
| Load Indirect Base Vertex                 | 977 |
| Load Indirect Extended Parameter 0        | 978 |
| Load Indirect Extended Parameter 1        | 979 |
| Load Indirect Extended Parameter 2        | 980 |
| Load Indirect Instance Count              | 981 |
| Load Indirect Start Instance              | 982 |
| Load Indirect Start Vertex                | 983 |
| Load Indirect Vertex Count                | 984 |
| LUT_3D_CTL                                | 985 |
| LUT_3D_DATA                               | 987 |
| LUT_3D_INDEX                              | 988 |



## **Active Head Pointer Register**

|                 | ACTHD - Active Head Pointer Register |  |  |  |
|-----------------|--------------------------------------|--|--|--|
| Register Space: | MMIO: 0/2/0                          |  |  |  |
| Source:         | BSpec                                |  |  |  |
| Access:         | RO                                   |  |  |  |
| Size (in bits): | 32                                   |  |  |  |
| Address:        | 02074h-02077h                        |  |  |  |
| Name:           | Active Head Pointer Register         |  |  |  |
| ShortName:      | ACTHD_RCSUNIT                        |  |  |  |
| Address:        | 18074h-18077h                        |  |  |  |
| Name:           | Active Head Pointer Register         |  |  |  |
| ShortName:      | ACTHD_POCSUNIT                       |  |  |  |
| Address:        | 22074h-22077h                        |  |  |  |
| Name:           | Active Head Pointer Register         |  |  |  |
| ShortName:      | ACTHD_BCSUNIT                        |  |  |  |
| Address:        | 1C0074h-1C0077h                      |  |  |  |
| Name:           | Active Head Pointer Register         |  |  |  |
| ShortName:      | ACTHD_VCSUNIT0                       |  |  |  |
| Address:        | 1C4074h-1C4077h                      |  |  |  |
| Name:           | Active Head Pointer Register         |  |  |  |
| ShortName:      | ACTHD_VCSUNIT1                       |  |  |  |
| Address:        | 1C8074h-1C8077h                      |  |  |  |
| Name:           | Active Head Pointer Register         |  |  |  |
| ShortName:      | ACTHD_VECSUNIT0                      |  |  |  |
| Address:        | 1D0074h-1D0077h                      |  |  |  |
| Name:           | Active Head Pointer Register         |  |  |  |
| ShortName:      | ACTHD_VCSUNIT2                       |  |  |  |
| Address:        | 1D4074h-1D4077h                      |  |  |  |
| Name:           | Active Head Pointer Register         |  |  |  |
| ShortName:      | ACTHD_VCSUNIT3                       |  |  |  |
| Address:        | 1D8074h-1D8077h                      |  |  |  |
| Name:           | Active Head Pointer Register         |  |  |  |
| ShortName:      | ACTHD_VECSUNIT1                      |  |  |  |
| Address:        | 1E0074h-1E0077h                      |  |  |  |
| Name:           | Active Head Pointer Register         |  |  |  |



|                   | ACTHD - Active Head Pointer Register   |
|-------------------|--|
| ShortName:        | ACTHD_VCSUNIT4   |
| Address:          | 1E4074h-1E4077h  |
| Name:             | Active Head Pointer Register   |
| ShortName:        | ACTHD_VCSUNIT5   |
| Address:          | 1E8074h-1E8077h  |
| Name:             | Active Head Pointer Register   |
| ShortName:        | ACTHD_VECSUNIT2  |
| Address:          | 1F0074h-1F0077h  |
| Name:             | Active Head Pointer Register   |
| ShortName:        | ACTHD_VCSUNIT6   |
| Address:          | 1F4074h-1F4077h  |
| Name:             | Active Head Pointer Register   |
| ShortName:        | ACTHD_VCSUNIT7   |
| Address:          | 1F8074h-1F8077h  |
| Name:             | Active Head Pointer Register   |
| ShortName:        | ACTHD_VECSUNIT3  |
| This register con | tains the address details of the data dword being parsed by command streamer |

This register contains the address details of the data dword being parsed by command streamer.

- When the commands are being executed from a batch buffer this register contains the Dword aligned Graphics Memory Address.
- When the commands are being executed from a ring buffer this register contains the Dword aligned offset in to the ring buffer (offset from Ring Buffer start address).

| DWord | Bit  | Description  |  |  |
|-------|------|--|--|--|
| 0     | 31:2 | Head Pointer   |  |  |
|       |      | Format: GraphicsAddress[31:2]  |  |  |
|       |      | <ul> <li>When the commands are being executed from a batch buffer this register contains the Dword aligned Graphics Memory Address.</li> <li>When the commands are being executed from a ring buffer this register contains the Dword aligned offset in to the ring buffer (offset from Ring Buffer start address).</li> </ul> |  |  |
|       | 1:0  | Reserved   |  |  |
|       |      | Format: MBZ  |  |  |



| OAPERF_A31 - Aggregate_Perf_Counter_A31 |                 |  |                               |  |
|---|-----------------|--|-------------------------------|--|
| Register                                | Space           | e: MMIO: 0/2/0   |                               |  |
| Source:                                 |                 | BSpec  |                               |  |
| Access:                                 |                 | R/W  |                               |  |
| Size (in b                              | oits):          | 32   |                               |  |
| Address:                                | Address: 028F8h |  |                               |  |
|   |                 |  |                               |  |
| This reg                                | ister ı         | eflects the count value of t   | ne OA Performance counter A31 |  |
| DWord                                   | Bit             |  | Description                   |  |
| 0                                       | 31:0            | Considerations   |                               |  |
|   |                 | Format: U32  |                               |  |
|   |                 | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |                               |  |
|   |                 | there is no "latch and hold" mechanism for performance counters when they are accessed through |                               |  |
|   |                 | MMIO, so the value returned from this register may be different on back-to-back reads.         |                               |  |



**OAPERF\_A32 - Aggregate\_Perf\_Counter\_A32** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 02900h

This register reflects the count value of the OA Performance counter A32

| <b>DWord</b> | Bit  | Description   |  |
|--------------|------|---|--|
| 0            | 31:0 | Considerations  |  |
|              |      | Format: U32   |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed throug MMIO, so the value returned from this register may be different on back-to-back reads. |  |



**OAPERF\_A33 - Aggregate\_Perf\_Counter\_A33** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02904h

This register reflects the count value of the OA Performance counter A33

| <b>DWord</b> | Bit  | Description  |  |
|--------------|------|--|--|
| 0            | 31:0 | Considerations   |  |
|              |      | Format: U32  |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads. |  |



## ${\bf Aggregate\_Perf\_Counter\_A34}$

| OAPERF_A34 - Aggregate_Perf_Counter_A34 |                             |  |                    |
|---|-----------------------------|--|--------------------|
| Register                                | Register Space: MMIO: 0/2/0 |  |                    |
| Source:                                 |                             | BSpec  |                    |
| Access:                                 |                             | R/W  |                    |
| Size (in l                              | oits):                      | 32   |                    |
| Address: 02908h                         |                             |  |                    |
|   |                             |  |                    |
| This reg                                | ister ı                     | eflects the count value of the OA Perfo  | rmance counter A34 |
| DWord                                   | Bit                         |  | Description        |
| 0                                       | 31:0                        | Considerations   |                    |
|   |                             | Format: U32  |                    |
|   |                             | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |                    |
|   |                             | there is no "latch and hold" mechanism for performance counters when they are accessed through |                    |
|   |                             | MMIO, so the value returned from this register may be different on back-to-back reads.         |                    |



**OAPERF\_A35 - Aggregate\_Perf\_Counter\_A35** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0290Ch

This register reflects the count value of the OA Performance counter A35

| DWord | Bit  | Description  |  |
|-------|------|--|--|
| 0     | 31:0 | Considerations   |  |
|       |      | Format: U32  |  |
|       |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed throu MMIO, so the value returned from this register may be different on back-to-back reads. |  |



|            |        | OAPERF_A0 - Aggregate Perf Count   | er A0                        |
|------------|--------|--|------------------------------|
| Register   | Space  | : MMIO: 0/2/0  |                              |
| Source:    |        | BSpec  |                              |
| Access:    |        | R/W  |                              |
| Size (in b | oits): | 32   |                              |
| Address:   |        | 02800h   |                              |
| DWord      | Bit    | Description  |                              |
| 0          | 31:0   | Considerations  This 32-bit field returns bits 31:0 of the live performance counter val there is no "latch and hold" mechanism for performance counters who MMIO, so the value returned from this register may be different on boundaries who will be a considered by the value ox000000000000000000000000000000000000 | en they are accessed through |



#### **Aggregate Perf Counter A0 Upper DWord**

## **OAPERF\_A0\_UPPER - Aggregate Perf Counter A0 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02804h

This register enables the current live value of performance counter A0 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b> | Bit  | Description  |                               |  |  |  |
|--------------|------|--|-------------------------------|--|--|--|
| 0            | 31:8 | Reserved   |                               |  |  |  |
|              |      | Format:  | PBC                           |  |  |  |
|              | 7:0  | Upper Value  |                               |  |  |  |
|              |      | Format:  | U8                            |  |  |  |
|              |      | This 8-bit field returns bits 39:32 of the live performance count                              | er value when read. Note that |  |  |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |                               |  |  |  |
|              |      | MMIO, so the value returned from this register may be different                                | t on back-to-back reads.      |  |  |  |
|              |      | wind, so the value returned from this register may be different                                | t off back-to-back redus.     |  |  |  |



| <b>OAPERF</b> | <b>A1</b> · | - Aggregate | Perf | Counter A1 |
|---------------|-------------|-------------|------|------------|
|---------------|-------------|-------------|------|------------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02808h

This register reflects the count value of the OA Performance counter A1. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |
|--------------|------|--|
| 0            | 31:0 | Considerations   |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |



#### **Aggregate Perf Counter A1 Upper DWord**

## **OAPERF\_A1\_UPPER - Aggregate Perf Counter A1 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0280Ch

This register enables the current live value of performance counter A1 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b> | Bit  | Description  |                                 |  |
|--------------|------|--|---------------------------------|--|
| 0            | 31:8 | Reserved   |                                 |  |
|              |      | Format:  | PBC                             |  |
|              | 7:0  | Upper Value  |                                 |  |
|              |      | Format:  | U8                              |  |
|              |      | This 8-bit field returns bits 39:32 of the live performance coun                               | nter value when read. Note that |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |                                 |  |
|              |      | MMIO, so the value returned from this register may be differe                                  | nt on back-to-back reads.       |  |



**OAPERF\_A2 - Aggregate Perf Counter A2** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02810h

This register reflects the count value of the OA Performance counter A2. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |  |
|--------------|------|--|--|
| 0            | 31:0 | Considerations   |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |
|              |      | here is no "latch and hold" mechanism for performance counters when they are accessed through  |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |



#### **Aggregate Perf Counter A2 Upper DWord**

## **OAPERF\_A2\_UPPER - Aggregate Perf Counter A2 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 02814h

This register enables the current live value of performance counter A2 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b> | Bit  | Description  |                               |  |  |  |
|--------------|------|--|-------------------------------|--|--|--|
| 0            | 31:8 | Reserved   |                               |  |  |  |
|              |      | Format:  | PBC                           |  |  |  |
|              | 7:0  | Upper Value  |                               |  |  |  |
|              |      | Format:  | U8                            |  |  |  |
|              |      | This 8-bit field returns bits 39:32 of the live performance count                              | er value when read. Note that |  |  |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |                               |  |  |  |
|              |      | MMIO, so the value returned from this register may be different                                | t on back-to-back reads.      |  |  |  |
|              |      | wind, so the value returned from this register may be different                                | t off back-to-back redus.     |  |  |  |



| OAPERF / | 43 - Ac | gregate | Perf C | Counter A3 |
|----------|---------|---------|--------|------------|
|          |         |         |        |            |

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02818h

This register reflects the count value of the OA Performance counter A3. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |
|--------------|------|--|
| 0            | 31:0 | Considerations   |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |



#### **Aggregate Perf Counter A3 Upper DWord**

## **OAPERF\_A3\_UPPER - Aggregate Perf Counter A3 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0281Ch

This register enables the current live value of performance counter A3 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| what eve     | JIIL 13 | ported via triis register.   |                           |  |  |
|--------------|---------|--|---------------------------|--|--|
| <b>DWord</b> | Bit     | Description  |                           |  |  |
| 0            | 31:8    | Reserved   |                           |  |  |
|              |         | Format:  | PBC                       |  |  |
|              | 7:0     | Upper Value  |                           |  |  |
|              |         | Format:  | U8                        |  |  |
|              |         | This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that |                           |  |  |
|              |         | there is no "latch and hold" mechanism for performance counters when they are accessed through |                           |  |  |
|              |         | MMIO, so the value returned from this register may be differe                                  | nt on back-to-back reads. |  |  |
|              |         |  |                           |  |  |



| OAPERF A4 | - Aggregate | Perf | <b>Counter A4</b> |
|-----------|-------------|------|-------------------|
|           |             |      |                   |

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02820h

This register reflects the count value of the OA Performance counter A4. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |
|--------------|------|--|
| 0            | 31:0 | Considerations   |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |



#### **Aggregate Perf Counter A4 Lower DWord Free**

# OAPERF\_A4\_LOWER\_FREE - Aggregate Perf Counter A4 Lower DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02960h

This register counts the same event as counter A4 however is not affected by context ID or other conditions that prevent A4 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.

| DWord | Bit  | Description  |
|-------|------|--|
| 0     | 31:0 | Considerations   |
|       |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |
|       |      | there is no "latch and hold" mechanism for performance counters when they are accessed         |
|       |      | through MMIO, so the value returned from this register may be different on back-to-back reads. |



#### **Aggregate Perf Counter A4 Upper DWord**

## OAPERF\_A4\_UPPER - Aggregate Perf Counter A4 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02824h

This register enables the current live value of performance counter A4 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b> | Bit  | Description  |
|--------------|------|--|
| 0            | 31:8 | Reserved   |
|              |      | Format: PBC  |
|              | 7:0  | Upper Value  |
|              |      | Format: U8   |
|              |      | This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |
|              |      | inivito, so the value returned from this register may be different on back-to-back reads.      |



#### **Aggregate Perf Counter A4 Upper DWord Free**

# OAPERF\_A4\_UPPER\_FREE - Aggregate Perf Counter A4 Upper DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02964h

This register counts the same event as counter A4 however is not affected by context ID or other conditions that prevent A4 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.

| 55 5  |      |  | 2   |  |
|-------|------|--|-----|--|
| DWord | Bit  | Description  |     |  |
| 0     | 31:8 | Reserved   |     |  |
|       |      | Format:  | PBC |  |
|       | 7:0  | Upper Value  |     |  |
|       |      | Format:  | U8  |  |
|       |      | This 8-bit field returns bits 39:32 of the live performance counter value when read. Note there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back |     |  |



| <b>OAPERF</b> | <b>A5</b> - | Aggregate | Perf | Counter | <b>A5</b> |
|---------------|-------------|-----------|------|---------|-----------|
|---------------|-------------|-----------|------|---------|-----------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02828h

This register reflects the count value of the OA Performance counter A5. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |  |
|--------------|------|--|--|
| 0            | 31:0 | Considerations   |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |



## **Aggregate Perf Counter A5 Upper DWord**

#### OAPERF\_A5\_UPPER - Aggregate Perf Counter A5 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0282Ch

This register enables the current live value of performance counter A5 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| Wildt CVC    | mut event is reported via this register.  |             |                                    |  |
|--------------|---|-------------|------------------------------------|--|
| <b>DWord</b> | Bit   | Description |                                    |  |
| 0            | 31:8  | Reserved    |                                    |  |
|              | Format: PBC   |             |                                    |  |
|              | 7:0   | Upper Value |                                    |  |
|              | Format: U8  |             | U8                                 |  |
|              | This 8-bit field returns bits 39:32 of the live performance counter value when read. No there is no "latch and hold" mechanism for performance counters when they are access MMIO, so the value returned from this register may be different on back-to-back reactions. |             | ers when they are accessed through |  |
|              |   |             |                                    |  |



| OAPERF | _A6 - | <b>Aggregate</b> | Perf | <b>Counter A6</b> |
|--------|-------|------------------|------|-------------------|
|--------|-------|------------------|------|-------------------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02830h

This register reflects the count value of the OA Performance counter A6. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | <b>Description</b>   |  |  |  |
|--------------|------|--|--|--|--|
| 0            | 31:0 | Considerations   |  |  |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed throug  |  |  |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |  |



#### **Aggregate Perf Counter A6 Lower DWord Free**

# OAPERF\_A6\_LOWER\_FREE - Aggregate Perf Counter A6 Lower DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02968h

This register counts the same event as counter A6 however is not affected by context ID or other conditions that prevent A6 from incrementing. his counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.

| DWord | Bit  | Description  |  |
|-------|------|--|--|
| 0     | 31:0 | Considerations   |  |
|       |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |
|       |      | there is no "latch and hold" mechanism for performance counters when they are accessed         |  |
|       |      | through MMIO, so the value returned from this register may be different on back-to-back reads. |  |



## **Aggregate Perf Counter A6 Upper DWord**

## **OAPERF\_A6\_UPPER - Aggregate Perf Counter A6 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02834h

This register enables the current live value of performance counter A6 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| what even is reported via this register. |             |  |                           |  |
|--|-------------|--|---------------------------|--|
| <b>DWord</b>                             | Bit         | Description  |                           |  |
| 0  | 31:8        | Reserved   |                           |  |
|  | Format: PBC |  |                           |  |
|  | 7:0         | Upper Value  |                           |  |
|  |             | Format:  | U8                        |  |
|  |             | This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that |                           |  |
|  |             | there is no "latch and hold" mechanism for performance counters when they are accessed through |                           |  |
|  |             | MMIO, so the value returned from this register may be differe                                  | nt on back-to-back reads. |  |
|  |             |  |                           |  |



## **Aggregate Perf Counter A6 Upper DWord Free**

# OAPERF\_A6\_UPPER\_FREE - Aggregate Perf Counter A6 Upper DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0296Ch

This register counts the same event as counter A6 however is not affected by context ID or other conditions that prevent A6 from incrementing. his counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.

| 55 5  |      |  | 2   |  |
|-------|------|--|-----|--|
| DWord | Bit  | Description  |     |  |
| 0     | 31:8 | Reserved   |     |  |
|       |      | Format:  | PBC |  |
|       | 7:0  | Upper Value  |     |  |
|       |      | Format:  | U8  |  |
|       |      | This 8-bit field returns bits 39:32 of the live performance counter value when read. Note there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back |     |  |



| OAPERF_A7 - | <b>Aggregate Perf Counter A7</b> |
|-------------|----------------------------------|
|-------------|----------------------------------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02838h

This register reflects the count value of the OA Performance counter A7. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |  |  |
|--------------|------|--|--|--|
| 0            | 31:0 | Considerations   |  |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |



## **Aggregate Perf Counter A7 Upper DWord**

## **OAPERF\_A7\_UPPER - Aggregate Perf Counter A7 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0283Ch

This register enables the current live value of performance counter A7 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b>   | Bit  | Description   |                               |  |
|--|------|---|-------------------------------|--|
| 0  | 31:8 | 31:8 Reserved   |                               |  |
|  |      | Format:   | PBC                           |  |
| 7:0 Upper Value  |      |   |                               |  |
|  |      | Format:   | U8                            |  |
| This 8-bit field returns bits 39:32 of the live performance counter value when read. No there is no "latch and hold" mechanism for performance counters when they are access |      | This 8-bit field returns bits 39:32 of the live performance count | er value when read. Note that |  |
|  |      | ,   |                               |  |
| MMIO, so the value returned from this register may be different on back-to-back read   |      |   | t on back-to-back reads.      |  |
|  |      | wind, so the value returned from this register may be different   | t off back-to-back redus.     |  |



| OAPERF | <b>A8</b> - | Aggregate | Perf | Counter A8 |
|--------|-------------|-----------|------|------------|
|        | _           |           |      |            |

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02840h

This register reflects the count value of the OA Performance counter A8. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |
|--------------|------|--|
| 0            | 31:0 | Considerations   |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |



## **Aggregate Perf Counter A8 Upper DWord**

## **OAPERF\_A8\_UPPER - Aggregate Perf Counter A8 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02844h

This register enables the current live value of performance counter A8 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b> | Bit  | Description   |        |                               |  |
|--------------|------|---|--------|-------------------------------|--|
| 0            | 31:8 | Reserved  |        |                               |  |
|              |      | Format:   | РВС    |                               |  |
|              | 7:0  | 7:0 Upper Value   |        |                               |  |
|              |      | Format:   |        | U8                            |  |
|              |      | This 8-bit field returns bits 39:32 of the live performance count<br>there is no "latch and hold" mechanism for performance count<br>MMIO, so the value returned from this register may be differen | ters w | hen they are accessed through |  |



| OAPERF | A9 - A | ggregate | Perf | <b>Counter A9</b> |  |
|--------|--------|----------|------|-------------------|--|
|--------|--------|----------|------|-------------------|--|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02848h

This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |
|--------------|------|--|
| 0            | 31:0 | Considerations   |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |



## **Aggregate Perf Counter A9 Upper DWord**

## **OAPERF\_A9\_UPPER - Aggregate Perf Counter A9 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0284Ch

This register enables the current live value of performance counter A9 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| what eve     | what event is reported via this register. |  |                           |  |  |
|--------------|---|--|---------------------------|--|--|
| <b>DWord</b> | Bit                                       | Description  |                           |  |  |
| 0            | 31:8                                      | Reserved   |                           |  |  |
|              |   | Format:  | PBC                       |  |  |
|              | 7:0                                       | Upper Value  |                           |  |  |
|              |   | Format:  | U8                        |  |  |
|              |   | This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that |                           |  |  |
|              |   | there is no "latch and hold" mechanism for performance counters when they are accessed through |                           |  |  |
|              |   | MMIO, so the value returned from this register may be differe                                  | nt on back-to-back reads. |  |  |
|              |   |  |                           |  |  |



| <b>OAPERF A10</b> | - Aggregate P | erf Counter A10 |
|-------------------|---------------|-----------------|
|-------------------|---------------|-----------------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02850h

This register reflects the count value of the OA Performance counter A10. DefaultValue="00000000h"

| DWord | Bit  | <b>Description</b>   |
|-------|------|--|
| 0     | 31:0 | Considerations   |
|       |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |
|       |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |
|       |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |



## **Aggregate Perf Counter A10 Upper DWord**

## **OAPERF\_A10\_UPPER - Aggregate Perf Counter A10 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02854h

This register enables the current live value of performance counter A10 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| Wildt CVC    | event is reported the this register. |   |                                    |  |  |
|--------------|--------------------------------------|---|------------------------------------|--|--|
| <b>DWord</b> | Bit                                  | Description   |                                    |  |  |
| 0            | 31:8                                 | Reserved  |                                    |  |  |
|              |                                      | Format:   | PBC                                |  |  |
|              | 7:0                                  | Upper Value   |                                    |  |  |
|              |                                      | Format:   | U8                                 |  |  |
|              |                                      | This 8-bit field returns bits 39:32 of the live performance count<br>there is no "latch and hold" mechanism for performance count<br>MMIO, so the value returned from this register may be differen | ers when they are accessed through |  |  |
|              |                                      |   |                                    |  |  |



**OAPERF\_A11 - Aggregate Perf Counter A11** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02858h

This register reflects the count value of the OA Performance counter A11. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | <b>Description</b>   |
|--------------|------|--|
| 0            | 31:0 | Considerations   |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |



## **Aggregate Perf Counter A11 Upper DWord**

## **OAPERF\_A11\_UPPER - Aggregate Perf Counter A11 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0285Ch

This register enables the current live value of performance counter A11 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| Wildt CVC    | event is reported the this register. |   |                                    |  |  |
|--------------|--------------------------------------|---|------------------------------------|--|--|
| <b>DWord</b> | Bit                                  | Description   |                                    |  |  |
| 0            | 31:8                                 | Reserved  |                                    |  |  |
|              |                                      | Format:   | PBC                                |  |  |
|              | 7:0                                  | Upper Value   |                                    |  |  |
|              |                                      | Format:   | U8                                 |  |  |
|              |                                      | This 8-bit field returns bits 39:32 of the live performance count<br>there is no "latch and hold" mechanism for performance count<br>MMIO, so the value returned from this register may be differen | ers when they are accessed through |  |  |
|              |                                      |   |                                    |  |  |



| <b>OAPERF A1</b> | 2 - Aggregate | Perf Counter | A12 |
|------------------|---------------|--------------|-----|
|------------------|---------------|--------------|-----|

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 02860h

This register reflects the count value of the OA Performance counter A12. DefaultValue="00000000h"

| DWord | Bit  | Description  |
|-------|------|--|
| 0     | 31:0 | Considerations   |
|       |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |
|       |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |
|       |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |



## **Aggregate Perf Counter A12 Upper DWord**

## **OAPERF\_A12\_UPPER - Aggregate Perf Counter A12 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02864h

This register enables the current live value of performance counter A12 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b> | Bit  | Description   |                                    |  |
|--------------|------|---|------------------------------------|--|
| 0            | 31:8 | Reserved  |                                    |  |
|              |      | Format:   | PBC                                |  |
|              | 7:0  | Upper Value   |                                    |  |
|              |      | Format:   | U8                                 |  |
|              |      | This 8-bit field returns bits 39:32 of the live performance count<br>there is no "latch and hold" mechanism for performance count<br>MMIO, so the value returned from this register may be differen | ers when they are accessed through |  |



| <b>OAPERF A</b> | 13 - A | agregate | Perf ( | Counter A | 113 |
|-----------------|--------|----------|--------|-----------|-----|
|-----------------|--------|----------|--------|-----------|-----|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02868h

This register reflects the count value of the OA Performance counter A13. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |  |  |  |
|--------------|------|--|--|--|--|
| 0            | 31:0 | Considerations   |  |  |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |  |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |  |



## **Aggregate Perf Counter A13 Upper DWord**

## **OAPERF\_A13\_UPPER - Aggregate Perf Counter A13 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0286Ch

This register enables the current live value of performance counter A13 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b>    | Bit  | Description  |                                    |  |
|-----------------|------|--|------------------------------------|--|
| 0               | 31:8 | Reserved   |                                    |  |
|                 |      | Format:  | PBC                                |  |
| 7:0 Upper Value |      | Upper Value  |                                    |  |
|                 |      | Format:  | U8                                 |  |
|                 |      | This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance counted MMIO, so the value returned from this register may be different | ers when they are accessed through |  |



| OAPERF A14 - | <b>Aggregate Pe</b> | erf Counter A14 |
|--------------|---------------------|-----------------|
|--------------|---------------------|-----------------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02870h

This register reflects the count value of the OA Performance counter A14. DefaultValue="00000000h"

| DWord | Bit  | Description  |
|-------|------|--|
| 0     | 31:0 | Considerations   |
|       |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |
|       |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |
|       |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |



## **Aggregate Perf Counter A14 Upper DWord**

## OAPERF\_A14\_UPPER - Aggregate Perf Counter A14 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02874h

This register enables the current live value of performance counter A14 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| what event is reported via this register. |                 |  |                                    |  |
|---|-----------------|--|------------------------------------|--|
| <b>DWord</b>                              | Bit             | Description  |                                    |  |
| 0   | 31:8            | Reserved   |                                    |  |
|   |                 | Format:  | PBC                                |  |
|   | 7:0 Upper Value |  |                                    |  |
|   |                 | Format:  | U8                                 |  |
|   |                 | This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance counted MMIO, so the value returned from this register may be different | ers when they are accessed through |  |



|                 |                       | OAPERF_A15 - Aggregate Perf Counter A15  |  |  |
|-----------------|-----------------------|--|--|--|
| Register        | Space                 | e: MMIO: 0/2/0   |  |  |
| Source:         |                       | BSpec  |  |  |
| Access:         |                       | R/W  |  |  |
| Size (in l      | oits):                | 32   |  |  |
| Address: 02878h |                       |  |  |  |
| This reg        | ister                 | reflects the count value of the OA Performance counter A15. DefaultValue="00000000h"   |  |  |
| DWord           | DWord Bit Description |  |  |  |
| 0               | 31:0                  | Considerations  This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads. |  |  |



## **Aggregate Perf Counter A15 Upper DWord**

## **OAPERF\_A15\_UPPER - Aggregate Perf Counter A15 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0287Ch

This register enables the current live value of performance counter A15 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b>    | Bit  | Description  |                                    |  |
|-----------------|------|--|------------------------------------|--|
| 0               | 31:8 | Reserved   |                                    |  |
|                 |      | Format:  | PBC                                |  |
| 7:0 Upper Value |      | Upper Value  |                                    |  |
|                 |      | Format:  | U8                                 |  |
|                 |      | This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance counted MMIO, so the value returned from this register may be different | ers when they are accessed through |  |



| OAPERF / | A16 - A | Aggregate | Perf | Counter | A16 |
|----------|---------|-----------|------|---------|-----|
|----------|---------|-----------|------|---------|-----|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02880h

This register reflects the count value of the OA Performance counter A16. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | <b>Description</b>   |  |  |  |
|--------------|------|--|--|--|--|
| 0            | 31:0 | onsiderations  |  |  |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |  |
|              |      | here is no "latch and hold" mechanism for performance counters when they are accessed through  |  |  |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |  |



## **Aggregate Perf Counter A16 Upper DWord**

## OAPERF\_A16\_UPPER - Aggregate Perf Counter A16 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02884h

This register enables the current live value of performance counter A16 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b> | Bit     | Description  |         |                               |
|--------------|---------|--|---------|-------------------------------|
| 0            | 31:8    | Reserved   |         |                               |
|              |         | Format:  | PBC     |                               |
|              | 7:0     | Upper Value  |         |                               |
|              | Format: |  |         | U8                            |
|              |         | This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count MMIO, so the value returned from this register may be different | ters wl | hen they are accessed through |



| <b>OAPERF A17</b> | - Aggregate Per | f Counter A17 |
|-------------------|-----------------|---------------|
|-------------------|-----------------|---------------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02888h

This register reflects the count value of the OA Performance counter A17. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | <b>Description</b>   |  |  |
|--------------|------|--|--|--|
| 0            | 31:0 | Considerations   |  |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |



## **Aggregate Perf Counter A17 Upper DWord**

#### **OAPERF\_A17\_UPPER - Aggregate Perf Counter A17 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0288Ch

This register enables the current live value of performance counter A17 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b> | Bit     | Description  |         |                               |
|--------------|---------|--|---------|-------------------------------|
| 0            | 31:8    | Reserved   |         |                               |
|              |         | Format:  | PBC     |                               |
|              | 7:0     | Upper Value  |         |                               |
|              | Format: |  |         | U8                            |
|              |         | This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count MMIO, so the value returned from this register may be different | ters wl | hen they are accessed through |



| <b>OAPERF</b> | A18 - | <b>Aggregate</b> | Perf | Counter | A18 |
|---------------|-------|------------------|------|---------|-----|
|---------------|-------|------------------|------|---------|-----|

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 02890h

This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |  |  |
|--------------|------|--|--|--|
| 0            | 31:0 | Considerations   |  |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |
|              |      | here is no "latch and hold" mechanism for performance counters when they are accessed through  |  |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |



## **Aggregate Perf Counter A18 Upper DWord**

## **OAPERF\_A18\_UPPER - Aggregate Perf Counter A18 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02894h

This register enables the current live value of performance counter A18 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| What even is reported via this register. |   |             |     |  |  |
|--|---|-------------|-----|--|--|
| <b>DWord</b>                             | Bit   | Description |     |  |  |
| 0  | 31:8  | Reserved    |     |  |  |
|  |   | Format:     | PBC |  |  |
|  | 7:0   | Upper Value |     |  |  |
|  |   | Format: U8  |     |  |  |
|  | This 8-bit field returns bits 39:32 of the live performance counter value when read. Note there is no "latch and hold" mechanism for performance counters when they are accessed MMIO, so the value returned from this register may be different on back-to-back reads. |             |     |  |  |
|  |   |             |     |  |  |



Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02898h

This register reflects the count value of the OA Performance counter A19. DefaultValue="00000000h"

| DWord | Bit  | Description  |  |  |  |
|-------|------|--|--|--|--|
| 0     | 31:0 | Considerations   |  |  |  |
|       |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |  |
|       |      | there is no "latch and hold" mechanism for performance counters when they are accessed throu   |  |  |  |
|       |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |  |



#### **Aggregate Perf Counter A19 Lower DWord Free**

# OAPERF\_A19\_LOWER\_FREE - Aggregate Perf Counter A19 Lower DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02970h

This register counts the same event as counter A19 however is not affected by context ID or other conditions that prevent A19 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.

| DWord | Bit  | Description  |  |  |
|-------|------|--|--|--|
| 0     | 31:0 | onsiderations  |  |  |
|       |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |
|       |      | there is no "latch and hold" mechanism for performance counters when they are accessed         |  |  |
|       |      | through MMIO, so the value returned from this register may be different on back-to-back reads. |  |  |



## **Aggregate Perf Counter A19 Upper DWord**

## **OAPERF\_A19\_UPPER - Aggregate Perf Counter A19 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0289Ch

This register enables the current live value of performance counter A19 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b> | Bit   | Description  |     |  |
|--------------|---|--|-----|--|
| 0            | 31:8  | Reserved   |     |  |
|              |   | Format:  | PBC |  |
|              | 7:0   | 0 Upper Value  |     |  |
|              | Format: U8  |  | U8  |  |
|              | This 8-bit field returns bits 39:32 of the live performance counter value when read. Note |  |     |  |
|              | there is no "latch and hold" mechanism for performance counters when they are accessed    |  |     |  |
|              |   | MMIO, so the value returned from this register may be different on back-to-back reads. |     |  |
|              | t off back-to-back redus.   |  |     |  |



#### **Aggregate Perf Counter A19 Upper DWord Free**

# OAPERF\_A19\_UPPER\_FREE - Aggregate Perf Counter A19 Upper DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02974h

This register counts the same event as counter A19 however is not affected by context ID or other conditions that prevent A19 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.

| DWord | Bit  | Description  |         |                       |
|-------|------|--|---------|-----------------------|
| 0     | 31:8 | Reserved   |         |                       |
|       |      | Format:  | PBC     |                       |
|       | 7:0  | Upper Value  |         |                       |
|       |      | Format: U8   |         | U8                    |
|       |      | This 8-bit field returns bits 39:32 of the live performance courthere is no "latch and hold" mechanism for performance counthrough MMIO, so the value returned from this register may be | iters w | hen they are accessed |



| OAPERF A | 120 - Aa | areaate | Perf ( | Counter | <b>A20</b> |
|----------|----------|---------|--------|---------|------------|
|----------|----------|---------|--------|---------|------------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028A0h

This register reflects the count value of the OA Performance counter A20. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |
|--------------|------|--|
| 0            | 31:0 | Considerations   |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |



#### **Aggregate Perf Counter A20 Lower DWord Free**

# OAPERF\_A20\_LOWER\_FREE - Aggregate Perf Counter A20 Lower DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02978h

This register counts the same event as counter A20 however is not affected by context ID or other conditions that prevent A20 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.

| DWord | Bit  | Description  |  |  |
|-------|------|--|--|--|
| 0     | 31:0 | onsiderations  |  |  |
|       |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |
|       |      | there is no "latch and hold" mechanism for performance counters when they are accessed         |  |  |
|       |      | through MMIO, so the value returned from this register may be different on back-to-back reads. |  |  |



#### **Aggregate Perf Counter A20 Upper DWord**

# **OAPERF\_A20\_UPPER - Aggregate Perf Counter A20 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028A4h

This register enables the current live value of performance counter A20 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b> | Bit  | Description   |        |                               |
|--------------|------|---|--------|-------------------------------|
| 0            | 31:8 | Reserved  |        |                               |
|              |      | Format:   | РВС    |                               |
|              | 7:0  | Upper Value   |        |                               |
|              |      | Format:   |        | U8                            |
|              |      | This 8-bit field returns bits 39:32 of the live performance count<br>there is no "latch and hold" mechanism for performance count<br>MMIO, so the value returned from this register may be differen | ters w | hen they are accessed through |



#### **Aggregate Perf Counter A20 Upper DWord Free**

# OAPERF\_A20\_UPPER\_FREE - Aggregate Perf Counter A20 Upper DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0297Ch

This register counts the same event as counter A20 however is not affected by context ID or other conditions that prevent A20 from incrementing. his counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.

| DWord | Bit  | Description  |         |                       |
|-------|------|--|---------|-----------------------|
| 0     | 31:8 | Reserved   |         |                       |
|       |      | Format:  | PBC     |                       |
|       | 7:0  | Upper Value  |         |                       |
|       |      | Format:  |         | U8                    |
|       |      | This 8-bit field returns bits 39:32 of the live performance courthere is no "latch and hold" mechanism for performance counthrough MMIO, so the value returned from this register may be | iters w | hen they are accessed |



| <b>OAPERF</b> | <b>A21</b> | - Aggregate | Perf | <b>Counter</b> | <b>A21</b> |
|---------------|------------|-------------|------|----------------|------------|
|---------------|------------|-------------|------|----------------|------------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028A8h

This register reflects the count value of the OA Performance counter A21. DefaultValue="00000000h"

| DWord | Bit  | <b>Description</b>   |  |  |  |
|-------|------|--|--|--|--|
| 0     | 31:0 | Considerations   |  |  |  |
|       |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |  |
|       |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |  |  |
|       |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |  |



#### **Aggregate Perf Counter A21 Upper DWord**

# **OAPERF\_A21\_UPPER - Aggregate Perf Counter A21 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028ACh

This register enables the current live value of performance counter A21 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| what event is reported via any register. |      |  |     |  |  |
|--|------|--|-----|--|--|
| <b>DWord</b>                             | Bit  | Description  |     |  |  |
| 0  | 31:8 | Reserved   |     |  |  |
|  |      | Format:  | PBC |  |  |
|  | 7:0  | Upper Value  |     |  |  |
|  |      | Format:  | U8  |  |  |
|  |      | This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed the MMIO, so the value returned from this register may be different on back-to-back reads. |     |  |  |
|  |      |  |     |  |  |



| <b>OAPERF A22</b> | - Aggregate | <b>Perf Counter A22</b> |
|-------------------|-------------|-------------------------|
|-------------------|-------------|-------------------------|

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 028B0h

This register reflects the count value of the OA Performance counter A22. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |  |  |  |
|--------------|------|--|--|--|--|
| 0            | 31:0 | Considerations   |  |  |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |  |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |  |



# **Aggregate Perf Counter A22 Upper DWord**

# **OAPERF\_A22\_UPPER - Aggregate Perf Counter A22 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028B4h

This register enables the current live value of performance counter A22 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b> | Bit  | Description  |                                    |  |
|--------------|------|--|------------------------------------|--|
| 0            | 31:8 | Reserved   |                                    |  |
|              |      | Format:  | PBC                                |  |
|              | 7:0  | Upper Value  |                                    |  |
|              |      | Format:  | U8                                 |  |
|              |      | This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance counted MMIO, so the value returned from this register may be different | ers when they are accessed through |  |



**OAPERF\_A23 - Aggregate Perf Counter A23** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028B8h

This register reflects the count value of the OA Performance counter A23. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | <b>Description</b>   |  |  |  |
|--------------|------|--|--|--|--|
| 0            | 31:0 | onsiderations  |  |  |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |  |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |  |



#### **Aggregate Perf Counter A23 Upper DWord**

# **OAPERF\_A23\_UPPER - Aggregate Perf Counter A23 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028BCh

This register enables the current live value of performance counter A23 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| what event is reported via any register. |      |  |     |  |  |
|--|------|--|-----|--|--|
| <b>DWord</b>                             | Bit  | Description  |     |  |  |
| 0  | 31:8 | Reserved   |     |  |  |
|  |      | Format:  | PBC |  |  |
|  | 7:0  | Upper Value  |     |  |  |
|  |      | Format:  | U8  |  |  |
|  |      | This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed the MMIO, so the value returned from this register may be different on back-to-back reads. |     |  |  |
|  |      |  |     |  |  |



| OAPERF | A24 - | <b>Aggregate</b> | Perf | <b>Counter A24</b> |
|--------|-------|------------------|------|--------------------|
|--------|-------|------------------|------|--------------------|

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 028C0h

This register reflects the count value of the OA Performance counter A24. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |  |  |
|--------------|------|--|--|--|
| 0            | 31:0 | onsiderations  |  |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |



# **Aggregate Perf Counter A24 Upper DWord**

# OAPERF\_A24\_UPPER - Aggregate Perf Counter A24 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028C4h

This register enables the current live value of performance counter A24 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| <b>DWord</b> | Bit  | Description   |                                    |  |
|--------------|------|---|------------------------------------|--|
| 0            | 31:8 | Reserved  |                                    |  |
|              |      | Format:   | PBC                                |  |
|              | 7:0  | Upper Value   |                                    |  |
|              |      | Format:   | U8                                 |  |
|              |      | This 8-bit field returns bits 39:32 of the live performance count<br>there is no "latch and hold" mechanism for performance count<br>MMIO, so the value returned from this register may be differen | ers when they are accessed through |  |



| <b>OADERE</b> | Δ25 - | <b>Aggregate Perf Counter</b> | Δ25 |
|---------------|-------|-------------------------------|-----|
| UAPERF        | AZJ - | Addredate Peri Counter        | AZJ |

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028C8h

This register reflects the count value of the OA Performance counter A25. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |  |  |
|--------------|------|--|--|--|
| 0            | 31:0 | onsiderations  |  |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |



# **Aggregate Perf Counter A25 Upper DWord**

# **OAPERF\_A25\_UPPER - Aggregate Perf Counter A25 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028CCh

This register enables the current live value of performance counter A25 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| Wildt CVC    | mut event is reported the this register. |  |     |  |  |
|--------------|--|--|-----|--|--|
| <b>DWord</b> | Bit                                      | Description  |     |  |  |
| 0            | 31:8                                     | Reserved   |     |  |  |
|              |  | Format:  | PBC |  |  |
|              | 7:0                                      | Upper Value  |     |  |  |
|              |  | Format:  | U8  |  |  |
|              |  | This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads. |     |  |  |
|              |  |  |     |  |  |



| <b>OAPERF</b> | A26 - A | Aggregate | Perf | Counter A26 |
|---------------|---------|-----------|------|-------------|
|---------------|---------|-----------|------|-------------|

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 028D0h

This register reflects the count value of the OA Performance counter A26. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | <b>Description</b>   |  |  |  |
|--------------|------|--|--|--|--|
| 0            | 31:0 | onsiderations  |  |  |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |  |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |  |



#### **Aggregate Perf Counter A26 Upper DWord**

# **OAPERF\_A26\_UPPER - Aggregate Perf Counter A26 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028D4h

This register enables the current live value of performance counter A26 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| Wildt CVC    | mut event is reported the this register. |  |     |  |  |
|--------------|--|--|-----|--|--|
| <b>DWord</b> | Bit                                      | Description  |     |  |  |
| 0            | 31:8                                     | Reserved   |     |  |  |
|              |  | Format:  | PBC |  |  |
|              | 7:0                                      | Upper Value  |     |  |  |
|              |  | Format:  | U8  |  |  |
|              |  | This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads. |     |  |  |
|              |  |  |     |  |  |



| <b>OAPERF A27</b> | - Aggregate Pe | erf Counter A27 |
|-------------------|----------------|-----------------|
|-------------------|----------------|-----------------|

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 028D8h

This register reflects the count value of the OA Performance counter A27. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |  |  |
|--------------|------|--|--|--|
| 0            | 31:0 | onsiderations  |  |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |  |



#### **Aggregate Perf Counter A27 Upper DWord**

#### **OAPERF\_A27\_UPPER - Aggregate Perf Counter A27 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028DCh

This register enables the current live value of performance counter A27 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| Wildt CVC    | mut event is reported the this register. |  |     |  |  |
|--------------|--|--|-----|--|--|
| <b>DWord</b> | Bit                                      | Description  |     |  |  |
| 0            | 31:8                                     | Reserved   |     |  |  |
|              |  | Format:  | PBC |  |  |
|              | 7:0                                      | Upper Value  |     |  |  |
|              |  | Format:  | U8  |  |  |
|              |  | This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads. |     |  |  |
|              |  |  |     |  |  |



| <b>OAPERF</b> | A28 - | <b>Aggregate</b> | Perf | <b>Counter</b> | <b>A28</b> |
|---------------|-------|------------------|------|----------------|------------|
|---------------|-------|------------------|------|----------------|------------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028E0h

This register reflects the count value of the OA Performance counter A28. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |  |
|--------------|------|--|--|
| 0            | 31:0 | Considerations   |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |



#### **Aggregate Perf Counter A28 Upper DWord**

# **OAPERF\_A28\_UPPER - Aggregate Perf Counter A28 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028E4h

This register enables the current live value of performance counter A28 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| Wildt CVC    |      | ported via this register.   |                                    |  |
|--------------|------|---|------------------------------------|--|
| <b>DWord</b> | Bit  | Description   |                                    |  |
| 0            | 31:8 | Reserved  |                                    |  |
|              |      | Format:   | PBC                                |  |
|              | 7:0  | Upper Value   |                                    |  |
|              |      | Format:   | U8                                 |  |
|              |      | This 8-bit field returns bits 39:32 of the live performance count<br>there is no "latch and hold" mechanism for performance count<br>MMIO, so the value returned from this register may be differen | ers when they are accessed through |  |
|              |      |   |                                    |  |



| OAPERF A29 - Aggregate Perf | Counter A29 |
|-----------------------------|-------------|
|-----------------------------|-------------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028E8h

This register reflects the count value of the OA Performance counter A29. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |  |
|--------------|------|--|--|
| 0            | 31:0 | Considerations   |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |



# **Aggregate Perf Counter A29 Upper DWord**

# **OAPERF\_A29\_UPPER - Aggregate Perf Counter A29 Upper DWord**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028ECh

This register enables the current live value of performance counter A29 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| Wildt CVC    |      | ported via this register.   |                                    |  |
|--------------|------|---|------------------------------------|--|
| <b>DWord</b> | Bit  | Description   |                                    |  |
| 0            | 31:8 | Reserved  |                                    |  |
|              |      | Format:   | PBC                                |  |
|              | 7:0  | Upper Value   |                                    |  |
|              |      | Format:   | U8                                 |  |
|              |      | This 8-bit field returns bits 39:32 of the live performance count<br>there is no "latch and hold" mechanism for performance count<br>MMIO, so the value returned from this register may be differen | ers when they are accessed through |  |
|              |      |   |                                    |  |



| <b>OAPERF A3</b> | 30 - Aggregate | Perf Counter | <b>A30</b> |
|------------------|----------------|--------------|------------|
|------------------|----------------|--------------|------------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028F0h

This register reflects the count value of the OA Performance counter A30. DefaultValue="00000000h"

| <b>DWord</b> | Bit  | Description  |  |
|--------------|------|--|--|
| 0            | 31:0 | Considerations   |  |
|              |      | This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that |  |
|              |      | there is no "latch and hold" mechanism for performance counters when they are accessed through |  |
|              |      | MMIO, so the value returned from this register may be different on back-to-back reads.         |  |



#### **Aggregate Perf Counter A30 Upper DWord**

# OAPERF\_A30\_UPPER - Aggregate Perf Counter\_A30 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028F4h

This register enables the current live value of performance counter A30 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| Wildt CVC    |      | ported via this register.   |                                    |  |
|--------------|------|---|------------------------------------|--|
| <b>DWord</b> | Bit  | Description   |                                    |  |
| 0            | 31:8 | Reserved  |                                    |  |
|              |      | Format:   | PBC                                |  |
|              | 7:0  | Upper Value   |                                    |  |
|              |      | Format:   | U8                                 |  |
|              |      | This 8-bit field returns bits 39:32 of the live performance count<br>there is no "latch and hold" mechanism for performance count<br>MMIO, so the value returned from this register may be differen | ers when they are accessed through |  |
|              |      |   |                                    |  |



#### **Aggregate Perf Counter A31 Upper DWord**

#### OAPERF\_A31\_UPPER - Aggregate Perf Counter A31 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 028FCh

This register enables the current live value of performance counter A31 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

| DWord | Bit             | Description  |                                     |  |
|-------|-----------------|--|-------------------------------------|--|
| 0     | 31:8            | Reserved   |                                     |  |
|       |                 | Format:  | PBC                                 |  |
|       | 7:0 Upper Value |  |                                     |  |
|       |                 | Format:  | U8                                  |  |
|       |                 | This 8-bit field returns bits 39:32 of the live performance counthere is no "latch and hold" mechanism for performance countmed, so the value returned from this register may be different | ters when they are accessed through |  |



# **All Engine Fault Register**

|                    | FAULT_REG - All Engine Fault Register |   |  |  |  |
|--------------------|---------------------------------------|---|--|--|--|
| Register           | Space                                 | e: MMIO: 0/2/0  |  |  |  |
| Source:            |                                       | BSpec   |  |  |  |
| Size (in k         | oits):                                | 32  |  |  |  |
| Address:           |                                       | 04094h  |  |  |  |
| DWord              | Bit                                   | Description   |  |  |  |
| 0                  | 31:1                                  | All Engine Fault Reg  |  |  |  |
|                    |                                       | Default Value: 000000000000000000000000000000000000   |  |  |  |
|                    |                                       | Access: R/W   |  |  |  |
| Size (in bits): 32 |                                       | Bit[16:12]: Engine ID:  00000b - GFX.  00001b - MFX0.  00011b - VEBX.  00100b - BLT.  00110b - WIDI.  00111b - GAM.  01001b - VDBOX2 : For faulted VA, Read 0x5038 / 0x503C (Gen11 Only)  01010b - VDBOX3 : For faulted VA, Read 0x5038 / 0x503C(Gen11 Only)  01011b - VEBOX1 : For faulted VA, Read 0x5038 / 0x503C(Gen11 Only)  10011b - VEBOX1 : For faulted VA, Read 0x5038 / 0x503C(Gen11 Only)  10001b - VDBOX5 : Not supported in Gen11  10010b - VDBOX5 : Not supported in Gen11  10011b - VEBOX2 : Not supported in Gen11  11010b - VDBOX6 : Not supported in Gen11  11010b - VDBOX7 : Not supported in Gen11  11011b - VEBOX3 : Not supported in Gen11  11011b - VEBOX5 : Not supported in Gen11  11011b - VEBOX5 : Not supported in Gen11  11011b - VEBOX6 : Not supported in Gen11  11011b - VEBOX7 : Not supported in Gen11  11011b - VEBOX7 : Not supported in Gen11  11011b - VEBOX6 : Not supported in Gen11  11011b - VEBOX7 : Not supported in Gen11  11011b - VEBOX7 : Not supported in Gen11  11011b - VEBOX6 : |  |  |  |



# FAULT\_REG - All Engine Fault Register | 11b - Invalid PML4E Fault. | This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW. | All bits are only valid with bit[0]=1. | Valid Bit | Default Value: | 0b | Access: | R/W | This bit indicates that the first fault for this engine has been recorded. It can only be cleared by SW, which also clears the other fields.



# **ARAT C6 Disallow Threshold**

|                    | ARAT_C6DIS - ARAT C6 Disallow Threshold |  |     |  |
|--------------------|---|--|-----|--|
| Register Space: M  |   | MIO: 0/2/0   |     |  |
| Source: BS         |   | Spec   |     |  |
| Size (in bits): 32 |   |  |     |  |
| Address:           | 0.4                                     | 178h   |     |  |
| DWord Bit          |   | Description  |     |  |
| 0                  | 31:0                                    | C6 Disallow Threshold for ARAT                     |     |  |
|                    |   | Access:  | R/W |  |
|                    |   | Threshold, in 10ns increments to prevent short C6. |     |  |



# **ARAT Delta (LSB)**

|                |        | ARAT_TDELTA_LO  | W - ARAT Delta (LSB)                                     |       |  |
|----------------|--------|---|--|-------|--|
| Register Space |        | e: MMIO: 0/2/0  |  |       |  |
| Source:        |        | BSpec   |  |       |  |
| Size (in b     | oits): | 32  |  |       |  |
| Address:       |        | 0A174h  |  |       |  |
| DWord          | Bit    |   | Description  |       |  |
| 0              | 31:2   | Lower Bits of Delta Time for ARAT   |  |       |  |
|                |        | Access:   | R/W  |       |  |
|                | 1      | Bits [31:2] of Delta Time, in 10ns incren Bits 1:0 dropped. This means the grant delta time is 40ns.  ARAT Mode | ularity is 40ns increments. For example, [31:2]=b1 means | s the |  |
|                |        | Access:   | R/W  |       |  |
|                |        |   | 0b: One-Shot Mode (default).<br>1b: Periodic Mode.       |       |  |
|                | 0      | ARAT Enable   |  |       |  |
|                |        | Access:   | R/W  |       |  |
|                |        | 0b: ARAT Disabled (default).<br>1b: ARAT Enabled.   |  |       |  |



# ARB\_CTL

|             |             |   | A         | RB_CTL   |  |  |
|-------------|-------------|---|-----------|--|--|--|
| Register    | Space:      | : MMIO: 0/2/0   |           |  |  |  |
| Source:     |             | BSpec   |           |  |  |  |
| Access: R/W |             |   |           |  |  |  |
| Size (in b  | oits):      | 32  |           |  |  |  |
| Address:    |             | 45000h-45003h   |           |  |  |  |
| Name:       |             | Display Arbitration   | Control 1 |  |  |  |
| ShortNar    | me:         | ARB_CTL   |           |  |  |  |
| Power:      |             | PG0   |           |  |  |  |
| Reset:      |             | soft  |           |  |  |  |
| DWord       | Bit         |   |           | Description  |  |  |
| 0           | 31          | FBC Memory Wake   | C         |  |  |  |
|             |             | Value   | Compres   | sed write requests to wake memory.  Name   |  |  |
|             |             | 1b  | Wako On   | [Default]  |  |  |
|             |             | 0b  | Wake Off  |  |  |  |
| -           | 20          |   |           |  |  |  |
| =           | 30          | Reserved  |           |  |  |  |
| _           | 29<br>28:26 | Reserved UR Over Westermank   |           |  |  |  |
|             | 20.20       | HP Queue Watermark  The value in this register indicates the number of entries the high priority queue should have before it can be read. The value is zero based. Program the values as N-1, where 3'b011 indicates 4 entries. |           |  |  |  |
|             |             | Value   |           | Name   |  |  |
|             |             | 011b  | 4 entries | [Default]  |  |  |
|             |             | [0,7]   |           |  |  |  |
|             | 25:24       | <b>LP Write Request Limit</b> The value in this register will be accepted from a si   |           | the maximum number of back to back LP write requests that before re-arbitrating. |  |  |
|             |             | Value   |           | Name   |  |  |
|             |             | 00b   |           | 1  |  |  |
|             |             | 01b   |           | 2  |  |  |
|             |             | 10b   |           | 4 [Default]  |  |  |
|             |             | 11b   |           | 8  |  |  |
| 23:20       |             | <b>TLB Request Limit</b> The value in this register arbitration loop. Zero is n   |           | the maximum number of TLB requests that can be made in an programming.           |  |  |



|  | ARB_CTL  |                                       |   |  |                                  |  |  |
|--|--|---------------------------------------|---|--|----------------------------------|--|--|
|  | Value  |                                       |   | Name   |                                  |  |  |
|  | 0110b  |                                       | 6 [Default]   |  |                                  |  |  |
| [1,15]   |  |                                       |   |  |                                  |  |  |
| 19:16  | TLB Request InFlight Limit  The value in this register indicates the maximum number of TLB (or VTd) requests that can be in flight at any given time. Zero is not a valid programming. |                                       |   |  |                                  |  |  |
|  |  | Value                                 |   | Name   |                                  |  |  |
|  | 0110b  |                                       |   | 6 <b>[Def</b> a                                    | ault]                            |  |  |
|  | [1,15]   |                                       |   |  |                                  |  |  |
| 15   |  | ermark Disable<br>nis bit disables th | ne FBC wate   | ermarks  | 5.                               |  |  |
|  |  | Value                                 |   |  | Name                             |  |  |
|  | 0b   |                                       |   |  | Enable                           |  |  |
|  | 1b   |                                       |   |  | Disable                          |  |  |
| 14:13  |  | dress Swizzling<br>enfiguration regis | sters show  | if mem   | ory address swizzling is needed. |  |  |
|  | Value  | Name                                  | Description   |  |                                  |  |  |
|  | 00b  | No Display                            | No display request address swizzling                    |  |                                  |  |  |
|  | 01b  | Reserved                              | Address bit[6] swizzling for tiled surfaces is not used |  |                                  |  |  |
|  | 10b  | Reserved                              |   |  |                                  |  |  |
|  | 11b  | Reserved                              |   |  |                                  |  |  |
| 12:8   | HP Page Break Limit  The value in this register represents the maximum number of page breaks allowed in a HP request chain. Zero is not a valid programming.                           |                                       |   |  |                                  |  |  |
|  | Value  |                                       |   | Name   |                                  |  |  |
|  | 10000b   |                                       |   | 16 [Default]                                       |                                  |  |  |
|  | [1,31]   |                                       |   |  |                                  |  |  |
| 7  | Reserved   |                                       |   |  |                                  |  |  |
| 6:0  | <b>HP Data Request Limit</b> The value in this register represents t chain.  |                                       | the ma  | ximum number of cachelines allowed in a HP request |                                  |  |  |
| Value         Name           1010110b         86 [Default]           [1,127] |  |                                       | Name  |  |                                  |  |  |
|  |  |                                       | 86 [Default]  |  |                                  |  |  |
|  |  |                                       |   |  |                                  |  |  |
|  |  |                                       |   | R  | Restriction                      |  |  |
|  | This value must always be programmed greater than 8.   |                                       |   | eater than 8.                                      |                                  |  |  |



# ARB\_CTL2

|             |        |   | ARB_CTL2                |  |  |  |  |
|-------------|--------|---|-------------------------|--|--|--|--|
| Register    | Space  | : MMIO: 0/2/0   |                         |  |  |  |  |
| Source:     |        | BSpec   |                         |  |  |  |  |
| Access: R/W |        |   |                         |  |  |  |  |
| Size (in l  | oits): | 32  |                         |  |  |  |  |
| Address     | :      | 45004h-45007h   |                         |  |  |  |  |
| Name:       |        | Display Arbitration Con   | trol 2                  |  |  |  |  |
| ShortNa     | me:    | ARB_CTL2  |                         |  |  |  |  |
| Power:      |        | PG0   |                         |  |  |  |  |
| Reset:      |        | soft  |                         |  |  |  |  |
| DWord       | Bit    |   | Description             |  |  |  |  |
| 0           | 31     | Reserved  |                         |  |  |  |  |
|             | 30     | Reserved  |                         |  |  |  |  |
|             |        | Format:   |                         | MBZ                                    |  |  |  |
|             | 29:28  | LP WD Write Request Limit  The value in this register indicates the maximum number of back to back LP write requests that will be accepted from WD before re-arbitrating. |                         |  |  |  |  |
|             |        | Value   |                         | Name                                   |  |  |  |
|             |        | 00b   | 1                       |  |  |  |  |
|             |        | 01b   | 2                       |  |  |  |  |
|             |        | 10b   | 4 [Default]             |  |  |  |  |
|             |        | 11b   | 8                       |  |  |  |  |
|             | 27:25  | Reserved  |                         |  |  |  |  |
|             |        | Format:   |                         | MBZ                                    |  |  |  |
|             | 24:20  | Reserved  |                         |  |  |  |  |
|             |        | Format:   |                         | MBZ                                    |  |  |  |
|             | 19:18  | Par5 Request Limit This field sets the maximum client.  | number of par5 requests | before arbitration switches to another |  |  |  |
|             |        | Value   |                         | Name                                   |  |  |  |
|             |        | 00b   | 1                       |  |  |  |  |
|             |        | 01b   | 2                       |  |  |  |  |
|             |        | 10b   | 4 [Default]             |  |  |  |  |
|             |        | 11b   | 16                      |  |  |  |  |
|             | 17:16  | FBC Request Limit   |                         |  |  |  |  |



|      |  | ARB_C                      | TL2  |  |  |  |
|------|--|----------------------------|--|--|--|--|
|      | This field sets the maximum number of FBC requests before arbitration switches to another client.  |                            |  |  |  |  |
|      | Value  |                            | Name   |  |  |  |
|      | 00b  | 1                          |  |  |  |  |
|      | 01b  | 2 [Defa                    | ault]  |  |  |  |
|      | 10b  | 4                          |  |  |  |  |
|      | 11b  | 8                          |  |  |  |  |
| 15   | Reserved   |                            |  |  |  |  |
|      | Format:  |                            | MBZ  |  |  |  |
| 14   | Reserved   |                            |  |  |  |  |
|      | Format:  |                            | MBZ  |  |  |  |
| 13   | Reserved   |                            |  |  |  |  |
| 12   | Arbiter Trickle Feed Allow On HP Request If enabled, Arbiter will allow trickle feed request from all clients if any of the client sends a higher priority request |                            |  |  |  |  |
|      | Value  |                            | Name   |  |  |  |
|      | 0b Disable [Default]   |                            |  |  |  |  |
|      | 1b Enable  |                            |  |  |  |  |
| 11   | Reserved   |                            |  |  |  |  |
| 10:9 | The value in this register represents the maximum number of LP read request transactions that  |                            |  |  |  |  |
|      |  |                            | iximum number of LP read request transactions that       |  |  |  |
|      | can be inflight at any gi  |                            | nximum number of LP read request transactions that  Name |  |  |  |
|      | can be inflight at any gi  |                            |  |  |  |  |
|      | can be inflight at any gi  | ven time.                  |  |  |  |  |
|      | can be inflight at any given value 00b   | ven time.<br>1 LP          |  |  |  |  |
|      | value 00b 01b  | 1 LP<br>2 LP               | Name   |  |  |  |
| 8    | value 00b 01b  | 1 LP<br>2 LP<br>3 LP       | Name   |  |  |  |
| 8    | value 00b 01b 10b 11b  | 1 LP<br>2 LP<br>3 LP       | Name   |  |  |  |
| 8    | Value  00b  01b  10b  11b  Reserved  | 1 LP<br>2 LP<br>3 LP       | Name   |  |  |  |
|      | Value  00b  01b  10b  11b  Reserved  Format:   | 1 LP<br>2 LP<br>3 LP       | Name   |  |  |  |
|      | value  00b  01b  10b  11b  Reserved  Format:   | 1 LP<br>2 LP<br>3 LP       | Name  IIII  MBZ  |  |  |  |
| 7    | value  00b  01b  10b  11b  Reserved  Format:  Reserved  Format:  | 1 LP<br>2 LP<br>3 LP       | Name  IIII  MBZ  |  |  |  |
| 7    | Value  O0b  O1b  10b  11b  Reserved  Format:  Reserved  Format:  Reserved  Inflight HP Read Requirements   | 1 LP 2 LP 3 LP 4 LP [Defau | Name  Ilt]  MBZ  MBZ                                     |  |  |  |



|     | ARB_CTL2   |          |         |  |  |  |  |
|-----|--|----------|---------|--|--|--|--|
|     | 00b  | 128 HP   |         |  |  |  |  |
|     | 01b  | 64 HP    |         |  |  |  |  |
|     | 10b  | 32 HP    | 32 HP   |  |  |  |  |
|     | 11b  | 16 HP    |         |  |  |  |  |
| 3   | <b>Enable IPC</b> Enables the Isochronous Priority Control. If enabled, Display sends demoted requests once the transition watermark is reached. If transition watermark is not enabled, Display sends demoted requests when the display buffer is full. |          |         |  |  |  |  |
|     | Value  |          | Name    |  |  |  |  |
|     | 0b   | Disable  | Disable |  |  |  |  |
|     | 1b   | Enable   | Enable  |  |  |  |  |
| 2   | Reserved   |          |         |  |  |  |  |
|     | Format:  | MBZ      |         |  |  |  |  |
| 1:0 | RTID FIFO Watermark The value in this register represents the start only when the FIFO level is above o  |          | mark.   |  |  |  |  |
|     | Value  | Name     |         |  |  |  |  |
|     | 00b  | 8 RTIDs  |         |  |  |  |  |
|     | 01b  | 16 RTIDs |         |  |  |  |  |
|     | 10b  | 32 RTIDs |         |  |  |  |  |
|     | 11b  | Reserved |         |  |  |  |  |



#### **AUD CONFIG 2**

| A 1 1 |    | CO | NI EI |   |   |
|-------|----|----|-------|---|---|
| AU    | עו | CO | NFI   | G | _ |

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 65004h-65007h

Name: Audio Configuration Register 2 Transcoder A

ShortName: AUD\_TCA\_CONFIG\_2

Power: off/on Reset: soft

Address: 65104h-65107h

Name: Audio Configuration Register 2 Transcoder B

ShortName: AUD\_TCB\_CONFIG\_2

Power: off/on Reset: soft

Address: 65204h-65207h

Name: Audio Configuration Register 2 Transcoder C

ShortName: AUD\_TCC\_CONFIG\_2

Power: off/on Reset: soft

This is a new register to add 297 and 584MHz frequencies support for HDMI TMDS clocks. These are programmed along with the other lower bits of the N and CTS values in the Audio Config register. There is one instance of this register per transcoder A/B/C. Each Transcoder is independent of the other.

| <b>DWord</b> | Bit   | Description   |                        |  |
|--------------|-------|---|------------------------|--|
| 0            | 31:16 | Reserved  |                        |  |
|              |       | Format:   | MBZ                    |  |
|              | 15:12 | Reserved  |                        |  |
|              | 11:8  | Upper bits for N value  These are bits are concatenated as the upper 4 bits to the N value in the AUD_CONFIG register.  Please note that the transcoder to which audio is attached must be disabled when changing this field. See bit 29 description for default values |                        |  |
|              | 7:4   | Reserved  |                        |  |
|              | 3:0   | <b>Upper bits for MCTS value</b> These are the upper 4bits concatenated to CTS or M gene  | eration for CTM modes. |  |



# **AUD\_CONFIG**

| AUD_CONFIG      |                                  |  |  |  |
|-----------------|----------------------------------|--|--|--|
| Register Space: | MMIO: 0/2/0                      |  |  |  |
| Source:         | BSpec                            |  |  |  |
| Access:         | R/W                              |  |  |  |
| Size (in bits): | 32                               |  |  |  |
| Address:        | 65000h-65003h                    |  |  |  |
| Name:           | Audio Configuration Transcoder A |  |  |  |
| ShortName:      | AUD_TCA_CONFIG                   |  |  |  |
| Power:          | off/on                           |  |  |  |
| Reset:          | soft                             |  |  |  |
| Address:        | 65100h-65103h                    |  |  |  |
| Name:           | Audio Configuration Transcoder B |  |  |  |
| ShortName:      | AUD_TCB_CONFIG                   |  |  |  |
| Power:          | off/on                           |  |  |  |
| Reset:          | soft                             |  |  |  |
| Address:        | 65200h-65203h                    |  |  |  |
| Name:           | Audio Configuration Transcoder C |  |  |  |
| ShortName:      | AUD_TCC_CONFIG                   |  |  |  |
| Power:          | off/on                           |  |  |  |
| Reset:          | soft                             |  |  |  |

This register configures the audio output. There is one instance of this register per transcoder A/B/C. Each Transcoder is independent of the other.

| DWord | Bit   | Description   |   |   |  |
|-------|-------|---|---|---|--|
| 0     | 31:30 | Reserved  |   |   |  |
|       | 29    | N value Index   |   |   |  |
|       |       | Value Name Description  |   |   |  |
|       |       |   | N value read on bits 27:20 and 15:4 reflects HDMI N value. Bits 27:20 and 15:4 are programmable to any N value. Default h7FA6 when bit 28 is not set. |   |  |
|       |       | 1b  | DisplayPort   | N value read on bits 27:20 and 15:4 reflects DisplayPort N value. Set this bit to 1 before programming N value register. When this bit is set to 1, 27:20 and 15:4 will reflect the current N value. Default is h8000 when bit 28 is not set. |  |
|       | 28    | This bit enables programming of N values for non-CEA modes. Please note that the transcoder to which audio is attached must be disabled when changing this field. |   |   |  |
|       | 27:20 |   |   |   |  |



#### **AUD CONFIG** 00000111b Default Value: These are bits [19:12] of programmable N values for non-CEA modes. Bit 29 of this register must also be written in order to enable programming. Please note that the transcoder to which audio is attached must be disabled when changing this field. See bit 29 description for default values. 19:16 Pixel Clock HDMI This is the target frequency of the CEA/HDMI video mode to which the audio stream is added. This value is used for generating N\_CTS packets. This refers to only HDMI Pixel clock and does not refer to DisplayPort Link clock. DisplayPort Link clock does not require this programming. Note: The transcoder on which audio is attached must be disabled when changing this field. Value Name **Description** 0b[Default] d0000 25.2 / 1.001 MHz 25.2 / 1.001 MHz 0001b 25.2 MHz 25.2 MHz (Program this value for pixel clocks not listed in this field) 0010b 27 MHz 27 MHz 0011b 27 \* 1.001 MHz 27 \* 1.001 MHz 0100b 54 MHz 54 MHz 0101b 54 \* 1.001 MHz 54 \* 1.001 MHz 74.25 / 1.001 MHz | 74.25 / 1.001 MHz 0110b 0111b 74.25 MHz 74.25 MHz 1000b | 148.5 / 1.001 MHz | 148.5 / 1.001 MHz 1001b 148.5 MHz 148.5 MHz Others Reserved Reserved 15:4 Lower N value

Default Value: 111110100110b

These are bits [11:0] of programmable N values for non-CEA modes. Bit 29 of this register must also be written in order to enable programming. Please note that the transcoder to which audio is attached must be disabled when changing this field. See bit 29 description for default values

3 Reserved

2:0 Reserved



#### **AUD\_CONFIG\_BE**

| Register Space: MMIO: 0/2/0 Source: BSpec Access: R/W Size (in bits): 32 Address: 65EF0h-65EF3h Name: Audio Config Register for Dacbeunit ShortName: AUD_CONFIG_BE Power: off/on Reset: soft    Dword  |               | AUD_CONFIG_BE |         |                              |   |                                    |  |  |
|--|---------------|---------------|---------|------------------------------|---|------------------------------------|--|--|
| Access: R/W Size (in bits): 32  Address: 65EF0h-65EF3h Name: Audio Config Register for Dacbeunit ShortName: AUD_CONFIG_BE Power: off/on Reset: soft  DWord Bit Description  0 31:25  Spare Bits Access: R/W  24 Delay sample count latch Pipe A Access: R/W  Pipe A Hblank SM arc delay for samplecount.  Value Name Description  0b Delay by 16 clocks Uhen set to 0, sample count latch is delayed by 32 clocks after Hblank starts.  23 Delay sample count latch Pipe B Access: R/W  24 Pipe B Hblank SM arc delay for samplecount.  Value Name Description  0b Delay by 32 clocks When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.  23 Delay sample count latch Pipe B Access: R/W  Pipe B Hblank SM arc delay for samplecount.  Value Name Description  0b Delay by 16 clocks When set to 0, sample count latch is delayed by 32 clocks after Hblank starts.  1b Delay by 32 clocks When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.  22 Delay sample count latch Pipe C Access: R/W Pipe C Hblank SM arc delay for samplecount.  Value Name Description  0b Delay by 16 clocks When set to 0, sample count latch is delayed by 32 clocks after Hblank starts.  | Register      | Space:        | N       | MMIO: 0/2/0                  |   |                                    |  |  |
| Size (in bits): 32  Address: 65EF0h-65EF3h Name: Audio Config Register for Dacbeunit ShortName: AUD_CONFIG_BE off/on Reset: soft  Dword Bit Description  31:25 Spare Bits Access: R/W  Pipe A Hblank SM arc delay for samplecount.  Walue Name Description  Delay by 32 clocks When set to 1, sample count latch is delayed by 16 clocks after Hblank starts.  23 Delay sample count latch Pipe B Access: R/W  24 Pelay sample count latch Pipe B Access: R/W  25 Pipe B Hblank SM arc delay for samplecount.  When set to 0, sample count latch is delayed by 32 clocks after Hblank starts.  26 Delay by 16 clocks Uhen set to 1, sample count latch is delayed by 32 clocks after Hblank starts.  27 Delay sample count latch Pipe B Access: R/W  Pipe B Hblank SM arc delay for samplecount.  Walue Name Description  Description  Debay by 16 clocks after Hblank starts.  Delay by 32 clocks When set to 0, sample count latch is delayed by 32 clocks after Hblank starts.  Delay by 32 clocks When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.  Delay by 32 clocks When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.  Delay sample count latch Pipe C Access: R/W  Pipe C Hblank SM arc delay for samplecount.  Value Name Description  Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks after Hblank starts. | Source: BSpec |               |         |                              |   |                                    |  |  |
| Address: 65EF0h-65EF3h Name: Audio Config Register for Dacbeunit ShortName: AUD_CONFIG_BE Off/on Reset: soft    Dword   Bit  | Access: R/W   |               |         | /W                           |   |                                    |  |  |
| Name: Audio Config Register for Dacbeunit ShortName: AUD_CONFIG_BE Off/on Reset: soft    DWord   Bit   | Size (in b    | its):         | 3       | 2                            |   |                                    |  |  |
| ShortName: AUD_CONFIG_BE Power: off/on Reset: soft    Dword   Bit  | Address:      |               | 6       | 5EF0h-65EF3h                 |   |                                    |  |  |
| Power: soft soft    Dword   Bit   Description  | Name:         |               | Д       | audio Config Register for D  | Dacbeunit                                   |                                    |  |  |
| Reset: soft    Dword   Bit   Description   | ShortNar      | ne:           | Д       | UD_CONFIG_BE                 |   |                                    |  |  |
| DWord Bit Description  31:25 Spare Bits Access: R/W  24 Delay sample count latch Pipe A Access: R/W  Pipe A Hblank SM arc delay for samplecount.  Value Name Description  0b Delay by 16 clocks [Default] after Hblank starts.  1b Delay by 32 clocks When set to 0, sample count latch is delayed by 32 clocks after Hblank starts.  23 Delay sample count latch Pipe B Access: R/W  Pipe B Hblank SM arc delay for samplecount.  Value Name Description  0b Delay by 16 clocks (Default) after Hblank starts.  24 Delay by 32 clocks When set to 0, sample count latch is delayed by 32 clocks after Hblank starts.  25 Delay sample count latch Pipe B Access: R/W  Pipe B Hblank SM arc delay for samplecount.  Value Name Description  0b Delay by 32 clocks When set to 0, sample count latch is delayed by 32 clocks after Hblank starts.  26 Delay sample count latch Pipe C Access: R/W  Pipe C Hblank SM arc delay for samplecount.  Value Name Description  0b Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.  Description  Ob Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.   | Power:        |               | 0       | ff/on                        |   |                                    |  |  |
| 31:25 Spare Bits Access: R/W  24 Delay sample count latch Pipe A Access: R/W  Pipe A Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 16 clocks after Hblank starts.  1b Delay by 32 clocks When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.  23 Delay sample count latch Pipe B Access: R/W  Pipe B Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 16 clocks after Hblank starts.  1b Delay by 32 clocks When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.  25 Delay sample count latch Pipe B Access: R/W  Pipe B Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 32 clocks When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.  26 Delay sample count latch Pipe C Access: R/W  Pipe C Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks When set to 0, sample count latch is delayed by 16 clocks Value Name Description  Ob Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks Value Name Description  Ob Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks  | Reset:        |               | S       | oft                          |   |                                    |  |  |
| Access: R/W  24 Delay sample count latch Pipe A  Access: R/W  Pipe A Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 16 clocks (Default) after Hblank starts.  1b Delay by 32 clocks When set to 0, sample count latch is delayed by 32 clocks after Hblank starts.  23 Delay sample count latch Pipe B  Access: R/W  Pipe B Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 16 clocks (IDefault) after Hblank starts.  24 Delay sample count latch Pipe B  Access: R/W  Pipe B Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 32 clocks When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.  25 Delay sample count latch Pipe C  Access: R/W  Pipe C Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.  Description  Walue Name Description  Ob Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks was after Hblank starts.  Description  Walue Name Description  Ob Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks was after Hblank set to 0, sample count latch is delayed by 16 clocks was after Hblank set to 0, sample count latch is delayed by 16 clocks  | DWord         | Bit           |         |                              | Description                                 |                                    |  |  |
| 24 Delay sample count latch Pipe A  Access: Pipe A Hblank SM arc delay for samplecount.  Value  Name  Description  Ob Delay by 16 clocks [Default]  Delay by 32 clocks  When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.  23 Delay sample count latch Pipe B  Access: Pipe B Hblank SM arc delay for samplecount.  Value  Name  Description  Ob Delay by 16 clocks [Default]  Delay by 32 clocks  When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.  Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.  Delay by 32 clocks  When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.  Delay by 32 clocks  When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.  Delay sample count latch Pipe C  Access: R/W  Pipe C Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks  When set to 0, sample count latch is delayed by 16 clocks   | 0             | 31:25         | Spare F | Bits                         |   |                                    |  |  |
| Access: R/W  Pipe A Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 16 clocks after Hblank starts.  1b Delay by 32 clocks When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.  23 Delay sample count latch Pipe B  Access: R/W  Pipe B Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 16 clocks (Default) after Hblank starts.  1b Delay by 32 clocks When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.  26 Delay sample count latch Pipe C  Access: R/W  Pipe C Hblank SM arc delay for samplecount.  Value Name Description  Description  Description (R/W)  Pipe C Hblank SM arc delay for samplecount.  Value Name Description  Description  Description  Ob Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.  |               |               | Access  | :                            |   | R/W                                |  |  |
| Pipe A Hblank SM arc delay for samplecount.  Value  Name  Description  Ob Delay by 16 clocks [Default]  1b Delay by 32 clocks  When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.  1b Delay by 32 clocks  When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.  23 Delay sample count latch Pipe B  Access:  Pipe B Hblank SM arc delay for samplecount.  Value  Name  Description  Ob Delay by 16 clocks [Default]  1b Delay by 32 clocks  When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.  1b Delay by 32 clocks  When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.  22 Delay sample count latch Pipe C  Access:  R/W  Pipe C Hblank SM arc delay for samplecount.  Value  Name  Description  Ob Delay by 16 clocks  When set to 0, sample count latch is delayed by 16 clocks  R/W  Pipe C Hblank SM arc delay for samplecount.  Value  Name  Description  Ob Delay by 16 clocks  When set to 0, sample count latch is delayed by 16 clocks   |               | 24            | Delay s | sample count latch Pipe      | A   |                                    |  |  |
| Value   Name   Description   |               |               | Access  |                              |   |                                    |  |  |
| Delay by 16 clocks   When set to 0, sample count latch is delayed by 16 clocks after Hblank starts.    Delay by 32 clocks   When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.    Delay sample count latch Pipe B   Access:   R/W  |               |               | Pipe A  | Hblank SM arc delay for s    | amplecount.                                 |                                    |  |  |
| Delay by 32 clocks   When set to 1, sample count latch is delayed by 32 clocks after Hblank starts.    Delay sample count latch Pipe B   Access: R/W   |               |               | Value   | Name                         |   | Description                        |  |  |
| Access: R/W  |               |               | 0b      |                              | •   |                                    |  |  |
| Access:    R/W   |               |               | 1b      | Delay by 32 clocks           | I   | ount latch is delayed by 32 clocks |  |  |
| Access:    R/W   |               | 23            | Delay s | sample count latch Pipe      | В   |                                    |  |  |
| Value   Name   Description   |               |               |         |                              |   |                                    |  |  |
| Ob Delay by 16 clocks [Default]  |               |               | Pipe B  | Hblank SM arc delay for s    | amplecount.                                 |                                    |  |  |
| Default   after Hblank starts.   |               |               | Value   | Name                         |   | Description                        |  |  |
| 22 Delay sample count latch Pipe C  Access: R/W  Pipe C Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks  |               |               | 0b      |                              |   | ount latch is delayed by 16 clocks |  |  |
| Access: R/W  Pipe C Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks  |               |               | 1b      | Delay by 32 clocks           |   | ount latch is delayed by 32 clocks |  |  |
| Access: R/W  Pipe C Hblank SM arc delay for samplecount.  Value Name Description  Ob Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks  |               | 22            |         |                              |   |                                    |  |  |
| ValueNameDescription0bDelay by 16 clocksWhen set to 0, sample count latch is delayed by 16 clocks  |               |               |         |                              | R/W   |                                    |  |  |
| 0b Delay by 16 clocks When set to 0, sample count latch is delayed by 16 clocks  |               |               | Pipe C  | Hblank SM arc delay for s    | amplecount.                                 |                                    |  |  |
|  |               |               | Value   | Name                         |   | Description                        |  |  |
| [ <b>Default</b> ]   after Hblank starts.  |               |               | 0b      | Delay by 16 clocks [Default] | When set to 0, sample cafter Hblank starts. | ount latch is delayed by 16 clocks |  |  |
| 1b Delay by 32 clocks When set to 1, sample count latch is delayed by 32 clocks  |               |               | 1b      |                              |   | ount latch is delayed by 32 clocks |  |  |



| AUD_CONFIG_BE |  |   |   |            |   |  |  |
|---------------|--|---|---|------------|---|--|--|
|               | after Hblank starts.   |   |   |            |   |  |  |
| 21:18         | Reserved   |   |   |            |   |  |  |
| 17:15         | HBlank   | start count for Pip                                     | pe C  |            |   |  |  |
|               | Access:  |   |   |            | R/W   |  |  |
|               | The nur  | nber of tcclk cycles                                    | that Hblank early is o  | generated  |   |  |  |
|               | Value  | N   | ame   |            | Description                                       |  |  |
|               | 000b   | Delay of 8 tccclks                                      |   | Hblank is  | s generated 8 tcclks early.                       |  |  |
|               | 001b   | Delay of 16 tccclk                                      | (S  | Hblank is  | s generated 16 tcclks early.                      |  |  |
|               | 010b   | Delay of 32 tccclk                                      | cs [Default]  | Hblank is  | s generated 32 tcclks early.                      |  |  |
|               | 011b   | Delay of 64 tccclk                                      | <b>S</b>  | Hblank is  | s generated 64 tcclks early.                      |  |  |
|               | 100b   | Delay of 96 tccclk                                      | <b>S</b>  | Hblank is  | s generated 96 tcclks early.                      |  |  |
|               | 101b   | Delay of 128 tccc                                       | lks   | Hblank is  | s generated 128 tcclks early.                     |  |  |
| 14            | DP Mix   | er Mainstream prid                                      | ority enable for Pipe   | C          |   |  |  |
|               | Access:  |   |   |            | R/W   |  |  |
|               |  | •   | e sending of mainstre<br>send except in lines   |            | No Timestamps/DIPs can be sent when e vblank      |  |  |
| 13:12         | ·  |   |   |            |   |  |  |
|               | Access: R/W  |   |   |            |   |  |  |
|               | When prorgammed to non zero value, this field determines how many samples are sent perhits is to avoid the audio overflow for high resolutions with small hblanks regions. |   |   |            |   |  |  |
|               | Value  | Name  |   | D          | Pescription                                       |  |  |
|               | 00b  | All Samples<br>available in buffer<br>[ <b>Default]</b> | When set to this val<br>unloaded on the line  |            | collected samples in the buffer are blank region. |  |  |
|               | 01b  | 1 sample per line                                       | When set to this value, maximum of one sample(each sample has 2 channels data for layout0 and 8 channels data in layout 1 mode) in the buffer is unloaded on the line in the hblank region.   |            |   |  |  |
|               | 10b  | 2 sample per line                                       | When set to this value, maximum of two samples(each sample has 2 channels data for layout0 and 8 channels data in layout 1 mode) in the buffer are unloaded on the line in the hblank region. |            |   |  |  |
| 11:9          | HBlank   | start count for Pip                                     | ре В  |            |   |  |  |
|               | Access:  | •   |   |            |   |  |  |
|               | The nur  | mber of tcclk cycles                                    | that Hblank early is g  | generated. |   |  |  |
|               | Value  | N   | lame  |            | Description                                       |  |  |
|               | 000b   | Delay of 8 tcbclks                                      | 5   | Hblank i   | s generated 8 tcclks early.                       |  |  |
|               | 001b   | Delay of 16 tcbcll                                      | <b>KS</b>   | Hblank i   | s generated 16 tcclks early.                      |  |  |
|               | 010b   | Delay of 32 tcbcll                                      | cs [Default]  | Hblank i   | s generated 32 tcclks early.                      |  |  |
|               | 011b   | Delay of 64 tcbcll                                      | <s< td=""><td>Hblank i</td><td>s generated 64 tcclks early.</td></s<>   | Hblank i   | s generated 64 tcclks early.                      |  |  |



|     |   |   | AUD_CONFIG   | S_BE   |   |  |  |
|-----|---|---|--|--|---|--|--|
|     | 100b  | Delay of 96 tcbcll                        | ks   | Hblank is generated 96 tcclks early.   |   |  |  |
|     | 101b  | Delay of 128 tcbo                         | ilks   | Hblank i   | s generated 128 tcclks early.                                       |  |  |
| 8   | DP Mix  | ker Mainstream pri                        | ority enable for Pipe  | B  |   |  |  |
|     | Access  |   |  |  | R/W   |  |  |
|     |   | -   | e sending of mainstre<br>send except in lines  |  | No Timestamps/DIPs can be sent when evblank                         |  |  |
| 7:6 | Numbe   | er of samples per li                      | ne for Pipe B  |  |   |  |  |
|     | Access  |   | •  |  | R/W   |  |  |
|     |   |   |  |  | es how many samples are sent per line.<br>th small hblanks regions. |  |  |
|     | Value   | Name                                      |  | D  | <b>Description</b>  |  |  |
|     | 00b   | All Samples available in buffer [Default] | When set to this val<br>unloaded on the lin  |  | collected samples in the buffer are blank region.                   |  |  |
|     | 01b   | 1 sample per line                         | channels data for la   | When set to this value, maximum of one sample(each sample has channels data for layout0 and 8 channels data in layout 1 mode) the buffer is unloaded on the line in the hblank region. |   |  |  |
|     | 10b   | 2 sample per line                         | When set to this value, maximum of two samples(each sample ha channels data for layout0 and 8 channels data in layout 1 mode) if the buffer are unloaded on the line in the hblank region. |  |   |  |  |
| 5:3 | HBlank_start count for Pipe A   |   |  |  |   |  |  |
|     | Access  | 5:  |  |  | R/W   |  |  |
|     | The nu  | ımber of tcclk cycles                     | that Hblank early is o   | generated  |   |  |  |
|     | Value   | e N                                       | lame   |  | Description   |  |  |
|     | 000b  | Delay of 8 tcaclks                        | Hblank is generated 8 t  |  | s generated 8 tcclks early.   |  |  |
|     | 001b  | Delay of 16 tcacll                        | s Hblank is generated 16 tcclks ea   |  | s generated 16 tcclks early.  |  |  |
|     | 010b  | Delay of 32 tcacll                        | ts [Default] Hblank is generated 32 tcclks early   |  | s generated 32 tcclks early.  |  |  |
|     | 011b  | Delay of 64 tcacll                        | <b>(</b> S   | Hblank is generated 64 tcclks early.   |   |  |  |
|     | 100b  | Delay of 96 tcacll                        | <s .<="" td=""><td colspan="2">Hblank is generated 96 tcclks early.</td></s>   | Hblank is generated 96 tcclks early.   |   |  |  |
|     | 101b  | Delay of 128 tcac                         | lks  | Hblank is generated 128 tcclks early.  |   |  |  |
| 2   | DP Mixer Mainstream priority enable for Pipe A  |   |  |  |   |  |  |
|     | Access: R/W   |   |  |  |   |  |  |
|     | When set, this will prioritize sending of mainstream data. No Timestamps/DIPs can be sent when there is mainstream data to send except in lines 2-7 of the vblank |   |  |  |   |  |  |
| 1:0 | Numbe   | er of samples per li                      | ne for Pipe A  |  |   |  |  |
|     | Access  | 5:  |  |  | R/W   |  |  |
|     |   | . =                                       |  |  | es how many samples are sent per line.<br>th small hblanks regions. |  |  |



| AUD_CONFIG_BE |   |   |  |  |  |
|---------------|---|---|--|--|--|
| Value         | Name                                      | Description   |  |  |  |
| 00b           | All Samples available in buffer [Default] | When set to this value, all the collected samples in the buffer are unloaded on the line in the hblank region.  |  |  |  |
| 01b           | 1 sample per line                         | When set to this value, maximum of one sample(each sample has 2 channels data for layout0 and 8 channels data in layout 1 mode) in the buffer is unloaded on the line in the hblank region.   |  |  |  |
| 10b           | 2 sample per line                         | When set to this value, maximum of two samples(each sample has 2 channels data for layout0 and 8 channels data in layout 1 mode) in the buffer are unloaded on the line in the hblank region. |  |  |  |



## AUD\_DIP\_ELD\_CTRL\_ST

|                    | AUD_DIP_ELD_CTRL_ST |                        |   |  |  |  |  |
|--------------------|---------------------|------------------------|---|--|--|--|--|
| Register           | Space:              | MMIO: 0/2              | 2/0   |  |  |  |  |
| Source:            |                     |                        |   |  |  |  |  |
| Access: R/W        |                     |                        |   |  |  |  |  |
| Size (in bits): 32 |                     |                        |   |  |  |  |  |
| Address:           |                     | 650B4h-65              | 50B7h   |  |  |  |  |
| Name:              |                     | Audio Con              | trol State for DIP and ELD Transcoder A   |  |  |  |  |
| ShortNa            | me:                 | AUD_TCA_               | DIP_ELD_CTRL_ST   |  |  |  |  |
| Power:             |                     | off/on                 |   |  |  |  |  |
| Reset:             |                     | soft                   |   |  |  |  |  |
| Address:           |                     | 651B4h-65              | 51B7h   |  |  |  |  |
| Name:              |                     | Audio Con              | trol State for DIP and ELD Transcoder B   |  |  |  |  |
| ShortNa            | me:                 | AUD_TCB_               | DIP_ELD_CTRL_ST   |  |  |  |  |
| Power:             |                     | off/on                 |   |  |  |  |  |
| Reset:             |                     | soft                   |   |  |  |  |  |
| Address:           |                     | 652B4h-65              | 52B7h   |  |  |  |  |
| Name:              |                     | Audio Con              | trol State for DIP and ELD Transcoder C   |  |  |  |  |
| ShortNa            | me:                 | AUD_TCC_               | AUD_TCC_DIP_ELD_CTRL_ST   |  |  |  |  |
| Power:             |                     | off/on                 | off/on  |  |  |  |  |
| Reset:             |                     | soft                   |   |  |  |  |  |
| There is           | one in              | stance of this reg     | ister per transcoder A/B/C.   |  |  |  |  |
| <b>DWord</b>       | Bit                 |                        | Description   |  |  |  |  |
| 0                  | 31:29               | <b>DIP Port Select</b> |   | 1                                      |  |  |  |
|                    |                     | Access:                |   | RO                                     |  |  |  |
|                    |                     | •                      | it reflects which port is used to transmit the DI   | , ,                                    |  |  |  |
|                    |                     |                        | bled. If one or more audio-related DIP packets<br>these bits will reflect the digital port to which a |  |  |  |  |
|                    |                     | is the device sele     |   | addio is directed. For Dr. 18151, this |  |  |  |
|                    |                     |                        | Name  | Description                            |  |  |  |
|                    | 0001                |                        | Reserved [Default]  | Reserved                               |  |  |  |
|                    | 0018                |                        | Digital Port B  | Digital Port B                         |  |  |  |
|                    |                     | 010b                   | Digital Port C  | Digital Port C                         |  |  |  |
|                    |                     | 011b                   | Digital Port D  | Digital Port D                         |  |  |  |
|                    |                     | 100b                   | Digital Port E  | Digital Port E                         |  |  |  |
|                    |                     | 101b                   | Digital Port F  | Digital Port F                         |  |  |  |



| 28:25 | Reserve  | d  |   |  |  |  |  |
|-------|--|--|---|--|--|--|--|
|       | Format:  |  |   | MBZ  |  |  |  |
| 24:21 | DIP type enable status   |  |   |  |  |  |  |
|       | Access:  |  |   |  |  |  |  |
|       | vblank p   | eriods, the DIP  | is guarar   | enabled. It can be updated while the port is enabled. Within iteed to have been transmitted. Disabling a DIP type results buffer to zero. A reserved setting reflects a disabled DIP.  |  |  |  |
|       | Value  | Name   | •   | Description  |  |  |  |
|       | 0000b  | [Default]  |   |  |  |  |  |
|       | XXX0b  | DIP Disable  |   | Audio DIP disabled   |  |  |  |
|       | XXX1b  | DIP Enable   |   | Audio DIP enabled  |  |  |  |
|       | XX0Xb  | ACP Disable  |   | Generic 1 (ACP) DIP disabled   |  |  |  |
|       | XX1Xb  | ACP Enable   |   | Generic 1 (ACP) DIP enabled  |  |  |  |
|       | X0XXb  | Generic 2 Disa   | able  | Generic 2 DIP disabled   |  |  |  |
|       | X1XXb  | Generic 2 Enable   |   | Generic 2 DIP enabled, can be used by ISRC1 or ISRC2   |  |  |  |
|       | 1XXXb  | Reserved Re  |   | Reserved   |  |  |  |
|       | This fiel are used   | as an index to   | their resp  | different DIPs, and during read or write of ELD data. These bective DIP or ELD buffers. When the index is not valid, the   |  |  |  |
|       | This fiel are used   | d is used during   | their resp  | pective DIP or ELD buffers. When the index is not valid, the   |  |  |  |
|       | This fiel are used contents  Value   | d is used during<br>as an index to<br>of the DIP will  | their resp<br>return all  | pective DIP or ELD buffers. When the index is not valid, the l 0s.   |  |  |  |
|       | This fiel are used contents  Value   | d is used during as an index to of the DIP will Name   | their respreturn all  | Description  DIP (31 bytes of address space, 31  |  |  |  |
|       | This fiel are used contents  Value  000b   | d is used during as an index to of the DIP will Name Audio [Default]   | their respreturn all Audio I Generic bytes o  | Description  DIP (31 bytes of address space, 31 bytes of address space, 31 of data)  DISTRICT (STREET)  DISTRICT (STREET)  DESCRIPTION  DISTRICT (STREET)  Description  DIP (31 bytes of address space, 31 bytes of address space, 31 of data)  DISTRICT (STREET)  Description  DIP (31 bytes of address space, 31 bytes of ad |  |  |  |
|       | This fiel are used contents  Value  000b  001b   | d is used during as an index to of the DIP will Name Audio [Default] Gen 1   | Audio I Generic bytes o Generic bytes o   | Description  DIP (31 bytes of address space, 31 bytes of address space, 31 of data)  2 (ISRC1) Data Island Packet (31 bytes of address space, 31 of data)  2 (ISRC1) Data Island Packet (31 bytes of address space, 31 of data)  3 (ISRC2) Data Island Packet (31 bytes of address space, 31 of data)  |  |  |  |
|       | This fiel are used contents  Value  000b  001b  010b  011b   | d is used during as an index to of the DIP will Name Audio [Default] Gen 1   | Audio I  Generic bytes o  Generic bytes o  Generic  | Description  DIP (31 bytes of address space, 31 bytes of address space, 31 of data)  2 (ISRC1) Data Island Packet (31 bytes of address space, 31 of data)  2 (ISRC2) Data Island Packet (31 bytes of address space, 31 of data)  3 (ISRC2) Data Island Packet (31 bytes of address space, 31 of data)  |  |  |  |
| 17:16 | This fiel are used contents  Value  000b  001b  010b  Others   | d is used during as an index to sof the DIP will Name Audio [Default] Gen 1 Gen 2  | Audio I  Generic bytes o  Generic bytes o  Generic bytes o  Reserve   | Description  DIP (31 bytes of address space, 31 bytes of address space, 31 of data)  2 (ISRC1) Data Island Packet (31 bytes of address space, 31 of data)  2 (ISRC2) Data Island Packet (31 bytes of address space, 31 of data)  3 (ISRC2) Data Island Packet (31 bytes of address space, 31 of data)  |  |  |  |
| 17:16 | This fiel are used contents  Value  000b  001b  010b  Others   | d is used during as an index to of the DIP will Name Audio [Default] Gen 1 Gen 2 Gen 3   | Audio I  Generic bytes o  Generic bytes o  Generic bytes o  Reserve   | Description  DIP (31 bytes of address space, 31 bytes of address space, 31 of data)  2 (ISRC1) Data Island Packet (31 bytes of address space, 31 of data)  2 (ISRC2) Data Island Packet (31 bytes of address space, 31 of data)  3 (ISRC2) Data Island Packet (31 bytes of address space, 31 of data)  |  |  |  |
|       | This fiel are used contents  Value  000b  001b  010b  Others  DIP tran  Access: These b 20:18. W               | d is used during as an index to sof the DIP will Name Audio [Default] Gen 1 Gen 2 Gen 3 Reserved Issmission frequency its reflect the frequency and this value reflect the first ad, this value reflect the second control of the second control o | Audio I  Generic bytes o  Generic bytes o  Reserve  | Description  DIP (31 bytes of address space, 31 bytes of address space, 31 of data)  2 (ISRC1) Data Island Packet (31 bytes of address space, 31 of data)  2 (ISRC2) Data Island Packet (31 bytes of address space, 31 of data)  3 (ISRC2) Data Island Packet (31 bytes of address space, 31 of data)  4 (ACP) Data Island Packet (31 bytes of address space, 31 of data)  5 (ACP) Data Island Packet (31 bytes of address space, 31 of data)  6 (ACP) Data Island Packet (31 bytes of address space, 31 of data)  7 (ACP) Data Island Packet (31 bytes of address space, 31 of data)  8 (ACP) Data Island Packet (31 bytes of address space, 31 of data)  8 (ACP) Data Island Packet (31 bytes of address space, 31 of data)  8 (ACP) Data Island Packet (31 bytes of address space, 31 of data)  8 (ACP) Data Island Packet (31 bytes of address space, 31 of data)  |  |  |  |
|       | This fiel are used contents  Value  000b  001b  010b  011b  Others  DIP tran  Access: These b 20:18. W When re | d is used during as an index to sof the DIP will Name  Audio [Default]  Gen 1  Gen 2  Gen 3  Reserved  its reflect the freshen writing DIP ad, this value reflect the feet 8.  | Audio I  Generic bytes of Generic bytes of Generic bytes of Reserve  Jency  equency of data, this effects the | Description  DIP (31 bytes of address space, 31 bytes of address space, 31 of data)  2 (ISRC1) Data Island Packet (31 bytes of address space, 31 of data)  2 (ISRC2) Data Island Packet (31 bytes of address space, 31 of data)  3 (ISRC2) Data Island Packet (31 bytes of address space, 31 of data)  4 (1) Data Island Packet (31 bytes of address space, 31 of data)  5 (1) Data Island Packet (31 bytes of address space, 31 of data)  6 (1) Data Island Packet (31 bytes of address space, 31 of data)  |  |  |  |



|   |  | AUD_DIF                      | P_ELD_CTRL_S          | Т                                 |  |  |
|---|--|------------------------------|-----------------------|-----------------------------------|--|--|
|   | 01b  | Reserved                     | Reserved              |                                   |  |  |
|   | 10b Send Once Send Once  |                              |                       |                                   |  |  |
|   | 11b Best Effort Best effort (Send at least every other vsync)  |                              |                       |                                   |  |  |
| 15  | Reserved   |                              |                       |                                   |  |  |
|   | Format:  |                              |                       | MBZ                               |  |  |
| 14:10   | ELD buffer size  |                              |                       |                                   |  |  |
|   | Default Value:   |                              |                       | 10101b                            |  |  |
|   | Access: RO   |                              |                       |                                   |  |  |
|   | This field   | reflects the size of the ELI | D buffer in DWORDs (8 | 4 Bytes of ELD)                   |  |  |
| 9:5 <b>ELD access address</b> Selects the DWORD address for access to the ELD buffer (84 bytes). The value we zero when incremented past the max addressing value 0x1F. This field change to immediately after being written. The read value indicates the current access add |  |                              |                       | F. This field change takes effect |  |  |
| 4   | ELD ACK Acknowledgement from the audio driver that ELD read has been completed   |                              |                       |                                   |  |  |
| 3:0   | <b>DIP access address</b> Selects the DWORD address for access to the DIP buffers. The value wraps back to zero when it incremented past the max addressing value of 0xF. This field change takes effect immediately after being written. The read value indicates the current access address. |                              |                       |                                   |  |  |



#### **AUD EDID DATA**

**AUD EDID DATA** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 65050h-65053h

Name: Audio EDID Data Block Transcoder A

ShortName: AUD\_TCA\_EDID\_DATA

Power: off/on Reset: soft

Address: 65150h-65153h

Name: Audio EDID Data Block Transcoder B

ShortName: AUD\_TCB\_EDID\_DATA

Power: off/on Reset: soft

Address: 65250h-65253h

Name: Audio EDID Data Block Transcoder C

ShortName: AUD\_TCC\_EDID\_DATA

Power: off/on Reset: soft

These registers contain the HDMI/DP data block from the EDID. The graphics driver reads the EDID and writes the structure to these registers. The vendor specific data block may be longer than 8 bytes, but the driver must not write more than 48 bytes to the buffer. The EDID format is Version 3 within the CEA-861B specification. The HDMI/DP Vendor Specific Data Block is described in version 1.1 of the HDMI specification. These values are returned from the device as the HDMI/DP Vendor Specific Data Block response to a Get HDMI/DP Widget command. Writing sequence:

- Video software sets ELD invalid, and sets the ELD access address to 0, or to the desired DWORD to be written.
- Video software writes ELD data 1 DWORD at a time. The ELD access address autoincrements with each DWORD write, wrapping around to address 0 when the max buffer address size of 0xF has been reached.
- Please note that software must write an entire DWORD at a time.
- Please note that the audio driver checks the valid bit with each byte read of the ELD. This means that the video driver can unilaterally write ELD irrespective of audio driver ELD read status.

#### Reading sequence:

- Video software sets the ELD access address to 0, or to the desired DWORD to be read.
- Video software reads ELD data 1 DWORD at a time. The ELD access address autoincrements with each



#### AUD\_EDID\_DATA

DWORD read, wrapping around to address 0 when the max buffer address size of 0xF has been reached.

#### There is one instance of this register per transcoder A/B/C.

| DWord | Bit  | Description  |
|-------|------|--|
| 0     | 31:0 | EDID Data Block  |
|       |      | Please note that the contents of this buffer are not cleared when ELD is disabled. The contents of this buffer are cleared during FLR. |



## AUD\_FREQ\_CNTRL

|  | AUD_FREQ_CNTRL   |           |   |  |  |   |  |
|--|--|-----------|---|--|--|---|--|
| Register S   | Space:   | М         | MIO: 0/2/0  |  |  |   |  |
| Source:  |  | B5        | Spec  |  |  |   |  |
| Access: R/W  |  |           | /W  |  |  |   |  |
| Size (in bi  | its):  | 32        | <u>)</u>  |  |  |   |  |
| Address:   |  | 65        | 5900h-65903h  | 1  |  |   |  |
| Name:  |  | Α         | udio BCLK Fre   | quency Control                             |  |   |  |
| ShortNam   | ne:  | Α         | UD_FREQ_CN <sup>-</sup>   | TRL  |  |   |  |
| Power:   |  | of        | f/on  |  |  |   |  |
| Reset:   |  | sc        | oft   |  |  |   |  |
| DWord  | Bit  |           |   |  | Description  |   |  |
| 0 3  | 31:16  | Reserve   | ed  |  |  |   |  |
|  |  | Format    | •   |  |  | MBZ                                       |  |
|  | Indicates the T mode SDI is operating in. BIOS or System Software must pre-program to mode register. a. before the iDISPLAY Audio Link is brought out from Link Reset, b. to which is consistent with the value of the its counterpart T-mode bit in the Audio Control a value which is within the electrical capabilities of the platform. Note that even T mode prohibited from being used with any BCLK frequency which has an odd number of bit Example, 2T mode is incompatible with BCLK=6MHz (125 bit cells).    Value   Name   Description |           |   |  | ht out from Link Reset, b. to a value mode bit in the Audio Controller. c. to tform. Note that even T modes are th has an odd number of bit cells. bit cells). |   |  |
| to be 48MHz and flop in the register. BIOS has to programode.  10b 8T 8T Mode with sdi data held |  |           |   | d flop in the IO nee<br>is to program 48MH |  |   |  |
| _  | 13   | L I       | 11b 16T 16T Mode with sdi data held for 16 bit clocks.  Bypass Flop |  |  |   |  |
| Setting this bit will bypass the flop in the IO in t   |  |           | pass the flop in t  | he IO in the Audou                         | t path.  |   |  |
| ValueName0bNo bypass [Default]   |  | Value     |   | Name                                       |  | Description                               |  |
|  |  | [Default] | Pefault] Flop in the AUDIO OUT IO is not bypassed.                  |  |  |   |  |
|  | 1b Bypass Flop in the AUDIO OUT IO is bypassed.  |           |   |  | OUT IO is bypassed.  |   |  |
| 1  | 12:11  | Detect    | Frame sync e  | arly                                       |  |   |  |
|  |  | These b   | its are used t  | o pullin the frame                         | sync detection log   | ic earlier to compensate for PV issues if |  |



| AUD_FREQ_CNTRL |  |                    |                     |                     |  |  |  |
|----------------|--|--------------------|---------------------|---------------------|--|--|--|
|                | any. Audio codec starts driving the SDI pin earlier by the number of clocks programmed by this register.   |                    |                     |                     |  |  |  |
|                | Value  | Name Description   |                     | Description         |  |  |  |
|                | 00b  | Pull in by 0 bclks | Frame sync is detec | ted at bclk = 1998. |  |  |  |
|                | 01b  | Pull in by 1 bclks | Frame sync is detec | ted at bclk = 1997. |  |  |  |
|                | 10b  | Pull in by 2 bclks | Frame sync is detec | ted at bclk = 1996. |  |  |  |
|                | 11b  | Pull in by 3 bclks | Frame sync is detec | ted at bclk = 1995. |  |  |  |
| 10:5           | Reserved   |                    |                     |                     |  |  |  |
|                | Format:  | MBZ                |                     |                     |  |  |  |
| 4              | 96MHz BCLK   |                    |                     |                     |  |  |  |
|                | Default Va   | 1b                 |                     |                     |  |  |  |
|                | Indicates that iDISPLAY Audio Link will run at 96MHz. This bit is defaulted to 1. BIOS or System Software must pre-program B96 before the iDISPLAY Audio Link is brought out from reset. |                    |                     |                     |  |  |  |
| 3              | 48MHz BCLK   |                    |                     |                     |  |  |  |
|                | Default Va   |                    | 0b                  |                     |  |  |  |
|                | Indicates that iDISPLAY Audio Link will run at 48MHz. This bit is defaulted to 0. BIOS or System Software must pre-program B96 before the iDISPLAY Audio Link is brought out from reset. |                    |                     |                     |  |  |  |
| 2:0            | Reserved   |                    |                     |                     |  |  |  |
|                | Format:  |                    |                     | MBZ                 |  |  |  |



#### **AUD\_INFOFR**

|                 | AUD_INFOFR                                   |
|-----------------|--|
| Register Space: | MMIO: 0/2/0                                  |
| Source:         | BSpec  |
| Access:         | RO   |
| Size (in bits): | 32   |
| Address:        | 65054h-65057h                                |
| Name:           | Audio Widget Data Island Packet Transcoder A |
| ShortName:      | AUD_TCA_INFOFR                               |
| Power:          | off/on                                       |
| Reset:          | soft   |
| Address:        | 65154h-65157h                                |
| Name:           | Audio Widget Data Island Packet Transcoder B |
| ShortName:      | AUD_TCB_INFOFR                               |
| Power:          | off/on                                       |
| Reset:          | soft   |
| Address:        | 65254h-65257h                                |
| Name:           | Audio Widget Data Island Packet Transcoder C |
| ShortName:      | AUD_TCC_INFOFR                               |
| Power:          | off/on                                       |
| Reset:          | soft   |
| 14/1 d 15/      |  |

When the IF type or dword index is not valid, the contents of the DIP will return all 0s.

These values are programmed by the audio driver in an HDMI/DP Widget Set command. They are returned one byte at a time from the device on the HD audio bus as the HDMI/DP DIP response to a Get HDMI/DP Widget command. To fetch a specific byte, the audio driver should send an HDMI/DP Widget HDMI/DP DIP Index Pointer Set command to set the index, then fetch the indexed byte using the HDMI/DP DIP get.

| DWord | Bit  | Description   |
|-------|------|---|
| 0     | 31:0 | Data Island Packet Data   |
|       |      | This reflects the contents of the DIP indexed by the DIP access address. The contents of this |
|       |      | buffer are cleared during function reset or HD audio link reset.                              |



## AUD\_M\_CTS\_ENABLE

|                        | AUD_M_CTS_ENABLE |                 |  |   |  |  |  |  |
|------------------------|------------------|-----------------|--|---|--|--|--|--|
| Register               | Space:           | : N             | MMIO: 0/2/0  |   |  |  |  |  |
| Source:                | ·                |                 | Spec   |   |  |  |  |  |
| Access:                | ccess: R/W       |                 |  |   |  |  |  |  |
| Size (in bits): 32     |                  |                 |  |   |  |  |  |  |
| Address: 65028h-6502Bh |                  |                 |  |   |  |  |  |  |
| Name:                  |                  | A               | Audio M and  | CTS Programming Enable Transcoder A   |  |  |  |  |
| ShortNa                | me:              | A               | AUD_TCA_M_   | CTS_ENABLE  |  |  |  |  |
| Power:                 |                  | C               | off/on   |   |  |  |  |  |
| Reset:                 |                  | S               | oft  |   |  |  |  |  |
| Address                |                  | 6               | 55128h-6512E   | 3h  |  |  |  |  |
| Name:                  |                  | A               | Audio M and  | CTS Programming Enable Transcoder B   |  |  |  |  |
| ShortNa                | me:              | A               | AUD_TCB_M_0  | CTS_ENABLE  |  |  |  |  |
| Power:                 |                  | C               | off/on   |   |  |  |  |  |
| Reset:                 |                  | S               | oft  |   |  |  |  |  |
| Address                |                  | 65228h-6522Bh   |  |   |  |  |  |  |
| Name:                  |                  | A               | Audio M and  | CTS Programming Enable Transcoder C   |  |  |  |  |
| ShortNa                | me:              | A               | AUD_TCC_M_0  | CTS_ENABLE  |  |  |  |  |
| Power:                 |                  | C               | off/on   |   |  |  |  |  |
| Reset:                 |                  | S               | oft  |   |  |  |  |  |
| There is               | one in           | stance o        | of this registe  | r per transcoder A/B/C.   |  |  |  |  |
| DWord                  | Bit              |                 |  | Description   |  |  |  |  |
| 0                      | 31:22            | Reserv          | ed   |   |  |  |  |  |
|                        | 21               | CTS M           | value Index  |   |  |  |  |  |
|                        |                  | Value           | Name   | Description   |  |  |  |  |
|                        |                  | 0b              | CTS<br>[Default]   | CTS value read on bits 19:0 reflects CTS value. Bit 19:0 is programmable to any CTS value. default is 0 |  |  |  |  |
| 1b                     |                  |                 | M Walue read on bits 19:0 reflects DisplayPort M value. Set this bit to 1 before programming M value register. When this is set to 1 19:0 will retain the current M value  |   |  |  |  |  |
|                        | 20               |                 | ble CTS or M prog<br>en set will enable CTS or M programming.  |   |  |  |  |  |
|                        | 19:0             | These<br>must a | S programming ese are bits [19:0] of programmable CTS values for non-CEA modes. Bit 21 of this register st also be written in order to enable programming. Please note that the transcoder to which lio is attached must be disabled when changing this field. |   |  |  |  |  |



#### AUD\_MISC\_CTRL

|              |        | AUD_MISC_CTRL  |  |  |  |
|--------------|--------|--|--|--|--|
| Register     | Space  | : MMIO: 0/2/0  |  |  |  |
| Source:      |        | BSpec  |  |  |  |
| Access:      |        | R/W  |  |  |  |
| Size (in b   | oits): | 32   |  |  |  |
| Address:     |        | 65010h-65013h  |  |  |  |
| Name:        |        | Audio Converter 1 Misc Control   |  |  |  |
| ShortNa      | me:    | AUD_C1_MISC_CTRL   |  |  |  |
| Power:       |        | off/on   |  |  |  |
| Reset:       |        | soft   |  |  |  |
| Address:     |        | 65110h-65113h  |  |  |  |
| Name:        |        | Audio Converter 2 Misc Control   |  |  |  |
| ShortNa      | me:    | AUD_C2_MISC_CTRL   |  |  |  |
| Power:       |        | off/on   |  |  |  |
| Reset:       |        | soft   |  |  |  |
| Address:     |        | 65210h-65213h  |  |  |  |
| Name:        |        | Audio Converter 3 Misc Control   |  |  |  |
| ShortNa      | me:    | AUD_C3_MISC_CTRL   |  |  |  |
| Power:       |        | off/on   |  |  |  |
| Reset:       |        | soft   |  |  |  |
| Address:     |        | 65310h-65313h  |  |  |  |
| Name:        |        | Audio Converter 4 Misc Control   |  |  |  |
| ShortNa      | me:    | AUD_C4_MISC_CTRL   |  |  |  |
| Power:       |        | off/on   |  |  |  |
| Reset:       |        | soft   |  |  |  |
| There is     | one i  | nstance of this register per audio converter 1/2/3.  |  |  |  |
| <b>DWord</b> | Bit    | Description  |  |  |  |
| 0            | 31:9   | Reserved   |  |  |  |
|              |        | Format: MBZ  |  |  |  |
|              | 8      | Reserved   |  |  |  |
|              | 7:4    | Output Delay   |  |  |  |
|              |        | Default Value: 0100b   |  |  |  |
|              |        | The number of samples between when the sample is received from the HD Audio link and when it appears as an analog signal at the pin. |  |  |  |
|              | 3      | Reserved   |  |  |  |
|              | ,      |  |  |  |  |



|   | AUD_MISC_CTRL  |                                     |              |  |  |  |  |  |
|---|--|-------------------------------------|--------------|--|--|--|--|--|
|   | Format:  |                                     |              | MBZ                                      |  |  |  |  |
| 2 | Sample Fabr  | rication EN bit                     |              |  |  |  |  |  |
|   | Access:  |                                     |              | R/W                                      |  |  |  |  |
|   | This bit indic   | ates whether internal fabrication c | of audio san | nples is enabled during a link underrun. |  |  |  |  |
|   | Value  | Name                                |              | Description                              |  |  |  |  |
|   | 0b   | Disable                             | Audio fabr   | ication disabled                         |  |  |  |  |
|   | 1b   | Enable [Default]                    | Audio fabr   | ication enabled                          |  |  |  |  |
| 1 | Pro Allowed  |                                     |              |  |  |  |  |  |
|   | Access:  |                                     |              | R/W                                      |  |  |  |  |
|   | By default, the audio device is configured to consumer mode and does not allow the mode to be  |                                     |              |  |  |  |  |  |
|   |  | orofessional mode by an HD Audio    |              | , ,                                      |  |  |  |  |
|   |  |                                     |              | the device into professional mode.       |  |  |  |  |
|   | Note: Setting this configuration bit does not change the default Pro bit value to be 1. Pro mus set to 1 through the normal process, using a verb. |                                     |              |  |  |  |  |  |
|   | Value  | Name                                |              | Description                              |  |  |  |  |
|   | 0b   | Consumer [Default]                  | Consu        | umer use only                            |  |  |  |  |
|   | 1b   | Professional                        | Profe:       | ssional use allowed                      |  |  |  |  |
| 0 | Reserved   |                                     |              |  |  |  |  |  |
|   | Format:  |                                     |              | MBZ                                      |  |  |  |  |



## AUD\_PIN\_ELD\_CP\_VLD

|                        |        |  |              | AUI     | D PII                                     | N ELD    | _CP_VLD   |
|------------------------|--------|--|--------------|---------|---|----------|---|
| Register               | Space  | . M  | MIO: 0/2/0   |         |   |          |   |
| Source:                | •      |  | pec          |         |   |          |   |
| Access:                |        | R/   | -            |         |   |          |   |
| Size (in I             | oits): | 32   |              |         |   |          |   |
| Address: 650C0h-650C3h |        |  |              |         |   |          |   |
| Name:                  |        | Αι   | ıdio Pin ELD | and CP  | Ready                                     | Status   |   |
| ShortNa                | me:    | Αl   | JD_PIN_ELD   | _CP_VLD | )   |          |   |
| Power:                 |        | of   | f/on         |         |   |          |   |
| Reset:                 |        | so   | ft           |         |   |          |   |
| DWord                  | Bit    |  |              |         |   | De       | scription   |
| 0                      | 31:16  | Reserve  | d            |         |   |          |   |
|                        | 15     | <b>Audio InactiveD</b> Inactive: When this bit is set, a digital display sink device has been attached but not active for streaming audio.   |              |         |   |          |   |
|                        |        | Value  | e Nar        | ne      |   |          | Description   |
|                        |        | 0b   | Disable      | !       | Device is active for streaming audio data |          |   |
|                        |        | 1b Enable Device is connected but not active   |              |         |   |          | ed but not active   |
|                        | 14     | Audio Output EnableD  This bit directs audio to the device connected to this transcoder. When enabled along with Inactive set to 0 and audio data is available, the audio data will be combined with the video data and sent over this transcoder. The audio unit uses the status of this bit to indicate presence of the HDMI/DP output to the audio driver.  Value  Name  Description  Ob  Disable  No Audio output  |              |         |   |          |   |
|                        |        | 1b   |              | Valid   |   |          | Audio is enabled  |
|                        | 13     | CP ReadyD  This R/W bit reflects the state of CP request from the audio unit. When an audio CP request has been serviced, it must be reset to 1 by the video software to indicate that the CP request has been serviced. This is transcoder based.  Software should add a delay of 1ms before updating the CP ready bit. This is needed to make sure that all the pending unsolicited responses are cleared (transmitted to HD audio) before Cl ready unsolicited responses is generated. This is needed in case of DP MST is enabled and whe many changes to PD, ELDV and CP ready bits are done during mode set. |              |         |   |          | eo software to indicate that the CP request has  odating the CP ready bit. This is needed to make s are cleared (transmitted to HD audio) before CP is needed in case of DP MST is enabled and when |
|                        |        | Value  |              | lame    |   |          | Description   |
|                        |        | 0b   | Pending or   | Not Re  | ady                                       | CP reque | st pending or not ready to receive requests.  |



| 12 ELD validD This R/W bit reflects the state of the ELD data written to the ELD RAM. After writing to data, the video software must set this bit to 1 to indicate that the ELD data is valid. At codec initialization, or on a hotplug event, this bit is set to 0 by the video software. The reflected in the audio pin complex widget as the ELD valid status bit. This is transcode  Value Name Description  Ob Invalid ELD data invalid (default, when writing ELD data, set 0 by software)  1b Valid ELD data valid (Set by video software only)  11 Audio InactiveC Inactive: When this bit is set, a digital display sink device has been attached but not a streaming audio. | audio<br>is bit is<br>r based.   |  |  |  |  |
|---|--|--|--|--|--|
| This R/W bit reflects the state of the ELD data written to the ELD RAM. After writing to data, the video software must set this bit to 1 to indicate that the ELD data is valid. At codec initialization, or on a hotplug event, this bit is set to 0 by the video software. The reflected in the audio pin complex widget as the ELD valid status bit. This is transcode     Value   Name   Description  | audio<br>is bit is<br>r based.   |  |  |  |  |
| Value Name Description  Ob Invalid ELD data invalid (default, when writing ELD data, set 0 by software)  1b Valid ELD data valid (Set by video software only)  Audio InactiveC Inactive: When this bit is set, a digital display sink device has been attached but not a  |  |  |  |  |  |
| 1b Valid ELD data valid (Set by video software only)  11 Audio InactiveC Inactive: When this bit is set, a digital display sink device has been attached but not a  |  |  |  |  |  |
| 11 Audio InactiveC Inactive: When this bit is set, a digital display sink device has been attached but not a  | ctive for  |  |  |  |  |
| Inactive: When this bit is set, a digital display sink device has been attached but not a   | ctive for  |  |  |  |  |
| streaming dutie.  | cuve for   |  |  |  |  |
| Value Name Description  |  |  |  |  |  |
| 0b Disable Device is active for streaming audio data  |  |  |  |  |  |
| 1b Enable Device is connected but not active  |  |  |  |  |  |
| This bit directs audio to the device connected to this transcoder. When enabled along Inactive set to 0 and audio data is available, the audio data will be combined with the and sent over this transcoder. The audio unit uses the status of this bit to indicate pre the HDMI/DP output to the audio driver.   | audio data is available, the audio data will be combined with the video data inscoder. The audio unit uses the status of this bit to indicate presence of  |  |  |  |  |
| Value Name Description  |  |  |  |  |  |
| 0b Disable No Audio output  |  |  |  |  |  |
| 1b Valid Audio is enabled   |  |  |  |  |  |
| Provided the state of CP request from the audio unit. When an audio CP representation been serviced, it must be reset to 1 by the video software to indicate that the CP request been serviced. This is transcoder based. Software should add a delay of 1ms before up CP ready bit. This is needed to make sure that all the pending unsolicited responses a (transmitted to HD audio) before CP ready unsolicited responses is generated. This is case of DP MST is enabled and when many changes to PD, ELDV and CP ready bits and during mode set.  | est has<br>odating the<br>re cleared<br>needed in  |  |  |  |  |
| Value Name Description  |  |  |  |  |  |
| Ob Pending or Not Ready CP request pending or not ready to receive reque  | ests   |  |  |  |  |
|   |  |  |  |  |  |
| data, the video software must set this bit to 1 to indicate that the ELD data is valid. At codec initialization, or on a hotplug event, this bit is set to 0 by the video software. The   | This R/W bit reflects the state of the ELD data written to the ELD RAM. After writing the ELD data, the video software must set this bit to 1 to indicate that the ELD data is valid. At audio codec initialization, or on a hotplug event, this bit is set to 0 by the video software. This bit is reflected in the audio pin complex widget as the ELD valid status bit. This is transcoder based. |  |  |  |  |



|  | AUD_PIN_ELD_CP_VLD   |                            |   |                             |  |   |  |  |
|--|--|----------------------------|---|-----------------------------|--|---|--|--|
|  |  | 0b                         | Inv   | alid                        | ELD data   | a invalid (default, w                               | hen writing ELD data, set 0 by software)   |  |
|  |  | 1b                         | Val   | id                          | ELD data   | a valid (Set by vide                                | o software only)   |  |
|  | 7  | Inactive                   | Audio InactiveB Inactive: When this bit is set, a digital display sink device has been attached but not active for streaming audio. |                             |  |   |  |  |
|  |  | Value Nan                  |   |                             | ame  | ame Description                                     |  |  |
|  |  | 0b                         |   | Disab                       | ole  | Device is active fo                                 | r streaming audio data   |  |
|  |  | 1b                         |   | Enab                        | le   | Device is connect                                   | ed but not active  |  |
|  | 6  | Inactive :                 | dire<br>set t<br>ove  | cts au<br>o 0 ar<br>er this | dio to th<br>nd audio<br>transcoo  | data is available, tl<br>der. The audio unit        | d to this transcoder. When enabled along with<br>ne audio data will be combined with the video data<br>uses the status of this bit to indicate presence of<br>is transcoder based. |  |
|  |  | V                          | /alu  | е                           |  | Name  | Description  |  |
|  |  | 0b                         |   | Disak                       | ole  | No audio output                                     |  |  |
|  |  | 1b                         |   |                             | Enab   | le  | Audio is enabled   |  |
|  | 5  | CP Read<br>See CP_         | -   | dyC d                       | escriptio  | n.  |  |  |
|  |  | Value                      | Value Name  |                             |  | Description   |  |  |
|  |  | 0b                         | Not Ready   |                             |  | CP request pending or not ready to receive requests |  |  |
|  |  | 1b                         | Re  | eady                        | CP request ready   |   |  |  |
|  | 4  | <b>ELD vali</b><br>See ELD | -   | idC de                      | escripion  |   |  |  |
|  |  | Value                      | Na  | ame                         |  |   | Description  |  |
|  |  | 0b                         | Inv   | alid                        | ELD data   | a invalid (default, w                               | hen writing ELD data, set 0 by software)   |  |
|  |  | 1b                         | Val   | id                          | ELD data valid (Set by video software only)  |   |  |  |
|  | 3 <b>Audio Inactive</b><br>Inactive: When<br>streaming audi  |                            |   |                             | his bit is set, a digital display sink device has been attached but not active for                     |   |  |  |
|  |  | Value                      | 9   | N                           | ame  |   | Description  |  |
|  |  | 0b                         |   | Disab                       | ole  | Device is active fo                                 | r streaming audio data   |  |
|  |  | 1b Enable                  |   | le                          | Device is connected but not active   |   |  |  |
|  | Audio Output EnableA  This bit directs audio to the device connected to this transcoder. When enabled along we linactive set to 0 and audio data is available, the audio data will be combined with the vide and sent over this transcoder. The audio unit uses the status of this bit to indicate present the HDMI/DP output to the audio driver. This is transcoder based. |                            |   |                             | ne audio data will be combined with the video data uses the status of this bit to indicate presence of |   |  |  |
|  |  | <b>_</b>                   | uiu   |                             |  | Name  | Description  |  |



| AUD_PIN_ELD_CP_VLD |                         |   |   |  |                  |  |  |
|--------------------|-------------------------|---|---|--|------------------|--|--|
|                    | 0b                      |   | Disa  | able   | No audio output  |  |  |
|                    | 1b                      |   | Ena   | ble  | Audio is enabled |  |  |
| 1                  |                         | P ReadyA see CP_ReadyC description.     |   |  |                  |  |  |
|                    | Value Name 0b Not Ready |   |   | ne Description   |                  |  |  |
|                    |                         |   |   | dy CP request pending or not ready to receive requests |                  |  |  |
|                    | 1b                      | Ready                                   |   | CP request ready                                       |                  |  |  |
| 0                  |                         | LD validA<br>See ELD_validC descripion. |   |  |                  |  |  |
|                    | Value Name Description  |   |   |  | Description      |  |  |
|                    | 0b                      | Invalid                                 | alid ELD data invalid (default, when writing ELD data, set 0 by software) |  |                  |  |  |
|                    | 1b                      | Valid                                   | ELD da  | ta valid (Set by vide                                  | o software only) |  |  |



## AUD\_PIN\_PIPE\_CONN\_ENTRY\_LNGTH

|               |  | AUD_PIN_PIPE_CONN_ENTRY_LNGTH   |  |  |  |  |
|---------------|--|---|--|--|--|--|
| Register      | Space:   | MMIO: 0/2/0   |  |  |  |  |
| Source: BSpec |  |   |  |  |  |  |
| Access:       |  | RO  |  |  |  |  |
| Size (in b    | oits):   | 32  |  |  |  |  |
| Address:      |  | 650A8h-650ABh   |  |  |  |  |
| Name:         |  | Audio Connection List Entry and Length Transcoder A   |  |  |  |  |
| ShortNa       | me:  | AUD_TCA_PIN_PIPE_CONN_ENTRY_LNGTH_RO  |  |  |  |  |
| Power:        |  | off/on  |  |  |  |  |
| Reset:        |  | soft  |  |  |  |  |
| Address:      |  | 651A8h-651ABh   |  |  |  |  |
| Name:         |  | Audio Connection List Entry and Length Transcoder B   |  |  |  |  |
| ShortNa       | me:  | AUD_TCB_PIN_PIPE_CONN_ENTRY_LNGTH_RO  |  |  |  |  |
| Power:        |  | off/on  |  |  |  |  |
| Reset:        |  | soft  |  |  |  |  |
| Address:      |  | 652A8h-652ABh   |  |  |  |  |
| Name:         |  | Audio Connection List Entry and Length Transcoder C   |  |  |  |  |
| ShortNa       | me:  | AUD_TCC_PIN_PIPE_CONN_ENTRY_LNGTH_RO  |  |  |  |  |
| Power:        |  | off/on  |  |  |  |  |
| Reset:        |  | soft  |  |  |  |  |
|               |  | re returned from the device as the Connection List Length response to a Get Pin Widget et Device Widget command if DP MST. There is one instance of this register per transcoder A/B/C.                             |  |  |  |  |
| DWord         | Bit  | Description   |  |  |  |  |
| 0             | 31:16  | Reserved  |  |  |  |  |
|               | 15:8   | Connection List Entry Connection to Convertor Widget Node 0x03  |  |  |  |  |
|               | 7 <b>Long Form</b> This bit indicates whether the items in the connection list are long form or short for hardwired to 0 (items in connection list are short form) |   |  |  |  |  |
|               | 6:0  | Connection List Length  |  |  |  |  |
|               |  | Default Value: 0000001b   |  |  |  |  |
|               |  | This field indicates the number of items in the connection list. If this field is 2, there is only one hardwired input possible, which is read from the Connection List, and there is no Connection Select Control. |  |  |  |  |



## AUD\_PIPE\_CONN\_SEL\_CTRL

|                | AUD_PIPE_CONN_SEL_CTRL |                                      |               |                                   |  |  |  |  |
|----------------|------------------------|--------------------------------------|---------------|-----------------------------------|--|--|--|--|
| Register Spa   | ice:                   | MMIO: 0/2/0                          | MMIO: 0/2/0   |                                   |  |  |  |  |
| Source:        |                        | BSpec                                |               |                                   |  |  |  |  |
| Access:        |                        | RO                                   |               |                                   |  |  |  |  |
| Size (in bits) |                        | 32                                   |               |                                   |  |  |  |  |
| Address:       |                        | 650ACh-650AFh                        | 650ACh-650AFh |                                   |  |  |  |  |
| Name:          |                        | Audio Pipe Connection Select Contr   | ol            |                                   |  |  |  |  |
| ShortName:     |                        | AUD_PIN_PIPE_CONN_SEL_CTRL_RO        | )             |                                   |  |  |  |  |
| Power:         |                        | off/on                               |               |                                   |  |  |  |  |
| Reset:         |                        | soft                                 |               |                                   |  |  |  |  |
|                |                        | urned from the device as the Connect | tion List Le  | ngth response to a Get Pin Widget |  |  |  |  |
|                | r Get Dev              | vice Widget command for DP MST.      |               |                                   |  |  |  |  |
| DWord          | Bit                    | Description                          |               |                                   |  |  |  |  |
| 0              | 31:24                  | Connection select Control F          |               |                                   |  |  |  |  |
|                |                        | Default Value:                       |               | 0Fh                               |  |  |  |  |
|                |                        | Connection Index Currently Set [De   | efault 0x00   | ], Port F Widget is set to 0x03   |  |  |  |  |
|                | 23:16                  | Connection select Control D          |               |                                   |  |  |  |  |
|                |                        |                                      |               |                                   |  |  |  |  |
|                |                        | Connection Index Currently Set [De   | efault 0x00   | ], Port D Widget is set to 0x02   |  |  |  |  |
|                |                        | Value                                |               | Name                              |  |  |  |  |
|                |                        | 0Fh                                  | [Default]     |                                   |  |  |  |  |
|                | 15:8                   | Connection select Control C          |               |                                   |  |  |  |  |
|                |                        |                                      |               |                                   |  |  |  |  |
|                |                        | Connection Index Currently Set [De   | efault 0x00   | ], Port C Widget is set to 0x01   |  |  |  |  |
|                |                        | Value                                |               | Name                              |  |  |  |  |
|                |                        | 0Fh                                  | [Default]     |                                   |  |  |  |  |
|                | 7:0                    | Connection select Control B          |               |                                   |  |  |  |  |
|                |                        |                                      |               |                                   |  |  |  |  |
|                |                        | Connection Index Currently Set [De   | efault 0x00   | , Port B Widget is set to 0x00    |  |  |  |  |
|                |                        | Value                                |               | Name                              |  |  |  |  |
|                |                        | 0Fh                                  | [Default]     |                                   |  |  |  |  |



#### **AUD\_PWRST**

|             |                    |                              | AUD_PWR                      | ST                                   |  |  |
|-------------|--------------------|------------------------------|------------------------------|--------------------------------------|--|--|
| Register S  | pace:              | MMIO: 0/2/0                  |                              |                                      |  |  |
| Source:     |                    | BSpec                        |                              |                                      |  |  |
| Access:     |                    | RO                           |                              |                                      |  |  |
| Size (in bi | ts):               | 32                           |                              |                                      |  |  |
| Address:    |                    | 6504Ch-6504Fh                |                              |                                      |  |  |
| Name:       |                    | Audio Power State            | e Read Only                  |                                      |  |  |
| ShortNam    | ie:                | AUD_PWRST_RO                 |                              |                                      |  |  |
| Power:      |                    | off/on                       |                              |                                      |  |  |
| Reset:      |                    | soft                         |                              |                                      |  |  |
| These val   |                    | returned from the dev        | ice as the Power State re    | sponse to a Get Audio Function Group |  |  |
| DWord       | rd Bit Description |                              |                              | ription                              |  |  |
| 0           | 31:30              | Converter4 Widget PwrSt Curr |                              |                                      |  |  |
|             |                    | Format:                      | Audio Power State For        | rmat                                 |  |  |
|             |                    | Converter4 Widget cu         | rrent power state            |                                      |  |  |
|             |                    | Va                           | alue                         | Name                                 |  |  |
|             |                    | 11b                          |                              |                                      |  |  |
|             | 29:28              | Converter4 Widget PwrSt Req  |                              |                                      |  |  |
|             |                    | Format:                      | Audio Power State For        | rmat                                 |  |  |
|             |                    | Converter4 Widget po         | ested by audio software      |                                      |  |  |
|             |                    | Va                           | alue                         | Name                                 |  |  |
|             |                    | 11b                          |                              |                                      |  |  |
|             | 27:26              | Func Grp Dev PwrSt Curr      |                              |                                      |  |  |
|             |                    | Format:                      | <b>Audio Power State For</b> | mat                                  |  |  |
|             |                    | Function Group Device        |                              |                                      |  |  |
|             |                    | Va                           | alue                         | Name                                 |  |  |
|             |                    | 11b                          |                              |                                      |  |  |
|             | 25:24              | Func Grp Dev PwrSt Set       |                              |                                      |  |  |
|             |                    | Format:                      | Audio Power State For        | rmat                                 |  |  |
|             |                    | Function Group Device        | e power state that was s     | et                                   |  |  |
|             |                    | Va                           | alue                         | Name                                 |  |  |
|             |                    | 11b                          |                              |                                      |  |  |
|             | 23:22              | Converter3 Widget P          | wrSt Curr                    |                                      |  |  |
|             |                    | Format:                      | Audio Power State For        | mat                                  |  |  |



|       |                                       | AUD_PWR                    | ST                                     |  |
|-------|---------------------------------------|----------------------------|--|--|
|       | Converter3 Widget co                  | urrent power state         |  |  |
|       | V                                     | /alue                      | Name                                   |  |
|       | 11b                                   |                            |  |  |
| 21:20 | Converter3 Widget I                   | PwrSt Req                  |  |  |
|       | Format:                               | Audio Power State For      | mat                                    |  |
|       | Converter3 Widget p                   | ower state that was requ   | ested by audio software                |  |
|       | V                                     | /alue                      | Name                                   |  |
|       | 11b                                   |                            |  |  |
| 19:18 | Convertor2 Widget I                   | PwrSt Curr                 |  |  |
|       | Format:                               | Audio Power State For      | mat                                    |  |
|       | Converor2 Widget cu                   | irrent power state         |  |  |
|       | V                                     | /alue                      | Name                                   |  |
|       | 11b                                   |                            |  |  |
| 17:16 | Convertor2 Widget I                   | PwrSt Req                  |  |  |
|       | Format:                               | Audio Power State For      | mat                                    |  |
|       | Converter2 Widget p                   | ower state that was requ   | ested by audio software                |  |
|       | V                                     | /alue                      | Name                                   |  |
|       | 11b                                   |                            |  |  |
| 15:14 | Convertor1 Widget PwrSt Curr          |                            |  |  |
|       | Format:                               | Audio Power State For      | mat                                    |  |
|       | Converter1 Widget current power state |                            |  |  |
|       | V                                     | /alue                      | Name                                   |  |
|       | 11b                                   |                            |  |  |
| 13:12 | Convertor1 Widget I                   | PwrSt Req                  |  |  |
|       | Format:                               | Audio Power State For      | rmat                                   |  |
|       | Converter1 Widget p                   | ower state that was requ   | ested by audio software                |  |
|       | V                                     | /alue                      | Name                                   |  |
|       | 11b                                   |                            |  |  |
| 11:10 | PinD Widget PwrSt (                   | Curr                       |  |  |
|       | Format:                               | Audio Power State For      | rmat                                   |  |
|       | PinD Widget current                   | power stateFor DP MST t    | his represents Device3 power state     |  |
|       | V                                     | /alue                      | Name                                   |  |
|       | 11b                                   |                            |  |  |
| 9:8   | PinD Widget PwrSt S                   | Set                        |  |  |
|       | Format:                               | Audio Power State For      | mat                                    |  |
|       | PinD Widget power s                   | state that was setFor DP N | AST this represents Device3 power stat |  |
|       | V                                     | /alue                      | Name                                   |  |



|     |   | AUD_PWR                      | ST                                      |  |  |  |
|-----|---|------------------------------|---|--|--|--|
|     | 11b   |                              |   |  |  |  |
| 7:6 | PinC Widget PwrSt Co  | urr                          |   |  |  |  |
|     | Format:   | Audio Power State For        | rmat                                    |  |  |  |
|     | PinC Widget current p   | ower stateFor DP MST t       | his represents Device2 power state      |  |  |  |
|     | Va  | alue                         | Name                                    |  |  |  |
|     | 11b   |                              |   |  |  |  |
| 5:4 | PinC Widget PwrSt Se  | et                           |   |  |  |  |
|     | Format:   | <b>Audio Power State For</b> | rmat                                    |  |  |  |
|     | PinC Widget power st  | ate that was setFor DP N     | AST this represents Device2 power state |  |  |  |
|     | Va  | alue                         | Name                                    |  |  |  |
|     | 11b   |                              |   |  |  |  |
| 3:2 | PinB Widget PwrSt C   | PinB Widget PwrSt Curr       |   |  |  |  |
|     | Format:   | <b>Audio Power State For</b> | rmat                                    |  |  |  |
|     | PinB Widget current power stateFor DP MST this represents Device1 power state |                              |   |  |  |  |
|     | Va  | alue                         | Name                                    |  |  |  |
|     | 11b   |                              |   |  |  |  |
| 1:0 | PinB Widget PwrSt Set   |                              |   |  |  |  |
|     | Format:   | Audio Power State For        | rmat                                    |  |  |  |
|     | PinB Widget power sta   | ate that was setFor DP M     | IST this represents Device1 power state |  |  |  |
|     | Va  | alue                         | Name                                    |  |  |  |
|     | 11b   |                              |   |  |  |  |



#### AUD\_RID

|  |  | AUD_RID  |   |  |  |
|--|--|--|---|--|--|
| Register   | Space:   | MMIO: 0/2/0  |   |  |  |
| Source:  |  | BSpec  | BSpec   |  |  |
| Access:  |  | RO   | RO  |  |  |
| Size (in l   | oits):   | 32   |   |  |  |
| Address  | :  | 65024h-65027h  |   |  |  |
| Name:  |  | Audio Revision ID Read Only                          |   |  |  |
| ShortNa  | me:  | AUD_RID_RO   |   |  |  |
| Power:   |  | off/on   |   |  |  |
| Reset:   |  | soft   |   |  |  |
| These v  | alues a  | re returned from the device as the Revision ID res   | sponse to a Get Root Node command.                |  |  |
| DWord  | Bit  | Descr  | iption  |  |  |
| 0  | 31:24  | Reserved   |   |  |  |
|  | 23:20  | Major Revision                                       |   |  |  |
|  |  | Default Value:                                       | 1h  |  |  |
|  | of the HD Audio Spec to which the codec is fully ce. |  |   |  |  |
|  | 19:16  | Minor Revision                                       |   |  |  |
|  |  | Default Value:                                       | 0h  |  |  |
|  |  | •  | al) or dot number of the HD Audio Spec to which   |  |  |
|  |  | the codec is fully compliant. This field is hardwire | ed within the device.                             |  |  |
|  | 15:8   | Revision ID  |   |  |  |
|  |  | Default Value:                                       | 00h   |  |  |
|  |  | The vendor revision number for this given Device     | e ID. This field is hardwired within the device.  |  |  |
|  | 7:0  | Stepping ID  |   |  |  |
|  |  | Default Value:                                       | 00h   |  |  |
| An optional vendor stepping number within the given Revision ID. The the device. |  |  | given Revision ID. This field is hardwired within |  |  |



## AUD\_VID\_DID

|  |                 | AUD_VID_DID  |                      |  |  |
|--|-----------------|--|----------------------|--|--|
| Register Space:  |                 | MMIO: 0/2/0  |                      |  |  |
| Source:  |                 | BSpec  |                      |  |  |
| Access:  |                 | RO   |                      |  |  |
| Size (in b   | oits):          | 32   |                      |  |  |
| Address:   |                 | 65020h-65023h  |                      |  |  |
| Name:  |                 | Audio Vendor ID / Device ID Read Only  |                      |  |  |
| ShortNa  | me:             | AUD_VID_DID_RO   |                      |  |  |
| Power:   |                 | off/on   |                      |  |  |
| Reset:   |                 | soft   |                      |  |  |
| These v  | alues a         | re returned from the device as the Vendor ID/ Device ID response to a Ge                       | t Root Node command. |  |  |
| DWord  | Bit             | Description  |                      |  |  |
| 0  | 31:16 Vendor ID |  |                      |  |  |
|  |                 | Default Value: 8086h   |                      |  |  |
|  |                 | Used to identify the codec within the PnP system. This field is hardwired                      | within the device.   |  |  |
|  | 15:8            | Device ID Upper byte   |                      |  |  |
|  |                 | Default Value:   | 28h                  |  |  |
| Constant used to identify the codec within the hardware. |                 | Constant used to identify the codec within the PnP system. This field is shardware.            | et by the device     |  |  |
|  | 7:0             | Device ID Lower byte   |                      |  |  |
|  |                 | Description  |                      |  |  |
|  |                 | Constant used to identify the codec within the PnP system. This field is set by fuse download. |                      |  |  |



#### AUDIO\_PIN\_BUF\_CTL

AUDIO\_PIN\_BUF\_CTL

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 48414h-48417h

Name: Audio Pins Buffer Control ShortName: AUDIO\_PIN\_BUF\_CTL

Power: PG0 Reset: soft

This register controls the display audio pins I/O buffers.

| DWord | Bit   | Description                                 |         |  |
|-------|-------|---|---------|--|
| 0     | 31    | Enable This field enables the audio buffer. |         |  |
|       |       | Value                                       | Name    |  |
|       |       | 0b  | Disable |  |
|       |       | 1b  | Enable  |  |
|       | 30    | Reserved                                    |         |  |
|       | 29:28 | Hysteresis                                  |         |  |
|       | 27    | Reserved                                    |         |  |
|       | 26:24 | Spare                                       |         |  |
|       | 23:21 | Reserved                                    |         |  |
|       | 20:16 | Pulldown Strength                           |         |  |
|       | 15:12 | Pulldown Slew                               |         |  |
|       | 11:9  | Reserved                                    |         |  |
|       | 8:4   | Pullup Strength                             |         |  |
|       | 3:0   | Pullup Slew                                 |         |  |



#### **Audio Codec Interrupt Definition**

**Audio Codec Interrupt Definition** 

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 44480h-4448Fh

Name: Audio Codec Interrupts

ShortName: AUD\_INTERRUPT

Power: PG0 Reset: soft

This table indicates which events are mapped to each bit of the Audio Codec Interrupt registers.

0x44480 = ISR

0x44484 = IMR

0x44488 = IIR

| 0x44488<br>0x4448C  |   |   |  |  |  |
|---|---|---|--|--|--|
| DWord   | Bit   | Description   |  |  |  |
| 0   | 31  | Audio_Power_State_change_DDI_D  The ISR is an active high pulse when there is a power state change for audio for DDI D.     |  |  |  |
|   | 30  | Audio_Power_State_change_DDI_C The ISR is an active high pulse when there is a power state change for audio for DDI C.      |  |  |  |
| 29 Audio_Power_State_change_DDI_B The ISR is an active high pulse when there is a power state change for audio for DDI B. |   |   |  |  |  |
|   | 28 Audio_Power_State_change_WD_0  |   |  |  |  |
|   |   | Description   |  |  |  |
| The ISR is an active high pulse when there is a power state change for audio for WD (                                     |   |   |  |  |  |
|   | 27  | Audio_Power_State_change_WD_1 The ISR is an active high pulse when there is a power state change for audio for WD 1.        |  |  |  |
|   | Audio_Function_Group_Power_State_change  The ISR is an active high pulse when there is a power state change for audio of function group widget. |   |  |  |  |
|   | 25  | Audio_Conv1_Power_State_change  The ISR is an active high pulse when there is a power state change for audio of Converter 1 |  |  |  |

widget.



| 1   | Audio Codec Interrupt Definition   |  |   |
|---|--|--|---|
| 24  | Audio Com/2 Dower State shares   |  |   |
| 24  | Audio_Conv2_Power_State_change The ISR is an active high pulse when there is a power state change for audio of Converter 2 widget. |  |   |
| 23  | Audio_Conv3_Power_State_change The ISR is an active high pulse when there is a power state change for audio of Converter 3 widget. |  |   |
| 22  | Audio_Conv4_Power_State_change The ISR is an active high pulse when there is a power state change for audio of Converter 4 widget. |  |   |
| 21  | Spare 21   |  |   |
| 20  | Spare 20   |  |   |
| 19  | Spare 19   |  |   |
| 18 Audio_Ramfull_error_WD_1 The ISR is an active high level indicating an overflow in the Audio Wireless slice 1 RA   |  |  |   |
| 17  | Audio_Ramfull_error_WD_0  The ISR is an active high level indicating an overflow in the Audio Wireless slice 0 RAM.                |  |   |
| 16  | Reserved   |  |   |
| 15  | Reserved   |  |   |
| 14  | Reserved   |  |   |
| 13  | Reserved   |  |   |
| 12  | Audio_Power_State_change_DDI_E  The ISR is an active high pulse when there is a power state change for audio for DDI E.            |  |   |
| 11 Audio_Power_State_change_DDI_F The ISR is an active high pulse when there is a power state change for audio for DDI F  10:9 Unused_Int_10_9 These interrupts are currently unused. |  |  |   |
|   |  |  | 8 |
| 7   | Reserved   |  |   |



|   | <b>Audio Codec Interrupt Definition</b>   |  |  |  |
|---|---|--|--|--|
| 6   | Reserved  |  |  |  |
| 5   | Reserved  |  |  |  |
| 4:3 Unused_Int_4_3 These interrupts are currently unused. |   |  |  |  |
| 2   | Reserved  |  |  |  |
| 1   | Reserved  |  |  |  |
| 0   | Audio_Mailbox_Write The ISR is an active high pulse when there is a write to any of the four Audio Mail box verbs in vendor defined node ID 8 |  |  |  |



#### **Auto Draw End Offset**

3DPRIM\_END\_OFFSET - Auto Draw End Offset

Register Space: MMIO: 0/2/0
Source: RenderCS
Access: R/W

Size (in bits): 32

Address: 02420h-02423h

Name: Auto Draw End Offset

ShortName: 3DPRIM\_END\_OFFSET\_RCSUNIT\_BE\_GEOMETRY

Address: 18420h-18423h

Name: Auto Draw End Offset

ShortName: 3DPRIM\_END\_OFFSET\_POCSUNIT\_BE\_GEOMETRY

Address: 02420h-02423h

Name: Auto Draw End Offset

ShortName: 3DPRIM\_END\_OFFSET\_RCSUNIT\_BE

Address: 18420h-18423h

Name: Auto Draw End Offset

ShortName: 3DPRIM\_END\_OFFSET\_POCSUNIT\_BE

| DWord | Bit  | Description   |  |  |  |  |
|-------|------|---|--|--|--|--|
| 0     | 31:0 | End Offset  |  |  |  |  |
|       |      | Format: U32   |  |  |  |  |
|       |      | This register is used to store the end offset value used by the Vertex Fetch to determine when to |  |  |  |  |
|       |      | stop processing the 3D_PRIMITIVE command. This register is valid when the End Offset Enable is    |  |  |  |  |
|       |      | set in the 3D_PRIMITIVE command.  |  |  |  |  |



#### **Auxiliary Table Base Address Higher**

# AUX\_TABLE\_BASE\_ADDR\_HIGH - Auxiliary Table Base Address Higher

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Specified the Upper 32 bits of the Aux table Base address for Memory Compression.;

| DWord | Bit  | Description                     |  |  |
|-------|------|---------------------------------|--|--|
| 0     | 31:0 | Aux Table Base Address Higher   |  |  |
|       |      | Default Value: 000000000000000b |  |  |



#### **Auxiliary Table Base Address Lower**

## AUX\_TABLE\_BASE\_ADDR\_LOW - Auxiliary Table Base Address

Lower

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Specified the Lower 32 bits of the Aux table Base address for Memory Compression.;

| DWord | Bit  | Description                     |  |  |
|-------|------|---------------------------------|--|--|
| 0     | 31:0 | Aux Table Base Address Lower    |  |  |
|       |      | Default Value: 000000000000000b |  |  |



#### **Batch Address Difference Register**

**BB\_ADDR\_DIFF** - Batch Address Difference Register

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02154h-02157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_RCSUNIT

Address: 18154h-18157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_POCSUNIT

Address: 22154h-22157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_BCSUNIT

Address: 1C0154h-1C0157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_VCSUNIT0

Address: 1C4154h-1C4157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_VCSUNIT1

Address: 1C8154h-1C8157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_VECSUNIT0

Address: 1D0154h-1D0157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_VCSUNIT2

Address: 1D4154h-1D4157h



**BB\_ADDR\_DIFF** - **Batch Address Difference Register** 

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_VCSUNIT3

Address: 1D8154h-1D8157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_VECSUNIT1

Address: 1E0154h-1E0157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_VCSUNIT4

Address: 1E4154h-1E4157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_VCSUNIT5

Address: 1E8154h-1E8157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_VECSUNIT2

Address: 1F0154h-1F0157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_VCSUNIT6

Address: 1F4154h-1F4157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_VCSUNIT7

Address: 1F8154h-1F8157h

Name: Batch Address Difference Register

ShortName: BB\_ADDR\_DIFF\_VECSUNIT3

This register contains the difference between the start of the last batch and where the last initiated Batch Buffer is currently fetching commands.

**Programming Notes** 

**Programming Restriction:** 



#### 



#### **Batch Buffer Head Pointer Preemption Register**

# BB\_PREEMPT\_ADDR - Batch Buffer Head Pointer Preemption Register

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02148h-0214Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_RCSUNIT

Address: 18148h-1814Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_POCSUNIT

Address: 22148h-2214Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_BCSUNIT

Address: 1C0148h-1C014Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_VCSUNIT0

Address: 1C4148h-1C414Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_VCSUNIT1

Address: 1C8148h-1C814Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_VECSUNIT0

Address: 1D0148h-1D014Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_VCSUNIT2



# BB\_PREEMPT\_ADDR - Batch Buffer Head Pointer Preemption Register

Address: 1D4148h-1D414Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_VCSUNIT3

Address: 1D8148h-1D814Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_VECSUNIT1

Address: 1E0148h-1E014Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_VCSUNIT4

Address: 1E4148h-1E414Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_VCSUNIT5

Address: 1E8148h-1E814Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_VECSUNIT2

Address: 1F0148h-1F014Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_VCSUNIT6

Address: 1F4148h-1F414Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_VCSUNIT7

Address: 1F8148h-1F814Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_VECSUNIT3

**Description** 

This register gets updated with the DWord-aligned graphics memory address of the PREEMPTABLE command



# BB\_PREEMPT\_ADDR - Batch Buffer Head Pointer Preemption Register

in the batch buffer on which preemption has occurred.

This register gets updated with the DWord-aligned graphics memory address of the command following the MI\_BATCH\_START corresponding to the second level batch buffer, when the preemption has occurred in the second level batch buffer.

This register value should be looked at only when the preemption has occurred in the batch buffer. This is indicated by "Ring/Batch Indicator" in "RING\_BUFFER\_HEAD\_PREEMPT\_REG". This register value retains its previous value and doesn't change when the preemption occurs on a preemptable command in ring buffer. Preemption is triggered by valid UHPTR in ring buffer mode of scheduling and by a pending execlist in Exec-List mode of scheduling. This is a global register and context save/restored as part of power context image.

|   | - 1 |  |  |
|---|-----|--|--|
| Preemptable Commands  |     |  |  |
| MI_ARB_CHECK  |     |  |  |
| 3D_PRIMITIVE  |     |  |  |
| GPGPU_WALKER  |     |  |  |
| MEDIA_STATE_FLUSH   |     |  |  |
| PIPE_CONTROL (Only in GPGPU mode of pipeline selection)                           |     |  |  |
| MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)           |     |  |  |
| MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection) |     |  |  |
| Preemptable Commands Source   |     |  |  |

| Ш | Preemptable Commands | Source   |
|---|----------------------|--|
|   | MI_ARB_CHECK         | BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS |
| H |                      |  |

#### **Programming Notes**

**Programming Restriction:** This register should NEVER be programmed by driver, this is for HW internal use only.

| DWord | Bit  | Description  |  |     |  |  |
|-------|------|--|--|-----|--|--|
| 0     | 31:2 | Batch Buffer Head Pointer  |  |     |  |  |
|       |      | Format: GraphicsAddress[31:2]  |  |     |  |  |
|       |      | This field specifies the DWord-aligned Graphics Memory Address of the PREEMPTABLE command in a batch buffer where the Preemption has occurred. |  |     |  |  |
|       | 1:0  | Reserved   |  |     |  |  |
|       |      | Format:  |  | MBZ |  |  |



## **Batch Buffer Head Pointer Register**

| ВЕ              | B_ADDR - Batch Buffer Head Pointer Register |
|-----------------|---|
| Register Space: | MMIO: 0/2/0                                 |
| Source:         | BSpec                                       |
| Access:         | RO  |
| Size (in bits): | 32  |
| Address:        | 02140h-02143h                               |
| Name:           | Batch Buffer Head Pointer Register          |
| ShortName:      | BB_ADDR_RCSUNIT                             |
| Address:        | 18140h-18143h                               |
| Name:           | Batch Buffer Head Pointer Register          |
| ShortName:      | BB_ADDR_POCSUNIT                            |
| Address:        | 22140h-22143h                               |
| Name:           | Batch Buffer Head Pointer Register          |
| ShortName:      | BB_ADDR_BCSUNIT                             |
| Address:        | 1C0140h-1C0143h                             |
| Name:           | Batch Buffer Head Pointer Register          |
| ShortName:      | BB_ADDR_VCSUNITO                            |
| Address:        | 1C4140h-1C4143h                             |
| Name:           | Batch Buffer Head Pointer Register          |
| ShortName:      | BB_ADDR_VCSUNIT1                            |
| Address:        | 1C8140h-1C8143h                             |
| Name:           | Batch Buffer Head Pointer Register          |
| ShortName:      | BB_ADDR_VECSUNITO                           |
| Address:        | 1D0140h-1D0143h                             |
| Name:           | Batch Buffer Head Pointer Register          |
| ShortName:      | BB_ADDR_VCSUNIT2                            |
| Address:        | 1D4140h-1D4143h                             |
| Name:           | Batch Buffer Head Pointer Register          |
| ShortName:      | BB_ADDR_VCSUNIT3                            |
| Address:        | 1D8140h-1D8143h                             |
| Name:           | Batch Buffer Head Pointer Register          |
| ShortName:      | BB_ADDR_VECSUNIT1                           |
| Address:        | 1E0140h-1E0143h                             |



|            | BB_ADDR - Batch Buffer Head Pointer Register |
|------------|--|
| Name:      | Batch Buffer Head Pointer Register           |
| ShortName: | BB_ADDR_VCSUNIT4                             |
| Address:   | 1E4140h-1E4143h                              |
| Name:      | Batch Buffer Head Pointer Register           |
| ShortName: | BB_ADDR_VCSUNIT5                             |
| Address:   | 1E8140h-1E8143h                              |
| Name:      | Batch Buffer Head Pointer Register           |
| ShortName: | BB_ADDR_VECSUNIT2                            |
| Address:   | 1F0140h-1F0143h                              |
| Name:      | Batch Buffer Head Pointer Register           |
| ShortName: | BB_ADDR_VCSUNIT6                             |
| Address:   | 1F4140h-1F4143h                              |
| Name:      | Batch Buffer Head Pointer Register           |
| ShortName: | BB_ADDR_VCSUNIT7                             |
| Address:   | 1F8140h-1F8143h                              |
| Name:      | Batch Buffer Head Pointer Register           |
| ShortName: | BB_ADDR_VECSUNIT3                            |
|            | Pagarintian                                  |

#### **Description**

This field specifies the DWord-aligned Graphics Memory Address of commands being fetched from the first level batch buffer. This register have valid values only when the "Valid" bit is set to'0'.

#### **Programming Notes**

**Programming Restriction:** This register should NEVER be programmed by driver. This is for HW internal use only.

| DWord   | Bit  | Description  |               |  |  |  |  |  |
|---|------|--|---------------|--|--|--|--|--|
| 0   | 31:2 | Batch Buffer Head Pointer  |               |  |  |  |  |  |
|   |      | Format: GraphicsAddress[31:2]  |               |  |  |  |  |  |
|   |      |  | Description ( |  |  |  |  |  |
|   |      | Description  |               |  |  |  |  |  |
|   |      | This field specifies the DWord-aligned Graphics Memory Address of commands being fetched from the first level batch buffer. "Valid" bit will be '0' when there is no active batch buffer and this field has no significance. |               |  |  |  |  |  |
| This field specifies the DWord-aligned Graphics Memory Address of commands being for the most recently initiated batch buffer. This register have valid values only when the bit is set to'0'. Level of the batch buffer is indicated based on the Batch Buffer Stack Poi value in BB_STATE register. |      |  |               |  |  |  |  |  |
|   |      | Stack Pointer holding a value '0' indicates First Level batch buffer.  |               |  |  |  |  |  |



|  | BB_ADDR - Batch Buffer Head Pointer Register |   |  |           |             |  |
|--|--|---|--|-----------|-------------|--|
|  |  | <ul> <li>Stack Pointer holding a value '1' indicates Second Level batch buffer.</li> <li>Stack Pointer holding a value '2' indicates Third Level batch buffer.</li> </ul> |  |           |             |  |
| 1 Reserved   |  |   |  |           |             |  |
|  | Format: MBZ                                  |   |  |           |             |  |
| 0  | 0 Valid Format: U1                           |   |  |           |             |  |
|  |  |   |  |           | U1          |  |
| Value Name Descriptio  |  |   |  |           |             |  |
|  |  |   |  |           | Description |  |
| Oh Invalid [Default] Batch buffer Invalid  1h Valid Batch buffer Valid |  |   |  | r Invalid |             |  |
|  |  |   |  | r Valid   |             |  |



#### **Batch Buffer Per Context Pointer**

| BB | PER | CTX | PTR - | - Batch | Buffer | Per ( | Context Pointer |
|----|-----|-----|-------|---------|--------|-------|-----------------|
|    |     |     |       |         |        |       |                 |

Register Space:

MMIO: 0/2/0

Source:

BSpec

Access:

R/W

Size (in bits):

32

Trusted Type:

32 1

Address:

021C0h-021C3h

Name:

Batch Buffer Per Context Pointer

ShortName:

BB PER CTX PTR RCSUNIT

Address:

181C0h-181C3h

Name:

Batch Buffer Per Context Pointer

ShortName:

BB\_PER\_CTX\_PTR\_POCSUNIT

Address:

221C0h-221C3h

Name:

Batch Buffer Per Context Pointer

ShortName: B

BB\_PER\_CTX\_PTR\_BCSUNIT

Address:

1C01C0h-1C01C3h

Name:

Batch Buffer Per Context Pointer

ShortName:

BB\_PER\_CTX\_PTR\_VCSUNIT0

Address:

1C41C0h-1C41C3h

Name:

Batch Buffer Per Context Pointer

ShortName:

BB\_PER\_CTX\_PTR\_VCSUNIT1

Address:

1C81C0h-1C81C3h

Name:

Batch Buffer Per Context Pointer

ShortName:

BB\_PER\_CTX\_PTR\_VECSUNIT0

Address:

1D01C0h-1D01C3h

Name: ShortName: Batch Buffer Per Context Pointer BB\_PER\_CTX\_PTR\_VCSUNIT2

1D41C0h-1D41C3h

Address: Name:

Batch Buffer Per Context Pointer

ShortName:

BB\_PER\_CTX\_PTR\_VCSUNIT3

Address:

1D81C0h-1D81C3h

Name:

Batch Buffer Per Context Pointer

ShortName:

BB\_PER\_CTX\_PTR\_VECSUNIT1



| ER_CTX_PTR - Batch Buffer Per Context Pointer |
|---|
| 1E01C0h-1E01C3h                               |
| Batch Buffer Per Context Pointer              |
| BB_PER_CTX_PTR_VCSUNIT4                       |
| 1E41C0h-1E41C3h                               |
| Batch Buffer Per Context Pointer              |
| BB_PER_CTX_PTR_VCSUNIT5                       |
| 1E81C0h-1E81C3h                               |
| Batch Buffer Per Context Pointer              |
| BB_PER_CTX_PTR_VECSUNIT2                      |
| 1F01C0h-1F01C3h                               |
| Batch Buffer Per Context Pointer              |
| BB_PER_CTX_PTR_VCSUNIT6                       |
| 1F41C0h-1F41C3h                               |
| Batch Buffer Per Context Pointer              |
| BB_PER_CTX_PTR_VCSUNIT7                       |
| 1F81C0h-1F81C3h                               |
| Batch Buffer Per Context Pointer              |
| BB_PER_CTX_PTR_VECSUNIT3                      |
|   |

This register is used to program the batch buffer address to be executed between context restore and execution of ring/execution list if enabled. This will only get executed due to regular context save/restore and not during power restore. This register is part of the execution list context and will be executed per context. Only supported if execution list is enabled. There is no preempting workloads within the Per Context Batch Buffer.

| Programming Notes  | Source   |
|--|--|
| BlitterCS/VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be programmed for these command streamers.  | BlitterCS, VideoCS,<br>VideoCS2,<br>VideoEnhancementCS |
| Render CS: Per Context Batch Buffer execution must not look at the MI_RS_CONTROL or Wait For Event status that are restored for the corresponding context.  Ex: A context with MI_RS_CONTROL status with RS disabled doesn't stop Render CS from triggering Resource Streamer to execute Per Context Batch Buffer when "RS Enabled Batch Buffer Per Context" is set. | RenderCS   |
| RenderCS: The following commands are not supported within a Per Context Batch Buffer:  Command Name  MI_WAIT_FOR_EVENT  MI_ARB_CHECK   | RenderCS   |



## **BB\_PER\_CTX\_PTR** - Batch Buffer Per Context Pointer

| MI_REPORT_HEAD  |
|---|
| MI_URB_ATOMIC_ALLOC   |
| MI_SUSPEND_FLUSH  |
| MI_TOPOLOGY_FILTER  |
| MI_SET_CONTEXT  |
| MI_URB_CLEAR  |
| MI_SEMAPHORE_WAIT (Memory Poll Mode). Note: MI_SEMAPHORE_WAIT in register poll mode is supported. |
| MI_SEMAPHORE_SIGNAL   |
| MI_BATCH_BUFFER_START   |
| MI_CONDITIONAL_BATCH_BUFFER_END   |
| MEDIA_OBJECT_WALKER   |
| GPGPU_WALKER  |
| 3DPRIMITIVE   |
| 3DSTATE_BINDING_TABLE_POINTERS_VS   |
| 3DSTATE_BINDING_TABLE_POINTERS_HS   |
| 3DSTATE_BINDING_TABLE_POINTERS_DS   |
| 3DSTATE_BINDING_TABLE_POINTERS_GS   |
| 3DSTATE_BINDING_TABLE_POINTERS_PS   |
| 3DSTATE_CONSTANT_VS   |
| 3DSTATE_CONSTANT_GS   |
| 3DSTATE_CONSTANT_PS   |
| 3DSTATE_CONSTANT_HS   |
| 3DSTATE_CONSTANT_DS   |
| PIPECONTROL   |

| DWord | Bit   | Description  |  |  |  |  |
|-------|-------|--|--|--|--|--|
| 0     | 31:12 | Batch Buffer Per Context Address   |  |  |  |  |
|       |       | Format: U20  |  |  |  |  |
|       |       | Pointer to the Context in memory to be executed as a batch.  |  |  |  |  |
|       | 11:3  | Reserved   |  |  |  |  |
|       |       | Format: MBZ  |  |  |  |  |
|       | 2     | FORCE BB_PER_CTX_PTR  On detecting a context restore (not lite restore) with head pointer equals to tail pointer command stream optimizes context switch process by not doing engine context restore context save for the corresponding context.  As part of this optimization command stream doesn't execute batch buffer per context |  |  |  |  |



| В | BB_PER_CTX_PTR - Batch Buffer Per Context Pointer  |  |   |                        |  |
|---|--|--|---|------------------------|--|
|   | (BB_PER_CTX_PTR). Setting this bit allows command stream to execute BB_PER_CTX_PT even o context restore flows with head pointer equals to tail pointer.    Value   Name   Description |  |   |                        |  |
|   |  |  |   |                        |  |
|   | 0  | Command stream does not execute BB_PER_CTX_PTR on context restore  [Default] with head pointer equals to tail pointer. |   |                        |  |
|   | 1  |  | Command stream does execute BB_PER_CTX_PTR on context restore with head pointer equals to tail pointer. |                        |  |
| 1 | Reserve  | Reserved   |   |                        |  |
| 0 | Batch E  | Buffer Per (   | Context Valid   |                        |  |
|   | Forma  | Format: U1   |   |                        |  |
|   | If set, the command stream will execute the context from the <b>Batch Buffer Per Context Address</b> prior to the execution of actual submitted workloads.                             |  |   | tch Buffer Per Context |  |



### **Batch Buffer Start Head Pointer Register**

**BB\_START\_ADDR** - Batch Buffer Start Head Pointer Register

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02150h-02153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_RCSUNIT

Address: 18150h-18153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_POCSUNIT

Address: 22150h-22153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_BCSUNIT

Address: 1C0150h-1C0153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_VCSUNIT0

Address: 1C4150h-1C4153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_VCSUNIT1

Address: 1C8150h-1C8153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_VECSUNIT0

Address: 1D0150h-1D0153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_VCSUNIT2

Address: 1D4150h-1D4153h



**BB\_START\_ADDR** - Batch Buffer Start Head Pointer Register

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_VCSUNIT3

Address: 1D8150h-1D8153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_VECSUNIT1

Address: 1E0150h-1E0153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_VCSUNIT4

Address: 1E4150h-1E4153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_VCSUNIT5

Address: 1E8150h-1E8153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_VECSUNIT2

Address: 1F0150h-1F0153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_VCSUNIT6

Address: 1F4150h-1F4153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_VCSUNIT7

Address: 1F8150h-1F8153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB\_START\_ADDR\_VECSUNIT3

This register contains the address specified in the last MI\_BATCH\_BUFFER\_START command executed for the first level batch buffer or chained first level batch buffer.

**Programming Notes** 

Programming Restriction: This register should NEVER be programmed by driver, this is for HW internal use



# BB\_START\_ADDR - Batch Buffer Start Head Pointer Register only. Dword Bit Description 31:2 Batch Buffer Start Head Pointer Format: GraphicsAddress[31:2] This field specifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer starting address. 1:0 Reserved Format: MBZ



#### **Batch Buffer Start Upper Head Pointer Register**

BB\_START\_ADDR\_UDW - Batch Buffer Start Upper Head Pointer Register

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02170h-02173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_RCSUNIT

Address: 18170h-18173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_POCSUNIT

Address: 22170h-22173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_BCSUNIT

Address: 1C0170h-1C0173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VCSUNIT0

Address: 1C4170h-1C4173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VCSUNIT1

Address: 1C8170h-1C8173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VECSUNIT0

Address: 1D0170h-1D0173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VCSUNIT2



# BB\_START\_ADDR\_UDW - Batch Buffer Start Upper Head Pointer Register

Address: 1D4170h-1D4173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VCSUNIT3

Address: 1D8170h-1D8173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VECSUNIT1

Address: 1E0170h-1E0173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VCSUNIT4

Address: 1E4170h-1E4173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VCSUNIT5

Address: 1E8170h-1E8173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VECSUNIT2

Address: 1F0170h-1F0173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VCSUNIT6

Address: 1F4170h-1F4173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VCSUNIT7

Address: 1F8170h-1F8173h

Name: Batch Buffer Start Upper Head Pointer Register

ShortName: BB\_START\_ADDR\_UDW\_VECSUNIT3

This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space specified in the last MI\_START\_BATCH\_BUFFER command.



# BB\_START\_ADDR\_UDW - Batch Buffer Start Upper Head Pointer Register

| Register  |                               |          |                        |     |  |
|---|-------------------------------|----------|------------------------|-----|--|
|   |                               | Prog     | ramming Notes          |     |  |
| <b>Programming Restriction:</b> This register should NEVER be programmed by driver, this is for HW internal use only. |                               |          |                        |     |  |
| DWord   | Bit                           |          | Description            |     |  |
| 0   | 31:16                         | Reserved |                        |     |  |
|   |                               | Format:  |                        | MBZ |  |
|   | 15:0 Head Pointer Upper DWORD |          |                        |     |  |
|   |                               | Format:  | GraphicsAddress[47:32] |     |  |



# **Batch Buffer State Register**

|                 | BB_STATE - Batch Buffer State Register |
|-----------------|--|
| Register Space: | MMIO: 0/2/0                            |
| Source:         | BSpec                                  |
| Access:         | RO                                     |
| Size (in bits): | 32                                     |
| Address:        | 02110h-02113h                          |
| Name:           | Batch Buffer State Register            |
| ShortName:      | BB_STATE_RCSUNIT                       |
| Address:        | 18110h-18113h                          |
| Name:           | Batch Buffer State Register            |
| ShortName:      | BB_STATE_POCSUNIT                      |
| Address:        | 22110h-22113h                          |
| Name:           | Batch Buffer State Register            |
| ShortName:      | BB_STATE_BCSUNIT                       |
| Address:        | 1C0110h-1C0113h                        |
| Name:           | Batch Buffer State Register            |
| ShortName:      | BB_STATE_VCSUNIT0                      |
| Address:        | 1C4110h-1C4113h                        |
| Name:           | Batch Buffer State Register            |
| ShortName:      | BB_STATE_VCSUNIT1                      |
| Address:        | 1C8110h-1C8113h                        |
| Name:           | Batch Buffer State Register            |
| ShortName:      | BB_STATE_VECSUNIT0                     |
| Address:        | 1D0110h-1D0113h                        |
| Name:           | Batch Buffer State Register            |
| ShortName:      | BB_STATE_VCSUNIT2                      |
| Address:        | 1D4110h-1D4113h                        |
| Name:           | Batch Buffer State Register            |
| ShortName:      | BB_STATE_VCSUNIT3                      |
| Address:        | 1D8110h-1D8113h                        |
| Name:           | Batch Buffer State Register            |
| ShortName:      | BB_STATE_VECSUNIT1                     |
| Address:        | 1E0110h-1E0113h                        |



|            | BB_STATE - Batch Buffer State Register |
|------------|--|
| Name:      | Batch Buffer State Register            |
| ShortName: | BB_STATE_VCSUNIT4                      |
| Address:   | 1E4110h-1E4113h                        |
| Name:      | Batch Buffer State Register            |
| ShortName: | BB_STATE_VCSUNIT5                      |
| Address:   | 1E8110h-1E8113h                        |
| Name:      | Batch Buffer State Register            |
| ShortName: | BB_STATE_VECSUNIT2                     |
| Address:   | 1F0110h-1F0113h                        |
| Name:      | Batch Buffer State Register            |
| ShortName: | BB_STATE_VCSUNIT6                      |
| Address:   | 1F4110h-1F4113h                        |
| Name:      | Batch Buffer State Register            |
| ShortName: | BB_STATE_VCSUNIT7                      |
| Address:   | 1F8110h-1F8113h                        |
| Name:      | Batch Buffer State Register            |
| ShortName: | BB_STATE_VECSUNIT3                     |
|            |  |

#### **Description**

This register contains the attributes of the current batch buffer initiated from the Ring Buffer.

This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI\_BATCH\_BUFFER\_START command when initiating a batch buffer. This register is saved and restored with context.

#### **Programming Notes**

Contents of this register are valid only when "Valid" bit in BB\_ADDR register is set.

| DWord | Bit                    | Description  |                                |     |  |
|-------|------------------------|--|--------------------------------|-----|--|
| 0     | 31:10                  | Reserved   |                                |     |  |
|       |                        | Format:  |                                | MBZ |  |
|       | 9                      | POSH Start   |                                |     |  |
|       |                        | Exists If: //RCS, POCS   |                                |     |  |
|       |                        | This bit reflects the POSH Start value programmed by the active first level  |                                |     |  |
|       |                        | MI_BATCH_BUFFER_START command.   |                                |     |  |
|       |                        |  |                                |     |  |
|       | 8                      | POSH Enable  |                                |     |  |
|       | Exists If: //RCS, POCS |  |                                |     |  |
|       |                        | This bit reflects the POSH Enable value programmed by the active first level |                                |     |  |
|       |                        | MI_BATCH_BUFFER_START command.   | MI_BATCH_BUFFER_START command. |     |  |



|     | BB_STATE - Batch Buffer State Register |   |                        |  |  |
|-----|--|---|------------------------|--|--|
|     |  |   |                        |  |  |
| 7   | Reserve                                | ed  |                        |  |  |
|     | Format                                 | :   |                        | MBZ  |  |
| 6   | Clear C                                | Clear Command Buffer Enable               |                        |  |  |
|     | Source                                 | :   | Re                     | enderCS  |  |
|     | Format                                 | :   | U1                     | 1  |  |
|     |  | ne batch buffer is<br>s an offset into th |                        | m the Write Once area. The address of the batch                                |  |
| 6   | Reserve                                | ed  |                        |  |  |
|     | Source                                 | : BlitterCS, \                            | /ideoCS, VideoCS2, V   | /ideoEnhancementCS   |  |
|     | Format                                 | :: MBZ                                    |                        |  |  |
| 5   | Addres                                 | s Space Indicato                          | r                      |  |  |
|     |  | -   |                        |  |  |
|     |  |   |                        | space indicator security level and may not be the using MI_BATCH_BUFFER_START. |  |
|     | Value                                  | Name                                      |                        | Description  |  |
|     | 0h                                     | GGTT [Default]                            | This Batch buffer is I | located in GGTT memory and is privileged                                       |  |
|     | 1h                                     | PPGTT                                     | This Batch buffer is I | located in PPGTT memory and is non-privileged.                                 |  |
| 4   | Reserve                                | ed  |                        |  |  |
| 4   | Reserve                                | ed  |                        |  |  |
|     | Source                                 | :   |                        | BlitterCS  |  |
|     | Exists I                               | f:  |                        | //BCS  |  |
|     | Format: MBZ                            |   |                        | MBZ  |  |
| 3:2 | Reserve                                | ed  |                        |  |  |
|     | Format                                 | :   |                        | MBZ  |  |
| 1:0 | Reserve                                | ed  |                        |  |  |



#### **Batch Buffer Upper Head Pointer Preemption Register**

## BB\_PREEMPT\_ADDR\_UDW - Batch Buffer Upper Head Pointer Preemption Register

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0216Ch-0216Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_RCSUNIT

Address: 1816Ch-1816Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_POCSUNIT

Address: 2216Ch-2216Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_BCSUNIT

Address: 1C016Ch-1C016Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_VCSUNIT0

Address: 1C416Ch-1C416Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_VCSUNIT1

Address: 1C816Ch-1C816Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_VECSUNIT0

Address: 1D016Ch-1D016Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_VCSUNIT2



# BB\_PREEMPT\_ADDR\_UDW - Batch Buffer Upper Head Pointer Preemption Register

Address: 1D416Ch-1D416Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_VCSUNIT3

Address: 1D816Ch-1D816Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_VECSUNIT1

Address: 1E016Ch-1E016Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_VCSUNIT4

Address: 1E416Ch-1E416Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_VCSUNIT5

Address: 1E816Ch-1E816Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_VECSUNIT2

Address: 1F016Ch-1F016Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_VCSUNIT6

Address: 1F416Ch-1F416Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_VCSUNIT7

Address: 1F816Ch-1F816Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB\_PREEMPT\_ADDR\_UDW\_VECSUNIT3

This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the last preempted batch buffer. This register follows the same rules as the



## BB\_PREEMPT\_ADDR\_UDW - Batch Buffer Upper Head Pointer Preemption Register

BB\_PREEMPT\_ADDR register.

| _       |       |        |        |
|---------|-------|--------|--------|
| Pron    | ıramn | nina   | Notes  |
| 1 1 0 0 |       | IIII G | 140163 |

**Programming Restriction:** This register should NEVER be programmed by driver, this is for HW internal use only.

| DWord | Bit   | Description                           |  |  |  |
|-------|-------|---------------------------------------|--|--|--|
| 0     | 31:16 | Reserved                              | Reserved   |  |  |
|       |       | Format:                               | Format: MBZ  |  |  |
|       | 15:0  | Batch Buffer Head Pointer Upper DWORD |  |  |  |
|       |       | Format: GraphicsAddress[47:32]        |  |  |  |
|       |       | •                                     | specifies the 4GB aligned base address of gfx 4GB virtual address space within the bit virtual address space of the last preempted batch buffer. |  |  |



## **Batch Buffer Upper Head Pointer Register**

| BB_ADD          | R_UDW - Batch Buffer Upper Head Pointer Register |
|-----------------|--|
| Register Space: | MMIO: 0/2/0                                      |
| Source:         | BSpec  |
| Access:         | RO   |
| Size (in bits): | 32   |
| Address:        | 02168h-0216Bh                                    |
| Name:           | Batch Buffer Upper Head Pointer Register         |
| ShortName:      | BB_ADDR_UDW_RCSUNIT                              |
| Address:        | 18168h-1816Bh                                    |
| Name:           | Batch Buffer Upper Head Pointer Register         |
| ShortName:      | BB_ADDR_UDW_POCSUNIT                             |
| Address:        | 22168h-2216Bh                                    |
| Name:           | Batch Buffer Upper Head Pointer Register         |
| ShortName:      | BB_ADDR_UDW_BCSUNIT                              |
| Address:        | 1C0168h-1C016Bh                                  |
| Name:           | Batch Buffer Upper Head Pointer Register         |
| ShortName:      | BB_ADDR_UDW_VCSUNIT0                             |
| Address:        | 1C4168h-1C416Bh                                  |
| Name:           | Batch Buffer Upper Head Pointer Register         |
| ShortName:      | BB_ADDR_UDW_VCSUNIT1                             |
| Address:        | 1C8168h-1C816Bh                                  |
| Name:           | Batch Buffer Upper Head Pointer Register         |
| ShortName:      | BB_ADDR_UDW_VECSUNIT0                            |
| Address:        | 1D0168h-1D016Bh                                  |
| Name:           | Batch Buffer Upper Head Pointer Register         |
| ShortName:      | BB_ADDR_UDW_VCSUNIT2                             |
| Address:        | 1D4168h-1D416Bh                                  |
| Name:           | Batch Buffer Upper Head Pointer Register         |
| ShortName:      | BB_ADDR_UDW_VCSUNIT3                             |
| Address:        | 1D8168h-1D816Bh                                  |
| Name:           | Batch Buffer Upper Head Pointer Register         |
| ShortName:      | BB_ADDR_UDW_VECSUNIT1                            |
| Address:        | 1E0168h-1E016Bh                                  |



#### **BB\_ADDR\_UDW** - Batch Buffer Upper Head Pointer Register

Name: Batch Buffer Upper Head Pointer Register

ShortName: BB\_ADDR\_UDW\_VCSUNIT4

Address: 1E4168h-1E416Bh

Name: Batch Buffer Upper Head Pointer Register

ShortName: BB\_ADDR\_UDW\_VCSUNIT5

Address: 1E8168h-1E816Bh

Name: Batch Buffer Upper Head Pointer Register

ShortName: BB\_ADDR\_UDW\_VECSUNIT2

Address: 1F0168h-1F016Bh

Name: Batch Buffer Upper Head Pointer Register

ShortName: BB\_ADDR\_UDW\_VCSUNIT6

Address: 1F4168h-1F416Bh

Name: Batch Buffer Upper Head Pointer Register

ShortName: BB\_ADDR\_UDW\_VCSUNIT7

Address: 1F8168h-1F816Bh

Name: Batch Buffer Upper Head Pointer Register

ShortName: BB\_ADDR\_UDW\_VECSUNIT3

#### **Description**

This register specifies the upper 32 bits of the 4GB aligned base address, within the 64-bit host virtual address space of the commands being fetched from the first level batch buffer. This register has valid values only when the "Valid" bit in BB\_ADDR is set to "1'.

GraphicsAddress is 64-bit value [63:0], but only a portion of it is used by hardware. The uppermost reserved bits are ignored and MBZ.

#### **Programming Notes**

This register should NEVER be programmed by driver. This is for HW internal use only.

| DWord | Bit   | Description                           |                        |     |
|-------|-------|---------------------------------------|------------------------|-----|
| 0     | 31:16 | Reserved                              |                        |     |
|       |       | Format:                               |                        | MBZ |
|       | 15:0  | Batch Buffer Head Pointer Upper DWORD |                        |     |
|       |       | Format:                               | GraphicsAddress[47:32] |     |



## **Batch Offset Register**

| BB_OFFSET - Batch Offset Register |                       |  |  |
|-----------------------------------|-----------------------|--|--|
| Register Space:                   | MMIO: 0/2/0           |  |  |
| Source:                           | BSpec                 |  |  |
| Access:                           | R/W                   |  |  |
| Size (in bits):                   | 32                    |  |  |
| Address:                          | 02158h-0215Bh         |  |  |
| Name:                             | Batch Offset Register |  |  |
| ShortName:                        | BB_OFFSET_RCSUNIT     |  |  |
| Address:                          | 18158h-1815Bh         |  |  |
| Name:                             | Batch Offset Register |  |  |
| ShortName:                        | BB_OFFSET_POCSUNIT    |  |  |
| Address:                          | 22158h-2215Bh         |  |  |
| Name:                             | Batch Offset Register |  |  |
| ShortName:                        | BB_OFFSET_BCSUNIT     |  |  |
| Address:                          | 1C0158h-1C015Bh       |  |  |
| Name:                             | Batch Offset Register |  |  |
| ShortName:                        | BB_OFFSET_VCSUNIT0    |  |  |
| Address:                          | 1C4158h-1C415Bh       |  |  |
| Name:                             | Batch Offset Register |  |  |
| ShortName:                        | BB_OFFSET_VCSUNIT1    |  |  |
| Address:                          | 1C8158h-1C815Bh       |  |  |
| Name:                             | Batch Offset Register |  |  |
| ShortName:                        | BB_OFFSET_VECSUNIT0   |  |  |
| Address:                          | 1D0158h-1D015Bh       |  |  |
| Name:                             | Batch Offset Register |  |  |
| ShortName:                        | BB_OFFSET_VCSUNIT2    |  |  |
| Address:                          | 1D4158h-1D415Bh       |  |  |



|                  | BB_OFFSET - Batch Offset Regist  | er     |
|------------------|--|--------|
| Name:            | Batch Offset Register  |        |
| ShortName:       | BB_OFFSET_VCSUNIT3   |        |
| Address:         | 1D8158h-1D815Bh  |        |
| Name:            | Batch Offset Register  |        |
| ShortName:       | BB_OFFSET_VECSUNIT1  |        |
| Address:         | 1E0158h-1E015Bh  |        |
| Name:            | Batch Offset Register  |        |
| ShortName:       | BB_OFFSET_VCSUNIT4   |        |
| Address:         | 1E4158h-1E415Bh  |        |
| Name:            | Batch Offset Register  |        |
| ShortName:       | BB_OFFSET_VCSUNIT5   |        |
| Address:         | 1E8158h-1E815Bh  |        |
| Name:            | Batch Offset Register  |        |
| ShortName:       | BB_OFFSET_VECSUNIT2  |        |
| Address:         | 1F0158h-1F015Bh  |        |
| Name:            | Batch Offset Register  |        |
| ShortName:       | BB_OFFSET_VCSUNIT6   |        |
| Address:         | 1F4158h-1F415Bh  |        |
| Name:            | Batch Offset Register  |        |
| ShortName:       | BB_OFFSET_VCSUNIT7   |        |
| Address:         | 1F8158h-1F815Bh  |        |
| Name:            | Batch Offset Register  |        |
| ShortName:       | BB_OFFSET_VECSUNIT3  |        |
|                  | Description  | Source |
| Address in the N | Itains the offset value to be added to the Batch Buffer Start  II_BATCH_BUFFER_START command when the Enable Offset bit  JFFER_START command is set. |        |



#### **BB\_OFFSET** - Batch Offset Register

| _                   | RenderCS                                |          |                     |
|---------------------|---|----------|---------------------|
| Preer               | nptable Commands                        | Source   | RenderCs            |
| MI_ARB_CHECK        |   | RenderCS |                     |
| 3D_PRIMITIVE        |   |          |                     |
| GPGPU_WALKER        |   |          |                     |
| MEDIA_STATE_FLUS    | Н                                       |          |                     |
| PIPE_CONTROL (On    | ly in GPGPU mode of pipeline selection) |          |                     |
| •                   | ync Operation set in GPGPU mode of      |          |                     |
| pipeline selection) |   |          |                     |
|                     | GNAL (Post Sync Operation set in GPGPU  |          |                     |
| mode of pipeline se | lection)                                |          |                     |
| Preemptable         |   |          | BlitterCS, VideoCS, |
| Commands            | Source                                  |          | VideoCS2,           |
|                     |   |          | VideoEnhancementCS  |
| MI_ARB_CHECK        | BlitterCS, VideoCS, VideoCS2,           |          |                     |
|                     | VideoEnhancementCS                      |          |                     |

#### **Programming Notes**

On preemption occurring within a primary/chain batch buffer this register is loaded with the offset value of the preempted command header from the batch start address when the Enable Load is set. Preemption of 3D or GP\_GPU workloads can only occur on preemptable commands. Batch buffer offset always points to the preemptable command if preempted on preemption or the immediate command following it if not preempted on preemption. EX: Preemption occurs on 3D\_PRIMITVE command

- If the 3D\_PRIMTIVE command is completely processed by render pipe then the BB\_OFFSET points to the command following 3D\_PRIMITIVE
- If the 3D\_PRIMTIVE command is not completely processed by render pipe then the BB\_OFFSET points to the 3D\_PRIMITIVE command.

| DWord | Bit  | Description  |  |   |  |
|-------|------|--|--|---|--|
| 0     | 31:2 | Batch Buffer Offset  |  |   |  |
|       |      | Format: GraphicsAddress[31:2]  |  |   |  |
|       |      | This field specifies the DWord-aligned offset between the starting address of the batch buffer |  |   |  |
|       |      | and where the last initiated Batch Buffer is currently fetching commands.                      |  |   |  |
|       | 1    | Reserved   |  |   |  |
|       |      | Format: MBZ  |  |   |  |
|       | 0    | Enable Load  |  |   |  |
|       |      | Default Value: 1   |  |   |  |
|       |      | Format: Enable   |  |   |  |
|       |      |  |  | · |  |



| BB_OFFSET - Batch Offset Register |  |   |  |  |  |  |
|-----------------------------------|--|---|--|--|--|--|
|                                   |  | Description   |  |  |  |  |
|                                   |  | If this bit is set then the Batch Buffer Offset is loaded with the preempted command offset or the following command whenever a batch buffer is ended due to a Preemptable command. |  |  |  |  |



#### **BCS Context Sizes**

**BCS\_CXT\_SIZE - BCS Context Sizes** Register Space: MMIO: 0/2/0 Source: BlitterCS Read/32 bit Write Only Access: Size (in bits): 32

Address: 221A8h

| DWord | Bit   | De                           | Description |     |    |  |
|-------|-------|------------------------------|-------------|-----|----|--|
| 0     | 31:13 | Reserved                     |             |     |    |  |
|       |       | Format:                      |             | MBZ |    |  |
|       | 12:8  | BCS Context Size             |             |     |    |  |
|       |       | Format:                      |             |     | U5 |  |
|       | 7:5   | Reserved                     |             |     |    |  |
|       |       | Format:                      |             | MBZ |    |  |
|       | 4:0   | <b>Execlist Context Size</b> |             |     |    |  |
|       |       | Format:                      |             |     | U5 |  |



### **BCS Ring Buffer Next Context ID Register**

#### **BCS\_RNCID** - **BCS** Ring Buffer Next Context ID Register

Register Space: MMIO: 0/2/0
Source: BlitterCS
Access: R/W

Size (in bits): 64

Address: 22198h-2219Fh

This register contains the *next* ring context ID associated with the ring buffer.

#### **Programming Notes**

The current context (RCCID) register can be updated indirectly from this register on a context switch event. Note that the only time a context switch can occur is when MI\_ARB\_CHECK enables preemption or the current context runs dry (head pointer becomes equal to tail pointer).

| DWord | Bit  | Description                    |
|-------|------|--------------------------------|
| 0     | 63:0 | Unnamed                        |
|       |      | See Context Descriptor for BCS |



#### **BCS SW Control**

|                      |        |  | BC  | S_SWCTRL - BCS SW C   | ontro  |  |
|----------------------|--------|--|---|---|--|--|
| Register             | Space: | N  | иміо: 0/2/0   |   |  |  |
| Source:              |        | В  | litterCS  |   |  |  |
| Access: R/W          |        |  | ./W   |   |  |  |
| Size (in bits):      |        |  | 2   |   |  |  |
| Trusted <sup>-</sup> | Type:  | 1  |   |   |  |  |
| Address:             |        | 2  | 2200h   |   |  |  |
| DWord                | Bit    |  |   | Description   |  |  |
| 0                    | 31:16  | Mask   |   |   |  |  |
|                      |        | Access   | :   |   | WO   |  |
|                      |        | Format   | t:  |   | Mask   |  |
|                      | 15:4   | Reserve  | ed  |   |  |  |
|                      |        | Format   | t:  |   | MBZ  |  |
|                      | 3      | Shrink   | Blitter Cac   | he  |  |  |
|                      |        | Forma  | t:  |   |  | U1   |
|                      |        |  |   | used for validation purposes to speed<br>se used for production. This bit is part   | •  | •  |
|                      |        |  |   | s to the XY_FAST_COPY_BLT comman  |  |  |
|                      |        | Value  | Name  | Desc  | cription   |  |
|                      |        | 0  | [Default]   | Blitter/BCS flush will flush and invalid cache (default).   | late all cac   | helines in the Blitter/BLB   |
|                      |        | 1  |   | Blitter Cache depth will be shortened   | l from 128   | CLs to 16 CLs.   |
|                      | 2      | Not Inv  | /alidate Bli  | tter Cache on BCS Flush   |  |  |
|                      |        | Format   | t:  |   |  | U1   |
|                      |        | surface<br>needed<br>interme<br>method<br>when sy<br>new Fast<br>used wi | is flushed control to be Displayed at the blit of the | be used as the Source for a follow or but for Display coherency reasons (who ayed). Such a flush with clean cachelin peration results are being required to avalidation on flush can be still pursue ppens due to other prescribed legacy ine blit, to legacy Engine blits. This bit y Blit commands. This bit is part of the s to the XY_FAST_COPY_BLT commands. Blitter/BLB Cache will be 128 cache lie | ere the desine state is a maintain red at the er reasons, o t should be e context s d. | stination surface is also suggested when the memory coherency. The legacy and of all blit operations or r when switching from the programmed set only when save/restore. |
|                      |        |  | [Default]   |   | ·  | ` '  |
|                      |        | 1  |   | BCS flush will put all dirty CL in the B  | iitter cache   | e in the clean state. Any CL   |



|   | BCS_SWCTRL - BCS SW Control   |  |  |  |  |
|---|---|--|--|--|--|
|   | already in the clean state will remain clean.   |  |  |  |  |
| 1 | Tile Y Destination  |  |  |  |  |
|   | Format: U1  |  |  |  |  |
|   | Programming this bit makes the HW treat all destination surfaces as Tile Y. This bit over-rides the setting of the destination format in the packet provided to the blitter command streamer. SW is required to flush the HW before changing the polarity of this bit. This bit is part of the context save/restore.  This bit does not impact the operations of the XY_FAST_COPY_BLT command |  |  |  |  |
| 0 | Tile Y Source   |  |  |  |  |
|   | Format: U1  |  |  |  |  |
|   | Programming this bit makes the HW treat all source surfaces as Tile Y. This bit over-rides the setting of the source format in the packet provided to the blitter command streamer. SW is required to flush the HW before changing the polarity of this bit. This bit is part of the context save/restore.  This bit does not impact the operations of the XY_FAST_COPY_BLT command           |  |  |  |  |



# **Bitstream Output Bit Count for the last Syntax Element Report Register**

# MFC\_BITSTREAM\_SE\_BITCOUNT\_SLICE - Bitstream Output Bit Count for the last Syntax Element Report Register

Register Space: MMIO: 0/2/0 Source: VideoCS

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 128D4h

Name: SE Output Bit Count

This register stores the count of number of bits in the bitstream for the last syntax element before padding. The bit count is before the byte-aligned alignment padding insertion, but includes the stop-one-bit. This register is part of the context save and restore.

| DWord | Bit  | Description   |  |  |  |
|-------|------|---|--|--|--|
| 0     | 31:0 | MFC Bitstream Syntax Element Bit Count  |  |  |  |
|       |      | Total number of bits in the bitstream output before padding. This count is updated each |  |  |  |
|       |      | time the internal counter is incremented.   |  |  |  |



## **Bitstream Output Byte Count Per Slice Report Register**

# MFC\_BITSTREAM\_BYTECOUNT\_SLICE - Bitstream Output Byte Count Per Slice Report Register

Register Space: MMIO: 0/2/0

Source: VideoCS

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 128D0h

This register stores the count of bytes of the bitstream output. This register is part of the context save and restore.

| DWord | Bit  | Description   |
|-------|------|---|
| 0     | 31:0 | MFC Bitstream Byte Count  |
|       |      | Total number of bytes in the bitstream output from the encoder. This count is updated for every |
|       |      | time the internal bitstream counter is incremented.   |



## **Bitstream Output Minimal Size Padding Count Report Register**

MFC\_AVC\_MINSIZE\_PADDING\_COUNT - Bitstream Output Minimal Size Padding Count Report Register

Register Space: MMIO: 0/2/0 Source: VideoCS

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12814h

Name: Minimal Size Padding

This register stores the count in bytes of **minimal size padding insertion. It is primarily provided for statistical data gathering.** This register is part of the context save and restore.

| <b>DWord</b> | Bit  | Description   |  |  |  |
|--------------|------|---|--|--|--|
| 0            | 31:0 | MFC AVC MinSize Padding Count   |  |  |  |
|              |      | Total number of bytes in the bitstream output contributing to minimal size padding operation. |  |  |  |
|              |      | This count is updated each time when the padding count is incremented.                        |  |  |  |



## **BLC\_PWM\_CTL**

|                 |          |   | BLC_PWI                   | <b>I</b> C | ΓL  |  |
|-----------------|----------|---|---------------------------|------------|---|--|
| Register Space: |          | MMIO: 0/2/0   |                           |            |   |  |
| Source:         |          | BSpec   |                           |            |   |  |
| Access:         |          | R/W   |                           |            |   |  |
| Size (in I      | oits):   | 32  |                           |            |   |  |
| Address         |          | 48250h-48253  | ßh                        |            |   |  |
| Name:           |          | Backlight PWI   | И Control                 |            |   |  |
| ShortNa         | me:      | BLC_PWM_CT  | L                         |            |   |  |
| Power:          |          | PG0   |                           |            |   |  |
| Reset:          |          | soft  |                           |            |   |  |
|                 | istor co |   | DWM logic going to the    | dicala     | ay utility pin on the CPU.                  |  |
| DWord           | Bit      | ontrois the backlight   |                           | )escrip    | <u> </u>                                    |  |
| 0               | 31       | PWM Enable  |                           | escrip     | , and a second                              |  |
| U               | 31       | This bit enables the  | PWM logic.                |            |   |  |
|                 |          | Value   | Name                      |            | Description                                 |  |
|                 |          | 0b  | Disable                   | ı          | PWM disabled                                |  |
|                 |          | 1b  | Enable                    | ı          | PWM enabled                                 |  |
|                 |          |   |                           |            |   |  |
|                 |          | T. P. L. (22)   |                           | Restric    |   |  |
|                 |          | and duty cycle before   |                           | correcti   | ly to output the PWM. Program the frequency |  |
|                 | 30:29    | Pipe Select This field selects wh   | ich vertical blank will b | e used     | for backlight blinking.                     |  |
|                 |          | Value   | Name                      |            | Description                                 |  |
|                 |          | 00b   | Pipe A                    |            | Use Pipe A                                  |  |
|                 |          | 01b   | Pipe B                    |            | Use Pipe B                                  |  |
|                 |          | 10b   | Pipe C                    |            | Use Pipe C                                  |  |
|                 | 28       | Blinking Enable  This bit enables backlight blinking. When enabled, the backlight will be driven on at the programmed brightness during vertical blank and driven off during vertical active. |                           |            |   |  |
|                 |          |   | Value                     |            | Name  |  |
|                 |          | 0b  |                           | Disable    |   |  |
|                 |          | 1b  |                           | Enab       | le  |  |
|                 | 27       | PWM Granularity This field controls the granularity (minimum increment) of the PWM backlight control counter.   |                           |            |   |  |



|                        | BLC_PWM_CTL |    |     |  |  |  |  |  |  |
|------------------------|-------------|----|-----|--|--|--|--|--|--|
| Value Name Description |             |    |     |  |  |  |  |  |  |
|                        |             | 0b | 128 | PWM frequency adjustment on 128 clock increments |  |  |  |  |  |
|                        |             | 1b | 8   | PWM frequency adjustment on 8 clock increments   |  |  |  |  |  |
| 26:0 Reserved          |             |    |     |  |  |  |  |  |  |



### **BLC\_PWM\_DATA**

| BLC_PWM_DATA              |                             |  |  |  |
|---------------------------|-----------------------------|--|--|--|
| Register                  | Register Space: MMIO: 0/2/0 |  |  |  |
| Source:                   |                             | BSpec  |  |  |
| Access:                   |                             | R/W  |  |  |
| Size (in b                | its):                       | 32   |  |  |
| Address:                  |                             | 48254h-48257h  |  |  |
| Name:                     |                             | Backlight PWM Data   |  |  |
| ShortNar                  | ne:                         | BLC_PWM_DATA   |  |  |
| Power:                    |                             | PG0  |  |  |
| Reset:                    |                             | soft   |  |  |
| DWord                     | Bit                         | Description  |  |  |
| 0                         | 31:16                       | Backlight Frequency  This field determines the number of time base events in total for a complete cycle of modulated backlight control. This field is programmed based on the frequency of the clock that is being used and the desired PWM frequency. This value represents the period of the PWM stream in CD clocks multiplied by 128 (default increment) or 8 (alternate increment selected by BLC_PWM_CTL PWM_Granularity).   |  |  |
| Thi<br>bac<br>mod<br>cycl |                             | Backlight Duty Cycle  This field determines the number of time base events for the active portion of the PWM backlight control. A value of zero will turn the backlight off. A value equal to the backlight modulation frequency field will be full on. Updates will take affect at the end of the current PWM cycle. This value represents the active time of the PWM stream in CD clock periods multiplied by 128 (default increment) or 8 (alternate increment selected by BLC_PWM_CTL PWM_Granularity).  Restriction |  |  |
|                           |                             | This should never be larger than the frequency field.  |  |  |



# **Blitter MOCS LECC 00 TC 00 Register**

| BLT_   | MO     | CS_LECC_00_TC_00 - Blitte   | er MOCS LECC 00 | TC 00 Register                        |
|--|--------|---|-----------------|---------------------------------------|
| Register   | Space: | MMIO: 0/2/0   |                 |                                       |
| Source:  |        | BSpec   |                 |                                       |
| Size (in b   | oits): | 32  |                 |                                       |
| Address:   |        | 0CC00h  |                 |                                       |
| Name:  |        | Blitter MOCS 0  |                 |                                       |
| ShortNa  | me:    | BLT_MOCS_0  |                 |                                       |
| Address:   |        | 0CC40h  |                 |                                       |
| Name:  |        | Blitter MOCS 16   |                 |                                       |
| ShortNa  | me:    | BLT_MOCS_16   |                 |                                       |
| Address:   |        | 0CC80h  |                 |                                       |
| Name:  |        | Blitter MOCS 32   |                 |                                       |
| ShortNa  | me:    | BLT_MOCS_32   |                 |                                       |
| Address:   |        | 0CCC0h  |                 |                                       |
| Name:  |        | Blitter MOCS 48   |                 |                                       |
| ShortNa  | me:    | BLT_MOCS_48   |                 |                                       |
| Blitter N  | 10CS r | egister   |                 |                                       |
| DWord  | Bit    |   | Description     |                                       |
| 0  | 31:19  | Reserved  |                 |                                       |
|  |        | Default Value:  | 000000000000b   |                                       |
|  |        | Access:   | RO              |                                       |
|  | 18:17  | Self Snoop Enable   |                 |                                       |
|  |        | Default Value:  |                 | 00b                                   |
|  |        | Access:   |                 | R/W                                   |
| 00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI un logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the unco for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface |        |   |                 | ops are sent to the uncore            |
|  | 16:15  | Class of Service  |                 |                                       |
|  |        | Default Value:  |                 | 00b                                   |
|  |        | Access:   |                 | R/W                                   |
|  |        | This field controls the Class of Service sen surface will be stored in. The allocation of c |                 | · · · · · · · · · · · · · · · · · · · |



| <b>BLT</b> | T_MOCS_LECC_00_TC_00 - Blitter MOCS LECC 00 TC 00 Register |   |                           |  |  |
|------------|--|---|---------------------------|--|--|
|            |  | a project dependent decision and listed in the Bspec.  00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)  01: Class 1  10: Class 2  11: Class 3   |                           |  |  |
|            | 14   | Snoop Control Field   |                           |  |  |
|            |  | Default Value:  | 0b                        |  |  |
|            |  | Access:   | R/W                       |  |  |
|            |  |   |                           |  |  |
|            |  | Description   |                           |  |  |
|            |  | Not used in ICL.  |                           |  |  |
|            | 13:11  |   |                           |  |  |
|            |  | Default Value:  | 000b                      |  |  |
|            |  | Access:   | R/W                       |  |  |
|            |  | This fields controls the page faulting mode that will be used in the method given request coming from this surface:  000: Use the global page faulting mode from context descriptor (def 001-111: Reserved  | •                         |  |  |
|            | 10:8   | Skip Caching control  |                           |  |  |
|            |  | Default Value:  | 000b                      |  |  |
|            |  | Access:   | R/W                       |  |  |
|            |  | Defines the bit values to enable caching. Outcome overrides the LLC of "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target | caching for the surface.  |  |  |
|            | 7  | Enable Reverse Skip Caching   |                           |  |  |
|            |  | Default Value:  | 0b                        |  |  |
|            |  | Access:   | R/W                       |  |  |
|            |  | Enable for the Skip cache mechanism<br>0: Not enabled<br>1: Enabled for LLC   |                           |  |  |
|            | 6  | Dont allocate on miss   |                           |  |  |
|            |  | Default Value:  | 0b                        |  |  |
|            |  | Access:   | R/W                       |  |  |
|            |  | Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM).  | missed - do not bring the |  |  |



| BLT_ | MO  | CS_LECC_00_TC_00 - Blitter MOCS LECC 00   | TC 00 Register        |  |  |
|------|-----|---|-----------------------|--|--|
|      |     | 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to   | be done on this bit   |  |  |
|      | 5:4 | LRU management  |                       |  |  |
|      |     | Default Value:  | 11b                   |  |  |
|      |     | Access:   | R/W                   |  |  |
|      |     | This field allows the selection of AGE parameter for a given surface in LLC or eLLC If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.  When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)  When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows  11: Assign the age of "3"  10: do not change the age on a hit.  01: Assign the age of "0"  00: Take the age value from Uncore CRs |                       |  |  |
|      | 3:2 | Target Cache  |                       |  |  |
|      |     | Default Value:  | 00b                   |  |  |
|      |     | Access:   | R/W                   |  |  |
|      |     | This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed  |                       |  |  |
|      | 1:0 | LLC/eDRAM cacheability control  |                       |  |  |
|      |     | Default Value:  | 00b                   |  |  |
|      |     | Access:   | R/W                   |  |  |
|      |     | Memory type information used in LLC/eDRAM.  00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable  10: Writethrough (WT)  11: Writeback (WB)  Note: Binding table index based memory typing cannot be used for Ll Instead page table based controls have to be used  Note: In case of SVM (advanced context), LLC/eDRAM memory type is table controls and cannot be managed via MOCS index  | _C/eDRAM memory type. |  |  |



# **Blitter MOCS LECC 00 TC 01 Register**

| BLT_                        | MO     | CS_LECC_00_TC_01 -   | Blitte | r MOCS LECC 00     | TC 01 Register |  |
|-----------------------------|--------|--|--------|--------------------|----------------|--|
| Register Space: MMIO: 0/2/0 |        |  |        |                    |                |  |
| Source:                     |        | BSpec  |        |                    |                |  |
| Size (in b                  | oits): | 32   |        |                    |                |  |
| Address:                    |        | 0CC04h   |        |                    |                |  |
| Name:                       |        | Blitter MOCS 1   |        |                    |                |  |
| ShortNa                     | me:    | BLT_MOCS_1   |        |                    |                |  |
| Address:                    |        | 0CC44h   |        |                    |                |  |
| Name:                       |        | Blitter MOCS 17  |        |                    |                |  |
| ShortNa                     | me:    | BLT_MOCS_17  |        |                    |                |  |
| Address:                    |        | 0CC84h   |        |                    |                |  |
| Name:                       |        | Blitter MOCS 33  |        |                    |                |  |
| ShortNa                     | me:    | BLT_MOCS_33  |        |                    |                |  |
| Address:                    |        | 0CCC4h   |        |                    |                |  |
| Name:                       |        | Blitter MOCS 49  |        |                    |                |  |
| ShortNa                     | me:    | BLT_MOCS_49  |        |                    |                |  |
| Blitter N                   | 10CS r | egister  |        |                    |                |  |
| DWord                       | Bit    |  | C      | <b>Description</b> |                |  |
| 0                           | 31:19  | Reserved   |        |                    |                |  |
|                             |        | Default Value:   |        | 000000000000b      |                |  |
|                             |        | Access:  |        | RO                 |                |  |
|                             | 18:17  | Self Snoop Enable  |        |                    |                |  |
|                             |        | Default Value:   |        |                    | 00b            |  |
|                             |        | Access:  |        |                    | R/W            |  |
|                             |        | 00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface |        |                    |                |  |
|                             | 16:15  | Class of Service   |        |                    |                |  |
|                             |        | Default Value:   |        |                    | 00b            |  |
|                             |        | Access:  |        |                    | R/W            |  |
|                             |        | This field controls the Class of Ser<br>surface will be stored in. The alloc   |        |                    | =              |  |



| BLT_ | MOCS_LECC_00_TC_01 - Blitter MOCS LECC 00 TC 01 Register   |  |      |  |  |  |
|------|--|--|------|--|--|--|
|      |  | a project dependent decision and listed in the Bspec.  00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)  01: Class 1  10: Class 2  11: Class 3  |      |  |  |  |
|      | 14   | Snoop Control Field  |      |  |  |  |
|      |  | Default Value:   | 0b   |  |  |  |
|      |  | Access:  | R/W  |  |  |  |
|      |  | Description  |      |  |  |  |
|      |  | Not used in ICL.   |      |  |  |  |
|      | 13:11  | Page Faulting Mode   |      |  |  |  |
|      |  | Default Value:   | 000b |  |  |  |
|      |  | Access:  | R/W  |  |  |  |
|      |  | This fields controls the page faulting mode that will be used in the m the given request coming from this surface:  000: Use the global page faulting mode from context descriptor (def 001-111: Reserved  | •    |  |  |  |
|      | 10:8   | Skip Caching control   |      |  |  |  |
|      |  | Default Value:   | 000b |  |  |  |
|      |  | Access:  | R/W  |  |  |  |
|      |  | Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.  If "0" - than corresponding address bit value is do not care  Bit[8]=1: address bit[9] needs to be "0" to cache in target  Bit[9]=1: address bit[10] needs to be "0" to cache in target  Bit[10]=1: address bit[11] needs to be "0" to cache in target |      |  |  |  |
|      | 7  | Enable Reverse Skip Caching  |      |  |  |  |
|      |  | Default Value:   | 0b   |  |  |  |
|      |  | Access:  | R/W  |  |  |  |
|      | Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC  |  |      |  |  |  |
|      | 6  | Dont allocate on miss  |      |  |  |  |
|      |  | Default Value:   | 0b   |  |  |  |
|      |  | Access:  | R/W  |  |  |  |
|      | Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring line (applicable to LLC/eDRAM). |  |      |  |  |  |



| BLT_ | MOCS_LECC_00_TC_01 - Blitter MOCS LECC 00 TC 01 Register      |  |  |  |  |
|------|---|--|--|--|--|
|      |   | <ul><li>0: Allocate on MISS (normal cache behavior)</li><li>1: Do NOT allocate on MISS</li><li>Received confirmation from Altug on 03/13/13 that nothing needs to</li></ul>  | be done on this bit  |  |  |
|      | 5:4   | LRU management   |  |  |  |
|      |   | Default Value:   | 11b  |  |  |
|      |   | Access:  | R/W  |  |  |
|      |   | This field allows the selection of AGE parameter for a given surface in allocation is done at youngest age ("3") it tends to stay longer in the cage allocations ("2", "1", or "0"). This option is given to driver to be ablare more likely to generate HITs, hence need to be replaced least ofter When Target Cache(TC) == 00, LRU Age value will be from Private PA registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as for 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs | rache as compared to older<br>le to decide which surfaces<br>n in caches.<br>T |  |  |
|      | 3:2   | Target Cache   | 1  |  |  |
|      |   | Default Value:   | 01b  |  |  |
|      |   | Access:  | R/W  |  |  |
|      |   | This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed   |  |  |  |
|      | 1:0   | LLC/eDRAM cacheability control   |  |  |  |
|      |   | Default Value:   | 00b  |  |  |
|      |   | Access:  | R/W  |  |  |
|      | erent cycle)  LC/eDRAM memory type.  S used based on the page |  |  |  |  |



# **Blitter MOCS LECC 00 TC 10 Register**

| BLT_   | MO     | CS_LECC_00_TC_10 - Blitte  | er MOCS LECC 00 | TC 10 Register                        |
|--|--------|--|-----------------|---------------------------------------|
| Register   | Space: | MMIO: 0/2/0  |                 |                                       |
| Source:  |        | BSpec  |                 |                                       |
| Size (in b   | oits): | 32   |                 |                                       |
| Address:   |        | 0CC08h   |                 |                                       |
| Name:  |        | Blitter MOCS 2   |                 |                                       |
| ShortNa  | me:    | BLT_MOCS_2   |                 |                                       |
| Address:   |        | 0CC48h   |                 |                                       |
| Name:  |        | Blitter MOCS 18  |                 |                                       |
| ShortNa  | me:    | BLT_MOCS_18  |                 |                                       |
| Address:   |        | 0CC88h   |                 |                                       |
| Name:  |        | Blitter MOCS 34  |                 |                                       |
| ShortNa  | me:    | BLT_MOCS_34  |                 |                                       |
| Address:   |        | 0CCC8h   |                 |                                       |
| Name:  |        | Blitter MOCS 50  |                 |                                       |
| ShortNa  | me:    | BLT_MOCS_50  |                 |                                       |
| Blitter M  | 10CS r | egister  |                 |                                       |
| DWord  | Bit    |  | Description     |                                       |
| 0  | 31:19  | Reserved   |                 |                                       |
|  |        | Default Value:   | 000000000000b   |                                       |
|  |        | Access:  | RO              |                                       |
|  | 18:17  | Self Snoop Enable  |                 |                                       |
|  |        | Default Value:   |                 | 00b                                   |
|  |        | Access:  |                 | R/W                                   |
| 00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unlogic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncofor any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface |        |  |                 | ops are sent to the uncore            |
|  | 16:15  | Class of Service   |                 |                                       |
|  |        | Default Value:   |                 | 00b                                   |
|  |        | Access:  |                 | R/W                                   |
|  |        | This field controls the Class of Service sent surface will be stored in. The allocation of c |                 | · · · · · · · · · · · · · · · · · · · |



| <b>BLT</b> | T_MOCS_LECC_00_TC_10 - Blitter MOCS LECC 00 TC 10 Register  |   |                           |  |
|------------|---|---|---------------------------|--|
|            | a project dependent decision and listed in the Bspec.  00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)  01: Class 1  10: Class 2  11: Class 3 |   |                           |  |
|            | 14  | Snoop Control Field   |                           |  |
|            |   | Default Value:  | 0b                        |  |
|            |   | Access:   | R/W                       |  |
|            |   |   |                           |  |
|            |   | Description   |                           |  |
|            |   | Not used in ICL.  |                           |  |
|            | 13:11   |   | 0001                      |  |
|            |   | Default Value:  | 000b                      |  |
|            |   | Access:   | R/W                       |  |
|            |   | This fields controls the page faulting mode that will be used in the method given request coming from this surface:  000: Use the global page faulting mode from context descriptor (def 001-111: Reserved  | •                         |  |
|            | 10:8  | Skip Caching control  |                           |  |
|            |   | Default Value:  | 000b                      |  |
|            |   | Access:   | R/W                       |  |
|            |   | Defines the bit values to enable caching. Outcome overrides the LLC of "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target | caching for the surface.  |  |
|            | 7   | Enable Reverse Skip Caching   |                           |  |
|            |   | Default Value:  | 0b                        |  |
|            |   | Access:   | R/W                       |  |
|            |   | Enable for the Skip cache mechanism<br>0: Not enabled<br>1: Enabled for LLC   |                           |  |
|            | 6   | Dont allocate on miss   |                           |  |
|            |   | Default Value:  | 0b                        |  |
|            |   | Access:   | R/W                       |  |
|            |   | Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM).  | missed - do not bring the |  |



| BLT_ | MO  | CS_LECC_00_TC_10 - Blitter MOCS LECC 00   | TC 10 Register        |  |  |  |
|------|-----|---|-----------------------|--|--|--|
|      |     | O: Allocate on MISS (normal cache behavior)  1: Do NOT allocate on MISS  Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit   |                       |  |  |  |
|      | 5:4 | LRU management  |                       |  |  |  |
|      |     | Default Value:  | 11b                   |  |  |  |
|      |     | Access:   | R/W                   |  |  |  |
|      |     | This field allows the selection of AGE parameter for a given surface in LLC or eLLC If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.  When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)  When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows  11: Assign the age of "3"  10: do not change the age on a hit.  01: Assign the age of "0"  00: Take the age value from Uncore CRs |                       |  |  |  |
|      | 3:2 | Target Cache  |                       |  |  |  |
|      |     | Default Value:  | 10b                   |  |  |  |
|      |     | Access:   | R/W                   |  |  |  |
|      |     | This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed  |                       |  |  |  |
|      | 1:0 | LLC/eDRAM cacheability control  |                       |  |  |  |
|      |     | Default Value:  | 00b                   |  |  |  |
|      |     | Access:   | R/W                   |  |  |  |
|      |     | Memory type information used in LLC/eDRAM.  00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable  10: Writethrough (WT)  11: Writeback (WB)  Note: Binding table index based memory typing cannot be used for Ll Instead page table based controls have to be used  Note: In case of SVM (advanced context), LLC/eDRAM memory type is table controls and cannot be managed via MOCS index  | _C/eDRAM memory type. |  |  |  |



## **Blitter MOCS LECC 01 TC 00 Register**

| BLT_   | MO     | CS_LECC_01_TC_00 - Blit   | ter MOCS LECC 0            | 1 TC 00 Register |
|--|--------|---|----------------------------|------------------|
| Register   | Space: | MMIO: 0/2/0   |                            |                  |
| Source:  |        | BSpec   |                            |                  |
| Size (in b   | oits): | 32  |                            |                  |
| Address:   |        | 0CC0Ch  |                            |                  |
| Name:  |        | Blitter MOCS 3  |                            |                  |
| ShortNa  | me:    | BLT_MOCS_3  |                            |                  |
| Address:   |        | 0CC4Ch  |                            |                  |
| Name:  |        | Blitter MOCS 19   |                            |                  |
| ShortNa  | me:    | BLT_MOCS_19   |                            |                  |
| Address:   |        | 0CC8Ch  |                            |                  |
| Name:  |        | Blitter MOCS 35   |                            |                  |
| ShortNa  | me:    | BLT_MOCS_35   |                            |                  |
| Address:   |        | 0CCCCh  |                            |                  |
| Name:  |        | Blitter MOCS 51   |                            |                  |
| ShortNa  | me:    | BLT_MOCS_51   |                            |                  |
| Blitter M  | 10CS r | egister   |                            |                  |
| DWord  | Bit    |   | Description                |                  |
| 0  | 31:19  | Reserved  |                            |                  |
|  |        | Default Value:  | 000000000000b              |                  |
|  |        | Access:   | RO                         |                  |
|  | 18:17  | Self Snoop Enable   |                            |                  |
|  |        | Default Value:  |                            | 00b              |
|  |        | Access:   |                            | R/W              |
| 00: Default value. Self snoop attribute sent to the uncore is as today - determined by MI logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to uncore for any transactions from this surface |        |   | ops are sent to the uncore |                  |
|  | 16:15  | Class of Service  |                            |                  |
|  |        | Default Value:  |                            | 00b              |
|  |        | Access:   |                            | R/W              |
|  |        | This field controls the Class of Service s<br>surface will be stored in.The allocation of |                            | ,                |



| BLT | MOCS_LECC_01_TC_00 - Blitter MOCS LECC 01 TC 00 Register |   |                           |  |  |
|-----|--|---|---------------------------|--|--|
|     |  | a project dependent decision and listed in the Bspec.  00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)  01: Class 1  10: Class 2  11: Class 3   |                           |  |  |
|     | 14   | Snoop Control Field   |                           |  |  |
|     |  | Default Value:  | 0b                        |  |  |
|     |  | Access:   | R/W                       |  |  |
|     |  | Description   |                           |  |  |
|     |  | Not used in ICL.  |                           |  |  |
|     | 13:11  | Page Faulting Mode  |                           |  |  |
|     |  | Default Value:  | 000b                      |  |  |
|     |  | Access:   | R/W                       |  |  |
|     |  | This fields controls the page faulting mode that will be used in the m the given request coming from this surface:  000: Use the global page faulting mode from context descriptor (def 001-111: Reserved   | •                         |  |  |
|     | 10:8   | Skip Caching control  |                           |  |  |
|     |  | Default Value:  | 000b                      |  |  |
|     |  | Access:   | R/W                       |  |  |
|     |  | Defines the bit values to enable caching. Outcome overrides the LLC If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target | caching for the surface.  |  |  |
|     | 7  | Enable Reverse Skip Caching   |                           |  |  |
|     |  | Default Value:  | 0b                        |  |  |
|     |  | Access:   | R/W                       |  |  |
|     |  | Enable for the Skip cache mechanism   |                           |  |  |
|     |  | 0: Not enabled<br>1: Enabled for LLC  |                           |  |  |
|     | 6  | Dont allocate on miss   |                           |  |  |
|     |  | Default Value:  | 0b                        |  |  |
|     |  | Access:   | R/W                       |  |  |
|     |  | Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM).  | missed - do not bring the |  |  |



| BLT_ | MO  | CS_LECC_01_TC_00 - Blitter MOCS LECC 01  | TC 00 Register   |
|------|-----|--|--|
|      |     | <ul><li>0: Allocate on MISS (normal cache behavior)</li><li>1: Do NOT allocate on MISS</li><li>Received confirmation from Altug on 03/13/13 that nothing needs to</li></ul>  | be done on this bit  |
|      | 5:4 | LRU management   |  |
|      | 3.1 | Default Value:   | 11b  |
|      |     | Access:  | R/W  |
|      |     | This field allows the selection of AGE parameter for a given surface in allocation is done at youngest age ("3") it tends to stay longer in the cage allocations ("2", "1", or "0"). This option is given to driver to be ablare more likely to generate HITs, hence need to be replaced least ofter When Target Cache(TC) == 00, LRU Age value will be from Private PA registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as for 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs | ache as compared to older<br>e to decide which surfaces<br>n in caches.<br>T |
|      | 3:2 | Target Cache   |  |
|      |     | Default Value:   | 00b  |
|      |     | Access:  | R/W  |
|      |     | This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed   |  |
|      | 1:0 | LLC/eDRAM cacheability control   |  |
|      |     | Default Value:   | 01b  |
|      |     | Access:  | R/W  |
|      |     | Memory type information used in LLC/eDRAM.  00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable  10: Writethrough (WT)  11: Writeback (WB)  Note: Binding table index based memory typing cannot be used for Li Instead page table based controls have to be used  Note: In case of SVM (advanced context), LLC/eDRAM memory type is table controls and cannot be managed via MOCS index   | LC/eDRAM memory type.  |



## **Blitter MOCS LECC 10 TC 00 Register**

| DWord | Bit   |
|-------|-------|
| 0     | 31:19 |
|       | 18:17 |
|       | 16:15 |
|       | 14    |
|       | 13:11 |
|       | 10:8  |
|       | 7     |
|       | 6     |
|       | 5:4   |
|       | 3:2   |
|       | 1:0   |



## **Blitter MOCS LECC 10 TC 01 Register**

| DWord | Bit   |
|-------|-------|
| 0     | 31:19 |
|       | 18:17 |
|       | 16:15 |
|       | 14    |
|       | 13:11 |
|       | 10:8  |
|       | 7     |
|       | 6     |
|       | 5:4   |
|       | 3:2   |
|       | 1:0   |



# **Blitter MOCS LECC 10 TC 10 Register**

| BLT_                  | MO     | CS_LECC_10_TC_10 | - Blitter MOCS LECC 10 TC 10 Register |
|-----------------------|--------|------------------|---------------------------------------|
| Register              | Space: | MMIO: 0/2/0      |                                       |
|                       |        |                  |                                       |
| Source:               |        | BSpec            |                                       |
| Size (in b            | its):  | 32               |                                       |
| Address:              |        | 0CC18h           |                                       |
| Name:                 |        | Blitter MOCS 6   |                                       |
| ShortNar              | ne:    | BLT_MOCS_6       |                                       |
| Address:              |        | 0CC30h           |                                       |
| Name:                 |        | Blitter MOCS 12  |                                       |
| ShortNar              | ne:    | BLT_MOCS_12      |                                       |
| Address:              |        | 0CC58h           |                                       |
| Name:                 |        | Blitter MOCS 22  |                                       |
| ShortNar              | ne:    | BLT_MOCS_22      |                                       |
| Address:              |        | 0CC70h           |                                       |
| Name:                 |        | Blitter MOCS 28  |                                       |
| ShortNar              | ne:    | BLT_MOCS_28      |                                       |
| Address:              |        | 0CC98h           |                                       |
| Name:                 |        | Blitter MOCS 38  |                                       |
| ShortNar              | ne:    | BLT_MOCS_38      |                                       |
| Address:              |        | 0CCB0h           |                                       |
| Name:                 |        | Blitter MOCS 44  |                                       |
| ShortNar              | ne:    | BLT_MOCS_44      |                                       |
| Address:              |        | 0CCD8h           |                                       |
| Name:                 |        | Blitter MOCS 54  |                                       |
| ShortName:            |        | BLT_MOCS_54      |                                       |
| Address:              |        | 0CCF0h           |                                       |
| Name:                 |        | Blitter MOCS 60  |                                       |
| ShortName:            |        | BLT_MOCS_60      |                                       |
| Blitter MOCS register |        |                  |                                       |
| DWord                 | Bit    |                  | Description                           |
| 0                     | 31:19  | Reserved         |                                       |
|                       |        | Default Value:   | 000000000000                          |



### BLT\_MOCS\_LECC\_10\_TC\_10 - Blitter MOCS LECC 10 TC 10 Register Access: RO 18:17 **Self Snoop Enable** Default Value: 00b R/W Access: 00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface 16:15 Class of Service Default Value: 00b Access: This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec. 00: Value from Private PAT Registers(40E0/40E4/40E8/40EC) 01: Class 1 10: Class 2 11: Class 3 **Snoop Control Field** 14 Default Value: 0b R/W Access: **Description** Not used in ICL. 13:11 Page Faulting Mode Default Value: 000b R/W Access: This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved 10:8 | Skip Caching control Default Value: 000b



#### BLT\_MOCS\_LECC\_10\_TC\_10 - Blitter MOCS LECC 10 TC 10 Register Access: R/W Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target **Enable Reverse Skip Caching** Default Value: 0b R/W Access: Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC 6 **Dont allocate on miss** Default Value: 0b R/W Access: Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit 5:4 LRU management Default Value: 11b R/W Access: This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs 3:2 **Target Cache** Default Value: 10b Access: R/W This field allows the choice of LLC vs eLLC for caching



| BLT_ | BLT_MOCS_LECC_10_TC_10 - Blitter MOCS LECC 10 TC 10 Register |  |                       |  |  |  |
|------|--|--|-----------------------|--|--|--|
|      |  | 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed   |                       |  |  |  |
|      | 1:0  | LLC/eDRAM cacheability control   |                       |  |  |  |
|      |  | Default Value:   | 10b                   |  |  |  |
|      |  | Access:  | R/W                   |  |  |  |
|      |  | Memory type information used in LLC/eDRAM.  00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable  10: Writethrough (WT)  11: Writeback (WB)  Note: Binding table index based memory typing cannot be used for LI Instead page table based controls have to be used  Note: In case of SVM (advanced context), LLC/eDRAM memory type is table controls and cannot be managed via MOCS index | LC/eDRAM memory type. |  |  |  |



## **Blitter MOCS LECC 11 TC 00 Register**

| BLT_       | MO      | CS_LECC_11_TC_00 | - Blitter MOCS LECC 11 TC 00 Register |
|------------|---------|------------------|---------------------------------------|
| Register   | Space:  | MMIO: 0/2/0      |                                       |
|            |         |                  |                                       |
| Source:    |         | BSpec            |                                       |
| Size (in b | oits):  | 32               |                                       |
| Address:   |         | 0CC1Ch           |                                       |
| Name:      |         | Blitter MOCS 7   |                                       |
| ShortNa    | me:     | BLT_MOCS_7       |                                       |
| Address:   |         | 0CC34h           |                                       |
| Name:      |         | Blitter MOCS 13  |                                       |
| ShortNa    | me:     | BLT_MOCS_13      |                                       |
| Address:   |         | 0CC5Ch           |                                       |
| Name:      |         | Blitter MOCS 23  |                                       |
| ShortNa    | me:     | BLT_MOCS_23      |                                       |
| Address:   |         | 0CC74h           |                                       |
| Name:      |         | Blitter MOCS 29  |                                       |
| ShortNa    | me:     | BLT_MOCS_29      |                                       |
| Address:   |         | 0CC9Ch           |                                       |
| Name:      |         | Blitter MOCS 39  |                                       |
| ShortNa    | me:     | BLT_MOCS_39      |                                       |
| Address:   |         | 0CCB4h           |                                       |
| Name:      |         | Blitter MOCS 45  |                                       |
| ShortNa    | me:     | BLT_MOCS_45      |                                       |
| Address:   |         | 0CCDCh           |                                       |
| Name:      |         | Blitter MOCS 55  |                                       |
| ShortNa    | me:     | BLT_MOCS_55      |                                       |
| Address:   | ·       | 0CCF4h           |                                       |
| Name:      |         | Blitter MOCS 61  |                                       |
| ShortName: |         | BLT_MOCS_61      |                                       |
| Blitter M  | 10CS re | egister          |                                       |
| DWord      | Bit     |                  | Description                           |
| 0          | 31:19   | Reserved         |                                       |
|            |         | Default Value:   | 0000000000000                         |



### BLT\_MOCS\_LECC\_11\_TC\_00 - Blitter MOCS LECC 11 TC 00 Register Access: RO 18:17 **Self Snoop Enable** Default Value: 00b R/W Access: 00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface 16:15 Class of Service Default Value: 00b Access: This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec. 00: Value from Private PAT Registers(40E0/40E4/40E8/40EC) 01: Class 1 10: Class 2 11: Class 3 **Snoop Control Field** 14 Default Value: 0b R/W Access: **Description** Not used in ICL. 13:11 Page Faulting Mode Default Value: 000b R/W Access: This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved 10:8 | Skip Caching control Default Value: 000b



#### BLT\_MOCS\_LECC\_11\_TC\_00 - Blitter MOCS LECC 11 TC 00 Register Access: R/W Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target **Enable Reverse Skip Caching** Default Value: 0b R/W Access: Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC 6 **Dont allocate on miss** Default Value: 0b R/W Access: Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit 5:4 LRU management Default Value: 11b R/W Access: This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs 3:2 **Target Cache** Default Value: 00b Access: R/W This field allows the choice of LLC vs eLLC for caching



| BLT | МО  | CS_LECC_11_TC_00 - Blitter MOCS LECC 11  | TC 00 Register        |
|-----|-----|--|-----------------------|
|     |     | 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed   |                       |
|     | 1:0 | LLC/eDRAM cacheability control   |                       |
|     |     | Default Value:   | 11b                   |
|     |     | Access:  | R/W                   |
|     |     | Memory type information used in LLC/eDRAM.  00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable  10: Writethrough (WT)  11: Writeback (WB)  Note: Binding table index based memory typing cannot be used for LI Instead page table based controls have to be used  Note: In case of SVM (advanced context), LLC/eDRAM memory type is table controls and cannot be managed via MOCS index | _C/eDRAM memory type. |



# **Blitter MOCS LECC 11 TC 01 Register**

| BLT_       | MO      | CS_LECC_11_TC_01 | - Blitter MOCS LECC 11 TC 01 Register |
|------------|---------|------------------|---------------------------------------|
| Register   | Space:  | MMIO: 0/2/0      |                                       |
|            |         |                  |                                       |
| Source:    |         | BSpec            |                                       |
| Size (in b | its):   | 32               |                                       |
| Address:   |         | 0CC20h           |                                       |
| Name:      |         | Blitter MOCS 8   |                                       |
| ShortNar   | ne:     | BLT_MOCS_8       |                                       |
| Address:   |         | 0CC38h           |                                       |
| Name:      |         | Blitter MOCS 14  |                                       |
| ShortNar   | ne:     | BLT_MOCS_14      |                                       |
| Address:   |         | 0CC60h           |                                       |
| Name:      |         | Blitter MOCS 24  |                                       |
| ShortNar   | ne:     | BLT_MOCS_24      |                                       |
| Address:   |         | 0CC78h           |                                       |
| Name:      |         | Blitter MOCS 30  |                                       |
| ShortNar   | ne:     | BLT_MOCS_30      |                                       |
| Address:   |         | 0CCA0h           |                                       |
| Name:      |         | Blitter MOCS 40  |                                       |
| ShortNar   | ne:     | BLT_MOCS_40      |                                       |
| Address:   |         | 0CCB8h           |                                       |
| Name:      |         | Blitter MOCS 46  |                                       |
| ShortNar   | ne:     | BLT_MOCS_46      |                                       |
| Address:   |         | 0CCE0h           |                                       |
| Name:      |         | Blitter MOCS 56  |                                       |
| ShortName: |         | BLT_MOCS_56      |                                       |
| Address:   |         | 0CCF8h           |                                       |
| Name:      |         | Blitter MOCS 62  |                                       |
| ShortName: |         | BLT_MOCS_62      |                                       |
| Blitter M  | IOCS re | egister          |                                       |
| DWord      | Bit     |                  | Description                           |
| 0          | 31:19   | Reserved         |                                       |
|            |         | Default Value:   | 000000000000                          |



### BLT\_MOCS\_LECC\_11\_TC\_01 - Blitter MOCS LECC 11 TC 01 Register Access: RO 18:17 **Self Snoop Enable** Default Value: 00b R/W Access: 00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface 16:15 Class of Service Default Value: 00b Access: This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec. 00: Value from Private PAT Registers(40E0/40E4/40E8/40EC) 01: Class 1 10: Class 2 11: Class 3 **Snoop Control Field** 14 Default Value: 0b R/W Access: **Description** Not used in ICL. 13:11 Page Faulting Mode Default Value: 000b R/W Access: This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved 10:8 | Skip Caching control Default Value: 000b



#### BLT MOCS LECC 11 TC 01 - Blitter MOCS LECC 11 TC 01 Register Access: R/W Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target **Enable Reverse Skip Caching** Default Value: 0b R/W Access: Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC 6 **Dont allocate on miss** Default Value: 0b R/W Access: Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit 5:4 LRU management Default Value: 11b R/W Access: This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs 3:2 **Target Cache** Default Value: 01b Access: R/W This field allows the choice of LLC vs eLLC for caching



| BLT | МО  | CS_LECC_11_TC_01 - Blitter MOCS LECC 11  | TC 01 Register        |
|-----|-----|--|-----------------------|
|     |     | 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed   |                       |
|     | 1:0 | LLC/eDRAM cacheability control   |                       |
|     |     | Default Value:   | 11b                   |
|     |     | Access:  | R/W                   |
|     |     | Memory type information used in LLC/eDRAM.  00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable  10: Writethrough (WT)  11: Writeback (WB)  Note: Binding table index based memory typing cannot be used for LI Instead page table based controls have to be used  Note: In case of SVM (advanced context), LLC/eDRAM memory type is table controls and cannot be managed via MOCS index | LC/eDRAM memory type. |



## **Blitter MOCS LECC 11 TC 10 Register**

| BLT_                  | MO     | CS_LECC_11_TC_10 | - Blitter MOCS LECC 11 TC 10 Register |
|-----------------------|--------|------------------|---------------------------------------|
| Register              | Space: | MMIO: 0/2/0      |                                       |
|                       |        |                  |                                       |
| Source:               |        | BSpec            |                                       |
| Size (in b            | its):  | 32               |                                       |
| Address:              |        | 0CC24h           |                                       |
| Name:                 |        | Blitter MOCS 9   |                                       |
| ShortNar              | ne:    | BLT_MOCS_9       |                                       |
| Address:              |        | 0CC3Ch           |                                       |
| Name:                 |        | Blitter MOCS 15  |                                       |
| ShortNar              | ne:    | BLT_MOCS_15      |                                       |
| Address:              |        | 0CC64h           |                                       |
| Name:                 |        | Blitter MOCS 25  |                                       |
| ShortNar              | ne:    | BLT_MOCS_25      |                                       |
| Address:              |        | 0CC7Ch           |                                       |
| Name:                 |        | Blitter MOCS 31  |                                       |
| ShortNar              | ne:    | BLT_MOCS_31      |                                       |
| Address:              |        | 0CCA4h           |                                       |
| Name:                 |        | Blitter MOCS 41  |                                       |
| ShortNar              | ne:    | BLT_MOCS_41      |                                       |
| Address:              |        | 0CCBCh           |                                       |
| Name:                 |        | Blitter MOCS 47  |                                       |
| ShortNar              | ne:    | BLT_MOCS_47      |                                       |
| Address:              |        | 0CCE4h           |                                       |
| Name:                 |        | Blitter MOCS 57  |                                       |
| ShortName:            |        | BLT_MOCS_57      |                                       |
| Address:              |        | 0CCFCh           |                                       |
| Name:                 |        | Blitter MOCS 63  |                                       |
| ShortName:            |        | BLT_MOCS_63      |                                       |
| Blitter MOCS register |        |                  |                                       |
| DWord                 | Bit    |                  | Description                           |
| 0                     | 31:19  | Reserved         |                                       |
|                       |        | Default Value:   | 000000000000b                         |



### BLT\_MOCS\_LECC\_11\_TC\_10 - Blitter MOCS LECC 11 TC 10 Register Access: RO 18:17 **Self Snoop Enable** Default Value: 00b R/W Access: 00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface 16:15 Class of Service Default Value: 00b R/W Access: This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec. 00: Value from Private PAT Registers(40E0/40E4/40E8/40EC) 01: Class 1 10: Class 2 11: Class 3 **Snoop Control Field** 14 Default Value: 0b R/W Access: **Description** Not used in ICL. 13:11 Page Faulting Mode Default Value: 000b R/W Access: This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved 10:8 | Skip Caching control Default Value: 000b



#### BLT MOCS LECC 11 TC 10 - Blitter MOCS LECC 11 TC 10 Register Access: R/W Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target **Enable Reverse Skip Caching** Default Value: 0b R/W Access: Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC 6 **Dont allocate on miss** Default Value: 0b R/W Access: Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit 5:4 LRU management Default Value: 11b R/W Access: This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs 3:2 **Target Cache** Default Value: 10b Access: R/W This field allows the choice of LLC vs eLLC for caching



| BLT | МО  | CS_LECC_11_TC_10 - Blitter MOCS LECC 11  | TC 10 Register        |
|-----|-----|--|-----------------------|
|     |     | 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed   |                       |
|     | 1:0 | LLC/eDRAM cacheability control   |                       |
|     |     | Default Value:   | 11b                   |
|     |     | Access:  | R/W                   |
|     |     | Memory type information used in LLC/eDRAM.  00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable  10: Writethrough (WT)  11: Writeback (WB)  Note: Binding table index based memory typing cannot be used for LI Instead page table based controls have to be used  Note: In case of SVM (advanced context), LLC/eDRAM memory type is table controls and cannot be managed via MOCS index | _C/eDRAM memory type. |



## **BLT Fault Counter Register**

|                            |      | BLT_FAULT_CNTR - BLT Fault C   | ounter Register |
|----------------------------|------|--|-----------------|
| Register Space:            |      | MMIO: 0/2/0  |                 |
| Source:<br>Size (in bits): |      | BSpec<br>32  |                 |
| Address: 045B8h            |      |  |                 |
| DWord                      | Bit  | Description  |                 |
| 0                          | 31:0 | BLT Fault Counter  |                 |
|                            |      | Default Value:   | 0000000h        |
|                            |      | Access:  | RO              |
|                            |      | This counter only applies to advance context when fault and stream mode is selected. |                 |



### **BLT Fixed Counter**

| BLT_FIXED_CNTR - BLT Fixed Counter |      |  |          |  |
|------------------------------------|------|--|----------|--|
| Register Space:                    |      | MMIO: 0/2/0  |          |  |
| Source:<br>Size (in bits):         |      | BSpec<br>32  |          |  |
| Address:                           |      | 045BCh   |          |  |
| DWord                              | Bit  | Description  |          |  |
| 0                                  | 31:0 | BLT Fixed Counter  |          |  |
|                                    |      | Default Value:   | 0000000h |  |
|                                    |      | Access:  | RO       |  |
|                                    |      | This counter only applies to advance context when fault and stream mode is selected. |          |  |



### Boolean\_Counter\_B0

**OAPERF\_B0 - Boolean\_Counter\_B0** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 02920h

This register enables the current live value of performance counter B0 to be read. Since what conditions cause B0 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

| DWord | Bit  | Description  |                              |  |
|-------|------|--|------------------------------|--|
| 0     | 31:0 | Considerations   |                              |  |
|       |      | Format:  | U32                          |  |
|       |      | This 32-bit field returns bits 31:0 of the live performance courthere is no "latch and hold" mechanism for performance courthrough MMIO, so the value returned from this register may be | iters when they are accessed |  |



### **Boolean\_Counter\_B1**

| <b>OAPERF B1</b> | - Boolean | <b>Counter B1</b> |
|------------------|-----------|-------------------|
|------------------|-----------|-------------------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02924h

This register enables the current live value of performance counter B1 to be read. Since what conditions cause B1 to increment are defined by the programming of CEC1-0/CEC1-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

| DWord | Bit  | Description   |   |  |  |
|-------|------|---|---|--|--|
| 0     | 31:0 | Considerations  |   |  |  |
|       |      | Format: U32   |   |  |  |
|       |      | there is no "latch and hold" mechanism for performance coun | eturns bits 31:0 of the live performance counter value when read. Note that and hold" mechanism for performance counters when they are accessed the value returned from this register may be different on back-to-back reads. |  |  |



**OAPERF B2 - Boolean Counter B2** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 02928h

This register enables the current live value of performance counter B2 to be read. Since what conditions cause B2 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

| DWord | Bit  | Description  |                              |
|-------|------|--|------------------------------|
| 0     | 31:0 | Considerations   |                              |
|       |      | Format:  | U32                          |
|       |      | This 32-bit field returns bits 31:0 of the live performance counthere is no "latch and hold" mechanism for performance counthrough MMIO, so the value returned from this register may be | iters when they are accessed |



OAPERF\_B3 - Boolean\_Counter\_B3

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 0292Ch

This register enables the current live value of performance counter B3 to be read. Since what conditions cause B3 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

| DWord | Bit  | Description  |                              |
|-------|------|--|------------------------------|
| 0     | 31:0 | Considerations   |                              |
|       |      | Format:  | U32                          |
|       |      | This 32-bit field returns bits 31:0 of the live performance courthere is no "latch and hold" mechanism for performance courthrough MMIO, so the value returned from this register may be | iters when they are accessed |



**OAPERF B4 - Boolean Counter B4** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 02930h

This register enables the current live value of performance counter B4 to be read. Since what conditions cause B4 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

| DWord | Bit  | Description  |                             |
|-------|------|--|-----------------------------|
| 0     | 31:0 | Considerations   |                             |
|       |      | Format:  | U32                         |
|       |      | This 32-bit field returns bits 31:0 of the live performance counthere is no "latch and hold" mechanism for performance counthrough MMIO, so the value returned from this register may be | ters when they are accessed |



OAPERF\_B5 - Boolean\_Counter\_B5

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 02934h

This register enables the current live value of performance counter B5 to be read. Since what conditions cause B5 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

| DWord | Bit  | Description  |                              |
|-------|------|--|------------------------------|
| 0     | 31:0 | Considerations   |                              |
|       |      | Format:  | U32                          |
|       |      | This 32-bit field returns bits 31:0 of the live performance counthere is no "latch and hold" mechanism for performance counthrough MMIO, so the value returned from this register may be | iters when they are accessed |



OAPERF\_B6 - Boolean\_Counter\_B6

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 02938h

This register enables the current live value of performance counter B6 to be read. Since what conditions cause B6 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

| DWord | Bit  | Description  |                              |
|-------|------|--|------------------------------|
| 0     | 31:0 | Considerations   |                              |
|       |      | Format:  | U32                          |
|       |      | This 32-bit field returns bits 31:0 of the live performance counthere is no "latch and hold" mechanism for performance counthrough MMIO, so the value returned from this register may be | iters when they are accessed |



| <b>OAPERF</b> E | 7 - Boolea | n Counter B7 |
|-----------------|------------|--------------|
|-----------------|------------|--------------|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0293Ch

This register enables the current live value of performance counter B7 to be read. Since what conditions cause B7 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

| DWord | Bit  | Description  |                              |
|-------|------|--|------------------------------|
| 0     | 31:0 | Considerations   |                              |
|       |      | Format:  | U32                          |
|       |      | This 32-bit field returns bits 31:0 of the live performance counthere is no "latch and hold" mechanism for performance counthrough MMIO, so the value returned from this register may be | iters when they are accessed |



#### **BOOT VECTOR**

**BOOTMSG - BOOT VECTOR** 

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 08504h

Boot Message Register

This register gets locked by the Hardware once written and is cleared only during the reset. This is extra protection given against Illegal Programming.

| Bit  |   | Description  |
|------|---|--|
| 31:0 | <b>Boot Vector Message</b>  |  |
|      | Access:   | R/W Lock   |
|      | Boot vector is pass through. MBC gets the Breakdown of message is done in MSQC. Db[26] = 1 C6SliceA = b[20:17]; C6SliceB= d[13:10] C6Way = 0 C6Area = 0 if b[26] = 0 C6Way = b[25:21], C6Slice = d[20:17]; C6Area = d[17:10] Context Restore = b[7] Reset Type = b[6:5] | poot message from GPMunit and forwards it to MSQC.   |
|      |   | 31:0 Boot Vector Message  Access:  Boot vector is pass through. MBC gets the Beakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of message is done in MSQC. Display being a property of the Breakdown of th |



## **Cache Mode Register 0**

| CACHE MODE 0 | - Cache Mode | Register 0 |
|--------------|--------------|------------|
|              |              |            |

Register Space: MMIO: 0/2/0
Source: RenderCS
Access: R/W
Size (in bits): 32

Address: 07000h

Name: Cache Mode Register 0

ShortName: CACHE\_MODE\_0

This register is used to control the operation of the Render and Sampler L2 Caches. All reserved bits are implemented as read/write.

Before changing the value of this register, GFX pipeline must be idle i.e. full flush is required.

This Register is saved and restored as part of Context.

| DWord | Bit   |                    |                                    | Description       |                                 |  |  |
|-------|-------|--------------------|------------------------------------|-------------------|---------------------------------|--|--|
| 0     | 31:16 | Mask               |                                    |                   |                                 |  |  |
|       |       | Access:            |                                    | WO                |                                 |  |  |
|       |       | Format: Mask[15:0] |                                    |                   |                                 |  |  |
|       |       | A 1 in a bi        | t in this field allows the modific | ation of the corr | esponding bit in Bits 15:0.     |  |  |
|       | 15    | Reserved           |                                    |                   |                                 |  |  |
|       |       |                    |                                    |                   |                                 |  |  |
|       |       | Access:            |                                    |                   | R/W                             |  |  |
|       |       | Format:            |                                    |                   | PBC                             |  |  |
|       | 14:12 | MSAA Cor           | mpression Plane Number Thro        | eshold for eLLC   |                                 |  |  |
|       |       | Access:            |                                    |                   | R/W                             |  |  |
|       |       |                    |                                    |                   |                                 |  |  |
|       |       | Value              | Name                               |                   | Description                     |  |  |
|       |       | 0h                 | threshold0 [Default]               | Cache only p      | laneID = 0 in eLLC.             |  |  |
|       |       | 1h                 | threshold1                         | Cache only p      | laneID = 0, 1 in eLLC.          |  |  |
|       |       | 2h                 | threshold2                         | Cache only p      | laneID = 02 in eLLC.            |  |  |
|       |       | 3h                 | threshold3                         | Cache only p      | laneID = 03 in eLLC.            |  |  |
|       |       | 4h                 | threshold4                         | Cache only p      | laneID = 04 in eLLC.            |  |  |
|       |       | 5h                 | threshold5                         | Cache only p      | laneID = 05 in eLLC.            |  |  |
|       |       | 6h                 | threshold6                         | Cache only p      | laneID = 06 in eLLC.            |  |  |
|       |       | 7h                 | threshold7                         | Cache only p      | laneID = 07 in eLLC.            |  |  |
|       |       |                    |                                    |                   |                                 |  |  |
|       |       |                    | Pro                                | gramming Note     | es es                           |  |  |
|       |       | This bit-fie       | eld is programmed based on M       | SAA. When MSA     | A compression is enabled, these |  |  |



|    | CACII           | E MODE O                |         |        |             | D 11 0  |
|----|-----------------|-------------------------|---------|--------|-------------|---|
|    | CACH            | <b>E_MODE_0 - 0</b>     | Lach    | e N    | /lode       | Register 0  |
|    | settings affect | HW, else it is ignored. | For 16X | ( MS   | AA only lo  | ower 8 planes can be cached in eLLC.                                      |
| 11 | Reserved        |                         |         |        |             |   |
|    |                 |                         |         |        |             |   |
|    | Access:         |                         |         |        |             | R/W   |
|    | Format:         |                         |         |        |             | PBC   |
| 10 | RCZ PMA Not-    | Promoted Allocation     | stall o | ptim   | ization D   | isable due to change in depth   |
|    | parameters      |                         |         |        |             |   |
|    |                 |                         |         |        |             |   |
|    | Access:         |                         |         |        | R/W         |   |
|    | Format:         |                         |         |        | Disable     |   |
|    |                 |                         |         |        |             | tion of a CL if any of the values in d and new requests to the same CL.   |
|    |                 |                         |         |        |             | s depth-test and depth write fields.                                      |
|    | Value           | Name                    |         |        |             | Description   |
|    | 0h              | [Default]               | Ор      | timiz  | zation is e | nabled  |
|    | 1h              |                         | Ор      | timiz  | zation is d | isabled   |
| 9  | Sampler L2 TLE  | 3 Prefetch Enable       |         |        |             |   |
|    | Access:         |                         |         |        |             | R/W   |
|    |                 |                         |         |        |             |   |
|    | Value           | Name                    |         |        |             | Description   |
|    | 0h              | [Default]               |         |        | Prefetch D  |   |
|    | 1h              |                         | 1       | TLB F  | Prefetch Er | nabled  |
| 8  | Reserved        |                         |         |        |             |   |
| 7  | Reserved        |                         |         |        |             |   |
|    | _               |                         |         |        |             |   |
|    | Access:         |                         |         |        |             | R/W   |
|    | Format:         |                         |         |        |             | PBC   |
| 6  | STC Read-Hit V  | Wonly Optimization D    | Disable |        |             |   |
|    |                 |                         |         |        | D 444       |   |
|    | Access:         |                         |         |        | R/W         |   |
|    | Format:         | will disable the BHWO   | ontimi  | izatio | Disable     | cacho. The access on encountering a                                       |
|    | _               |                         | •       |        |             | cache. The access on encountering a nd sends a miss-req to memory to fill |
|    | the Cache-line  |                         |         |        |             |   |
|    |                 | Value                   |         |        |             | Name  |
|    | 0h              |                         | [Defa   | ult]   |             |   |
|    | 1h              |                         |         |        |             |   |



| 5 | STC PMA  | Optimizati                            | on Disable  |                                   |   |                      |
|---|--|---------------------------------------|---|-----------------------------------|---|----------------------|
|   |  |                                       |   |                                   |   |                      |
|   | Access:  |                                       |   |                                   | R/W   |                      |
|   | Format:  |                                       |   |                                   | Disable   |                      |
|   | stage and  | do the STC                            |   |                                   | pending retirement on<br>pending retirement on<br>pending retirement of   | •                    |
|   | Value  |                                       | Name  |                                   | Descript  | ion                  |
|   | 0h   | Enable [[                             | Default]  | STC PMA                           | optimization is enab  | led.                 |
|   | 1h   | Disable                               |   | STC PMA                           | optimization is disab   | oled.                |
| 4 | RCC Evict  | ion Policy                            |   |                                   |   |                      |
|   |  |                                       |   |                                   |   |                      |
|   | Access:  |                                       |   |                                   | R/W   |                      |
|   |  | Format: Disable                       |   |                                   |   |                      |
|   | If this bit i  | ndicates that                         |   | s replacem                        | ent policy. The default<br>s bit must be reset. LF  | •                    |
| 3 | If this bit i<br>is reset) in<br>not suppo   | ndicates that<br>orted.               |   | s replacem                        | ent policy. The defaul  | •                    |
| 3 | If this bit i is reset) in not suppo   | ndicates that<br>orted.               |   | s replacem<br>policy. Thi         | ent policy. The defaul  | · ·                  |
|   | If this bit i is reset) in not suppo   | ndicates that<br>orted.               | t non-LRA eviction  | s replacem<br>policy. Thi         | ent policy. The defaul  | •                    |
|   | If this bit i is reset) in not suppo   | ndicates that<br>orted.               | t non-LRA eviction  | s replacem<br>policy. Thi         | ent policy. The defaul  | •                    |
|   | If this bit i is reset) in not suppo   | ndicates that<br>orted.               | t non-LRA eviction  | policy. Thi                       | ent policy. The defaul<br>s bit must be reset. LF   | •                    |
|   | Reserved Disable cl  Access: Format:   | orted.  lock gating                   | in the pixel back   | policy. Thi                       | ent policy. The defaults bit must be reset. LF  | RA replacement polic |
|   | Reserved Disable cl  Access: Format:   | orted.  lock gating                   | in the pixel back   | policy. Thi                       | ent policy. The defaults bit must be reset. LF  | RA replacement polic |
|   | Reserved Disable cl  Access: Format: MCL relate instruction                              | lock gating ed clock gat              | in the pixel back   | policy. Thi                       | ent policy. The defaults bit must be reset. LF  | RA replacement polic |
| 1 | Reserved Disable cl  Access: Format: MCL relate instruction                              | lock gating ed clock gat              | in the pixel back   | policy. Thi                       | ent policy. The defaults bit must be reset. LF  | RA replacement polic |
| 1 | Reserved Disable cl  Access: Format: MCL relate instruction  Disable B  Access:          | lock gating ed clock gat n/state cach | in the pixel back   | policy. Thi                       | ent policy. The defaults bit must be reset. LF  R/W  Disable ackend. Before setting  for 32/64/128 bpp    R/W           | RA replacement polic |
| 1 | Reserved Disable cl  Access: Format: MCL relate instruction                              | lock gating ed clock gat              | in the pixel back   | end the pixel baated.             | R/W Disable ackend. Before setting R/W  Proceedings of the setting R/W  Disable ackend. Before setting R/W  Description | this bit to 1, the   |
| 1 | Reserved Disable cl  Access: Format: MCL relate instruction  Disable B  Access:  Value 1 | lock gating ed clock gat n/state cach | in the pixel back ting is disabled in tes must be invalid for 3D TYF LOD1 Enable byte shari | end the pixel baated.  I surfaces | ent policy. The defaults bit must be reset. LF  R/W  Disable ackend. Before setting  for 32/64/128 bpp    R/W           | this bit to 1, the   |



## **Cache Mode Register 1**

**CACHE\_MODE\_1 - Cache Mode Register 1** 

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W
Size (in bits): 32
Reset: DEV

Address: 07004h

Name: Cache Mode Register 1

ShortName: CACHE\_MODE\_1

#### **Description**

RegisterType: MMIO\_SVL

Before changing the value of this register, GFX pipeline must be idle; i.e., full flush is required. This Register is saved and restored as part of Context.

| DWord | Bit   |             | Description   |   |                     |                                      |  |  |  |
|-------|-------|-------------|---|---|---------------------|--------------------------------------|--|--|--|
| 0     | 31:16 | Mask        |   |   |                     |                                      |  |  |  |
|       |       | Access      | :   |   | WO                  |                                      |  |  |  |
|       |       | Mask:       |   |   |                     |                                      |  |  |  |
|       |       | Forma       | t:  |   | Mask[15:0]          |                                      |  |  |  |
|       |       | Must b      | e set to mo   | odify corresponding da  | ta bit. Reads to tl | nis field returns zero.              |  |  |  |
|       | 15    | Color C     | Compressio  | on Disable  |                     |                                      |  |  |  |
|       |       |             |   |   |                     |                                      |  |  |  |
|       |       | Access: R/W |   |   |                     |                                      |  |  |  |
|       |       | (1x) Mc     | Setting this bit causes Lossless Render Target Color Compression to be disabled in Classic Clear 1x) Mode of Operation. Default value, i.e. resetting this bit, Enables Color Compression in Classic Clear Mode (1x) when CCS is Enabled. |   |                     |                                      |  |  |  |
|       |       | Value       | Name  |   | Descr               | iption                               |  |  |  |
|       |       | 0h          | [Default]   | Enables Color Compre  | ession in Classic ( | Clear Mode (1x) when CCS is Enabled. |  |  |  |
|       |       | 1h          |   | Causes Lossless Render Target Color Compression to be disabled in Classic<br>Clear (1x) Mode of Operation |                     |                                      |  |  |  |
|       |       |             | Programming Notes   |   |                     |                                      |  |  |  |
|       |       | The Be      | The Below programming forces Color Compression to be disabled for MSAA modes explicitly as  |   |                     |                                      |  |  |  |



|    | CAC                  | CHE_M                                  | 10DE     | _1 - 0                                       | Cache M        | ode           | Register 1                        |  |  |
|----|----------------------|--|----------|--|----------------|---------------|-----------------------------------|--|--|
|    | a HW WA.<br>MSAA ==: |  | _        |  | => MSAA. Pr    | ogram t       | this bit to 1 When switching from |  |  |
| 14 | Render Ta            | Render Target 64B Read Disabled by RCC |          |  |                |               |                                   |  |  |
|    |                      |  |          |  |                |               |                                   |  |  |
|    | Access:              |  |          |  |                |               | R/W                               |  |  |
|    | Format:              |  |          |  |                |               | U1                                |  |  |
|    | Setting this         |  |          | disable                                      | 64B reads an   | d switch      | to legacy 128B Reads per RCC CL   |  |  |
|    | 11-                  | Value                                  |          |  |                |               | Name                              |  |  |
|    | 0h                   | 1h                                     |          |  | [Default]      |               |                                   |  |  |
| 12 | <u> </u>             |  |          |  | [Default]      |               |                                   |  |  |
| 13 | NP EARLY             | Z FAILS D                              | ISABLE   |  |                |               |                                   |  |  |
|    | Access:              |  |          |  |                |               | R/W                               |  |  |
|    | Access.              |  |          |  |                |               | 14 **                             |  |  |
|    | Value                | Nan                                    | ne       |  |                | D             | escription                        |  |  |
|    | 0h                   | [Default                               | :]       | IZ does conservatively fail any NP/R pixels. |                |               | y NP/R pixels.                    |  |  |
|    | 1h                   |  |          | Disables                                     | s IZ to conser | vatively      | fail pixels.                      |  |  |
| 12 | Reserved             |  |          |  |                |               |                                   |  |  |
|    |                      |  |          |  |                |               |                                   |  |  |
|    | Access:              |  |          |  |                |               | R/W                               |  |  |
|    | Format:              |  |          |  |                | PBC           |                                   |  |  |
| 11 | Reserved             |  |          |  |                |               | 1                                 |  |  |
|    |                      |  |          |  |                |               |                                   |  |  |
|    | Access:              |  |          |  |                |               | R/W                               |  |  |
|    | Format:              |  |          |  |                |               | PBC                               |  |  |
| 10 | Reserved             |  |          |  |                |               | T                                 |  |  |
|    |                      |  |          |  |                |               |                                   |  |  |
|    | Access:              |  |          |  |                |               | R/W                               |  |  |
|    | Format:              |  |          |  |                |               | PBC                               |  |  |
| 9  | MSC RAW              | Hazard A                               | voidance | e Bit  |                |               |                                   |  |  |
|    | A                    |  |          |  |                | D AA/         |                                   |  |  |
|    | Access:              |  |          |  |                | R/W<br>Enable |                                   |  |  |
|    |                      | field is set                           | MSC wil  | ll enable                                    | RΔW Hazaro     |               | ition mechanism, when lossless    |  |  |
|    | compression          |  |          | ii Chable                                    | . NAVV HAZAIC  | PIEVE         | mon meenamini, when 10551555      |  |  |
|    | Value N              | lame                                   |          |  | Pro            | grammi        | ing Notes                         |  |  |



|     | 0h   |  | <u> MODE_1 - Ca</u>  |  |   |   |             |
|-----|--|--|--|--|---|---|-------------|
|     |  | [Default]  |  |  |   |   |             |
|     | 1h   |  | This field should be p   | rogrammed t  | to 1 or   | nly if need arise to avoic  | RAW         |
|     |  |  | hazard when lossless   | compression  | is ena  | bled  |             |
| 8:7 | Reserve  | ed   |  |  |   | 1   |             |
|     |  |  |  |  |   |   |             |
|     | Format   | t:   |  |  |   | PBC   |             |
| 6   | Reserve  | ed   |  |  |   |   |             |
|     |  |  |  |  |   |   |             |
|     | Access   |  |  |  | R/W   |   |             |
|     | Forma  |  |  |  |   | PBC   |             |
| 5   | MCS Ca   | ache Disab   | le   |  |   |   |             |
|     | A 2525   |  |  | .1   |   |   |             |
|     | Access   |  |  | V<br>able  |   |   |             |
|     |  |  |  |  |   |   |             |
|     | I For Pro  | narammina  | restrictions please reta   | er to the 3D P   | Pineline  | <b>م</b>  |             |
|     | For Pro  | Name   | restrictions please refe   |  |   |   |             |
|     |  | ı .  |  | De   | escrip  |   | e rendered  |
|     | Value  | ı .  | MCS cache enabled. I   | t allows RTs w   | escript<br>with M   | tion  |             |
|     | Value  | Name   | MCS cache enabled. I<br>using either MSAA co<br>MSRT.  | t allows RTs wompression fo  | escripo<br>with M<br>or MSR   | <b>tion</b><br>CS buffer enabled to be  | ature for n |
| 4   | <b>Value</b><br>0h   | Name<br>[Default]  | MCS cache enabled. I using either MSAA co<br>MSRT.<br>MCS cache is disabled  | t allows RTs wompression fo  | escripo<br>with M<br>or MSR   | <b>tion</b><br>CS buffer enabled to be<br>T OR with color clear fe  | ature for r |
| 4   | Value 0h 1h  | Name<br>[Default]  | MCS cache enabled. I using either MSAA co<br>MSRT.<br>MCS cache is disabled  | t allows RTs wompression fo  | escripo<br>with M<br>or MSR   | <b>tion</b><br>CS buffer enabled to be<br>T OR with color clear fe  | ature for n |
| 4   | Value 0h 1h  | Name<br>[Default]  | MCS cache enabled. I using either MSAA co<br>MSRT.<br>MCS cache is disabled  | t allows RTs wompression fo  | with M<br>or MSR  | <b>tion</b><br>CS buffer enabled to be<br>T OR with color clear fe  | ature for n |
| 4   | Value 0h 1h Reserve  | Name [Default]   | MCS cache enabled. I using either MSAA co<br>MSRT.<br>MCS cache is disabled  | t allows RTs wompression fo  | with M<br>or MSR  | tion CS buffer enabled to be T OR with color clear fe compression for MSRT a  | ature for n |
| 4   | Value 0h 1h Reserve Access Format                                    | Name [Default] ed t:   | MCS cache enabled. I<br>using either MSAA co<br>MSRT.<br>MCS cache is disabled   | t allows RTs was marked to the second of the | with M<br>or MSR  | CS buffer enabled to be T OR with color clear fe compression for MSRT a   | ature for n |
|     | Value 0h 1h Reserve Access Format                                    | Name [Default] ed t:   | MCS cache enabled. I<br>using either MSAA co<br>MSRT.<br>MCS cache is disabled<br>clear for non-MSRT.  | t allows RTs was marked to the second of the | with Mor MSR  | tion  CS buffer enabled to be T OR with color clear fe compression for MSRT a R/W  PBC  timization Disable  | ature for n |
|     | Nalue Oh Th Access Format Access Access                              | Name [Default] ed t:   | MCS cache enabled. I using either MSAA community of MSRT.  MCS cache is disabled clear for non-MSRT.   | t allows RTs was mpression for the defendence of | with Mor MSAA of all opt  | CS buffer enabled to be T OR with color clear fe compression for MSRT a R/W PBC timization Disable  | ature for n |
|     | Nalue Oh Th Reserve Access Format Access Setting writes r            | Name [Default]  ed  t:  MA Promotion this bit will this bit will the tire in the | MCS cache enabled. I using either MSAA community of MSRT.  MCS cache is disabled clear for non-MSRT.  ted 2 Not-Promoted Action of the MSRT is a second or the MSRT.             | t allows RTs we empression for the defendence of | with Mor MSR MSAA of all opt  | tion  CS buffer enabled to be T OR with color clear fe compression for MSRT a R/W  PBC  timization Disable  | ature for n |
|     | Nalue Oh Th Reserve Access Format Access Setting writes r comple     | Name [Default]  ed  t:  MA Promotion this bit will this bit will the tire in the | MCS cache enabled. I using either MSAA community of MSRT.  MCS cache is disabled clear for non-MSRT.  ted 2 Not-Promoted Action of the MSRT is a second or the MSRT.             | t allows RTs we empression for the defendence of | with Mor MSR MSAA of all opt  | CS buffer enabled to be T OR with color clear fe compression for MSRT a R/W PBC timization Disable  | ature for n |
|     | Nalue Oh Th Reserve Access Format Access Setting writes r comple     | Name [Default]  ed  t:  MA Promo this bit will retire in the rete.               | MCS cache enabled. I using either MSAA community of MSRT.  MCS cache is disabled clear for non-MSRT.  ted 2 Not-Promoted Action of the RCZ cache is disabled clear for non-MSRT. | t allows RTs we empression for the defendence of | with Mor MSAA of MSAA | CS buffer enabled to be T OR with color clear fe compression for MSRT and R/W PBC timization Disable  L/W ion of a CL until the old ead point until promote             | ature for n |
|     | Nalue Oh  Th  Reserve  Access Format  Access Setting writes r comple | Name [Default]  ed  t:  MA Promo this bit will retire in the rete.               | MCS cache enabled. I using either MSAA com MSRT.  MCS cache is disabled clear for non-MSRT.  ted 2 Not-Promoted Action of the RCZ cache is disabled clear for non-MSRT.          | t allows RTs was impression for the state of | with Mor MSAA of MSAA | CS buffer enabled to be T OR with color clear fe compression for MSRT and R/W PBC timization Disable  L/W ion of a CL until the old ead point until promote pescription | ature for n |



|   | C   | ACHE_     | MODE_1 - Cache Mod   | de F    | Register 1                     |  |  |
|---|---|-----------|--|---------|--------------------------------|--|--|
|   |   |           |  |         |                                |  |  |
|   | Access  | :         | R/W  | R/W     |                                |  |  |
|   | Format  | t:        | Disa   | ble     |                                |  |  |
| 1 | YCoCg   | Disable   |  |         |                                |  |  |
|   | Access  | ·         | R/W  | /       |                                |  |  |
|   | Format  | •         | Disa   |         |                                |  |  |
|   |   |           | <u>'</u>   |         |                                |  |  |
|   | Value   | Name      | Description  |         |                                |  |  |
|   | 0h  | [Default] | CoCg will be enabled by Default  |         |                                |  |  |
|   | 1h  |           | Setting this bit to 1 will disable YCc using legacy RGB color space                      | oCg C   | ompression and only compress   |  |  |
| 0 | Disable Lossless Compression of partial Evictions on Previous Uncompressed Cache line |           |  |         |                                |  |  |
|   |   |           |  |         |                                |  |  |
|   | Access  | :         |  |         | R/W                            |  |  |
|   | Format  | t:        |  |         | PBC                            |  |  |
|   | Value   | Name      | <b>Description</b>   |         |                                |  |  |
|   | 0h  | [Default] | Lossless Compression of partial Evictions on Previous Uncompressed Cache line is Enabled |         |                                |  |  |
|   | 1h  |           | Lossless Compression of partial Evi<br>line is Disabled                                  | ictions | on Previous Uncompressed Cache |  |  |



# **Cache Mode Subslice Register**

|            |        | CACH    | IE_MO                           | DE_S            | S - Cache Mod   | le Su     | bslice Register                     |  |  |
|------------|--------|---------|---------------------------------|-----------------|---|-----------|-------------------------------------|--|--|
| Register   | Space: | N       | IMIO: 0/2/0                     | )               |   |           |                                     |  |  |
| Source:    |        | R       | enderCS                         |                 |   |           |                                     |  |  |
| Access:    |        | R       | /W                              |                 |   |           |                                     |  |  |
| Size (in b | oits): | 3       | 2                               |                 |   |           |                                     |  |  |
| Trusted    | Гуре:  | 1       |                                 |                 |   |           |                                     |  |  |
| Address:   |        | 0       | E420h                           |                 |   |           |                                     |  |  |
| DWord      | Bit    |         |                                 |                 | Descrip   | tion      |                                     |  |  |
| 0          | 31:16  | Mask B  | its                             |                 |   |           |                                     |  |  |
|            |        | Format  | :                               |                 | Mask[15:  | :0]       |                                     |  |  |
|            |        | Must b  | e set to mo                     | dify co         | responding bit in Bits 15   | 5:0. (All | implemented bits)                   |  |  |
|            | 15:12  | Reserve | ed                              |                 |   |           |                                     |  |  |
|            |        | Format  | •                               |                 |   |           | MBZ                                 |  |  |
|            | 11     | Per San | nple Blend                      | Opt Di          | sable   | 1         |                                     |  |  |
|            |        |         |                                 |                 |   |           |                                     |  |  |
|            |        | Format  | :                               |                 |   | Enable    |                                     |  |  |
|            |        | Value   | Name                            |                 | Programming Notes   |           |                                     |  |  |
|            |        | 0h      | [Default]                       | Keepir<br>DAPRS | ng this Field to default 0 will enable Per Sample Blend Optimization in |           |                                     |  |  |
|            |        | 1h      |                                 | Setting         | this Field to 1 will disab  | le Per S  | Sample Blend Optimization in DAPRSS |  |  |
|            | 10:5   | Reserve | ed                              |                 |   |           |                                     |  |  |
|            |        | Format  | •                               |                 |   |           | MBZ                                 |  |  |
|            | 4      | Float B | Float Blend Optimization Enable |                 |   |           |                                     |  |  |
|            |        |         |                                 |                 |   |           |                                     |  |  |
|            |        | Access  |                                 |                 |   | R/W       |                                     |  |  |
|            |        | Format: |                                 |                 |   | Enable    | e                                   |  |  |
|            |        | Value   | . Nar                           | ne              |   | De        | escription                          |  |  |
|            |        | 0h      | [Defau                          |                 | Disables blend optimiza   |           | <del>-</del>                        |  |  |
|            |        | 1h      | Locius                          |                 | Enables blend optimizat   |           | <u> </u>                            |  |  |
|            | 3:2    | Reserve | ed                              |                 | '   |           | 3.                                  |  |  |
|            |        | Format  |                                 |                 |   |           | MBZ                                 |  |  |



|   | CACH  | IE_MO      | DE_SS - Cache Mod   | de Subslice Register   |  |  |  |  |
|---|---|------------|---|--|--|--|--|--|
| 1 | Instruction Level 1 Cache and In-Flight Queue Disable |            |   |  |  |  |  |  |
|   | Format  | t:         | Disable   |  |  |  |  |  |
|   | Value   | Name       |   | Description  |  |  |  |  |
|   | 0h  | [Default]  | Cache is enabled.   |  |  |  |  |  |
|   | 1h  |            | Cache is disabled and all accesses to this cache are treated as misses and sent to L2 cache. Setting this bit overrides the setting of bit 0. |  |  |  |  |  |
| 0 | Instruc   | tion Level | 1 Cache Disable   |  |  |  |  |  |
|   | Format  | t:         |   | Disable  |  |  |  |  |
|   |   |            |   |  |  |  |  |  |
|   | Value   | Name       |   | Description  |  |  |  |  |
|   | 0h  |            | Cache is enabled.   |  |  |  |  |  |
|   |   | [Default]  | 1   |  |  |  |  |  |
|   | 1h  |            | Cache is disabled and all acces only requests with unique add   | sses to this cache are treated as misses, but resses are sent to the L2. |  |  |  |  |



# **Capabilities A**

|                 | C             | APIDO_A_0_2          | _0_PCI - Capa | abilities A  |  |  |  |  |  |
|-----------------|---------------|----------------------|---------------|--------------|--|--|--|--|--|
| Register Space: | PCI: 0        | /2/0                 | _             |              |  |  |  |  |  |
|                 |               |                      |               |              |  |  |  |  |  |
| Source:         | BSpe          | C                    |               |              |  |  |  |  |  |
| Size (in bits): | 32            |                      |               |              |  |  |  |  |  |
| Address:        | 00044         | 4h                   |               |              |  |  |  |  |  |
| Populated by pu | ılling releva | ant fuses.           |               |              |  |  |  |  |  |
| DWord           | Bit           |                      | Descri        | ption        |  |  |  |  |  |
| 0               | 31:11         | <b>Spare Fuses</b>   |               |              |  |  |  |  |  |
|                 |               | Default Value:       | 0000000000    | 00000000000b |  |  |  |  |  |
|                 |               |                      |               |              |  |  |  |  |  |
|                 |               | Access:              | RO Variant    |              |  |  |  |  |  |
|                 | 10:4          | DEVID SKU Fuse       |               |              |  |  |  |  |  |
|                 |               | Default Value:       |               | 000000b      |  |  |  |  |  |
|                 |               |                      |               |              |  |  |  |  |  |
|                 |               | Access:              |               | RO Variant   |  |  |  |  |  |
|                 | 3             | VGT Enable Fuse      |               |              |  |  |  |  |  |
|                 |               | Default Value:       |               | 0b           |  |  |  |  |  |
|                 |               | Access:              |               | RO Variant   |  |  |  |  |  |
|                 | 2             | Pinning Capable Fuse |               |              |  |  |  |  |  |
|                 |               | Default Value:       |               | 0b           |  |  |  |  |  |
|                 |               |                      |               |              |  |  |  |  |  |
|                 |               | Access:              |               | RO Variant   |  |  |  |  |  |
|                 | 1             | SVM Disable Fuse     |               |              |  |  |  |  |  |
|                 |               | Default Value:       |               | 0b           |  |  |  |  |  |
|                 |               | Access:              |               | RO Variant   |  |  |  |  |  |
|                 | 0             | Vtd Disable Fuse     |               |              |  |  |  |  |  |
|                 |               | Default Value:       |               | 0b           |  |  |  |  |  |
|                 |               | Access:              |               | RO Variant   |  |  |  |  |  |



# **Capabilities B**

| CAPIDO_B_0_2_0_PCI - Capabilities B |             |        |                |          |  |  |  |  |
|-------------------------------------|-------------|--------|----------------|----------|--|--|--|--|
| Register Space:                     | PCI: 0/2/   | 0      |                |          |  |  |  |  |
| Source:                             | BSpec       |        |                |          |  |  |  |  |
| Size (in bits):                     | 32          |        |                |          |  |  |  |  |
| Address:                            | 00048h      |        |                |          |  |  |  |  |
| Populated by pulli                  | ng relevant | fuses. |                |          |  |  |  |  |
| DWord                               |             | Bit    | Des            | cription |  |  |  |  |
| 0                                   |             | 31:0   | Reserved Fuses |          |  |  |  |  |
|                                     |             |        | Default Value: | 0b       |  |  |  |  |
|                                     | Access: RO  |        |                |          |  |  |  |  |



## CDCLK\_CTL

|                     |         |                        | CDCLK_CTL                             |               |  |  |  |
|---------------------|---------|------------------------|---------------------------------------|---------------|--|--|--|
| Register Space:     | MM      | IIO: 0/2/0             |                                       |               |  |  |  |
| Source:             | BSp     | BSpec                  |                                       |               |  |  |  |
| Access:             | R/W     | ₹/W                    |                                       |               |  |  |  |
| Size (in bits):     | 32      |                        |                                       |               |  |  |  |
| Address:            | 460     | 00h-46003h             |                                       |               |  |  |  |
| Name:               | CD      | Clock Control          |                                       |               |  |  |  |
| ShortName:          | CDO     | CLK_CTL                |                                       |               |  |  |  |
| Power:              | PGC     | )                      |                                       |               |  |  |  |
| Reset:              | glol    | oal                    |                                       |               |  |  |  |
| This register is no | t reset | by the device 2 FLR.   |                                       |               |  |  |  |
|                     |         |                        | Restriction                           |               |  |  |  |
| These fields shoul  | d only  | be changed as part of  | the Display Sequen                    | ices for Cha  | anging CD Clock Frequency.   |  |  |
| DWord               | Bit     |                        | Des                                   | scription     |  |  |  |
| 0                   | 31:24   | Reserved               |                                       |               | ,  |  |  |
| Programming         |         |                        |                                       |               |  |  |  |
| Notes: Gen11        |         | Format:                |                                       |               | MBZ  |  |  |
|                     | 23:22   | CD2X Divider Select    |                                       |               |  |  |  |
|                     |         |                        |                                       |               |  |  |  |
|                     |         | Access:                |                                       | Double Bu     | ıffered  |  |  |
|                     |         | Double Buffer Updat    | e Point:                              | Pipe off o    | r start of vertical blank  |  |  |
|                     |         |                        | the CDCLK PLL out                     | put is divid  | ed before driving the display CD2X                                 |  |  |
|                     |         | clock.                 | .ff                                   |               | CD2V Die a Calant It will  |  |  |
|                     |         |                        | _                                     |               | rom CD2X Pipe Select. It will pipe, or immediately if the selected |  |  |
|                     |         | pipe is disabled or no |                                       | c sciected    | pipe, or immediately if the selected                               |  |  |
|                     |         | Value                  |                                       | 1             | Name   |  |  |
|                     |         | 00b                    | Divide by 1                           |               |  |  |  |
|                     |         | 10b                    | Divide by 2 [Defau                    | ılt]          |  |  |  |
|                     |         |                        |                                       |               |  |  |  |
|                     |         | CDOV Ditte C. L.       |                                       | striction     |  |  |  |
|                     |         |                        | •                                     |               | ore than one pipe is enabled. ust be set to that pipe before       |  |  |
|                     |         | changing CD2X Divid    | · · · · · · · · · · · · · · · · · · · | oc ocicci iii | ust be set to that pipe before                                     |  |  |
|                     | 21:19   | CD2X Pipe Select       |                                       |               |  |  |  |
|                     |         |                        |                                       |               |  |  |  |
|                     |         | -                      |                                       | -             |  |  |  |



|       |  |                         |                         | CDCLK_CTL   | ı         |      |  |  |
|-------|--|-------------------------|-------------------------|---|-----------|------|--|--|
|       |  | eld select<br>2X Divide |                         | • •   | ertical b | lank | to be used for double buffering  |  |
|       | Value  | Name                    | Description Description |   |           |      |  |  |
|       | 000b   | Pipe<br>A               |                         |   |           |      |  |  |
|       | 010b   | Pipe B                  |                         |   |           |      |  |  |
|       | 110b   | Pipe C                  |                         |   |           |      |  |  |
|       | 111b   | None                    |                         | Double buffer enable is tied to 1 so that writes to the CD2X Divider Select will take effect immediately. |           |      |  |  |
| 18    | Reserv   | ed                      |                         |   |           |      |  |  |
| 17    | Reserv   | ed                      |                         |   |           |      |  |  |
| 16    | SSA Pr   | echarge                 | Enal                    | ole   |           |      |  |  |
|       |  |                         |                         |   |           |      |  |  |
|       | This fie   | eld is unu              | used.                   |   |           |      |  |  |
|       | Value  |                         |                         |   | Name      |      |  |  |
|       | 0b   |                         |                         |   | Disable   | )    |  |  |
| 15    | Reserv   | ed                      |                         |   |           |      |  |  |
|       |  |                         |                         |   |           |      |  |  |
| 14:11 | Reserv   | ed                      |                         |   |           |      | T  |  |
|       |  |                         |                         |   |           |      |  |  |
|       | Forma  |                         |                         |   |           |      | MBZ  |  |
| 10:0  | CD Fre   | quency                  | Decir                   | mal   |           | 1    |  |  |
|       |  |                         |                         |   |           |      | 10.4   |  |
|       | Forma  | t:                      |                         |   |           | U1   | 0.1  |  |
|       | genera   | ate divide              | ed do                   |   | display   | eng  | y for CD clock, which is used to<br>gine timers. This value is<br>nd 1 fractional bit. |  |
|       | Program this field to select the pre-defined value that matches the CD frequency chosen by the CDCLK PLL and CD2X Divider. If no value is defined, program this field with the CD frequency, rounded to the closest 0.5, then minus one. |                         |                         |   |           |      |  |  |
|       | ,  | Value                   |                         | Name  |           |      | Description  |  |
|       |  | 0 0111 (                | 0b                      | 168 MHz CD <b>[Defa</b>   | ult]      | This | s value is default, but not valid.   |  |
|       |  | 011000b                 |                         | 172.8 MHz CD  |           |      | ,  |  |
|       |  | 10 0110k                |                         | 180 MHz CD  |           |      |  |  |
|       |  | 111110b                 |                         | 192 MHz CD  |           |      |  |  |
|       |  | 100100b                 |                         | 307.2 MHz CD  |           |      |  |  |



|                 | CDCLK_CTL    |  |
|-----------------|--------------|--|
| 01 0011 0111 0b | 312 MHz CD   |  |
| 10 0010 0111 0b | 552 MHz CD   |  |
| 10 0010 1100 0b | 556.8 MHz CD |  |
| 10 1000 0111 0b | 648 MHz CD   |  |
| 10 1000 1100 0b | 652.8 MHz CD |  |



## CDCLK\_PLL\_ENABLE

|                    |          |                       | CDCLK_PLL_               | ENABLE     |      |   |  |
|--------------------|----------|-----------------------|--------------------------|------------|------|---|--|
| Register           | Space:   | MMIO: 0/2/0           |                          |            |      |   |  |
| Source:            |          | BSpec                 |                          |            |      |   |  |
| Access:            |          | R/W                   |                          |            |      |   |  |
| Size (in bits): 32 |          |                       |                          |            |      |   |  |
| Address:           |          | 46070h-46073          |                          |            |      |   |  |
| Name:              |          | CDCLK PLL En          | able                     |            |      |   |  |
| ShortNa            | me:      | CDCLK_PLL_EN          | NABLE                    |            |      |   |  |
| Power:             |          | Always on             |                          |            |      |   |  |
| Reset:             |          | soft                  |                          |            |      |   |  |
| This reg           | ister is | used to control the ( | CDCLK PLL.               |            |      |   |  |
| DWord              | Bit      |                       | De                       | escription |      |   |  |
| 0                  | 31       | PLL Enable            |                          |            |      |   |  |
|                    |          |                       | r disables the CDCLK PLL | •          |      |   |  |
|                    |          |                       | /alue                    |            | Name |   |  |
|                    |          | 0b                    |                          | Disable    |      |   |  |
|                    |          | 1b                    |                          | Enable     | able |   |  |
|                    | 30       | PLL Lock              |                          |            |      | 1 |  |
|                    |          | Access:               |                          |            | RO   |   |  |
|                    |          |                       | the status of the CDCLK  |            |      |   |  |
|                    |          | Value                 |                          |            | ame  |   |  |
|                    |          | 0b                    | Not locked or not enab   | led        |      |   |  |
|                    |          | 1b                    | Locked                   |            |      |   |  |
|                    | 29:28    |                       |                          |            | 1    |   |  |
|                    |          | Format:               |                          | MBZ        |      |   |  |
|                    | 27:26    | Reserved              |                          |            | İ    |   |  |
|                    |          | _                     |                          |            |      |   |  |
|                    |          | Format:               |                          | MBZ        |      |   |  |
|                    | 25:24    | Reserved              |                          |            |      |   |  |
|                    |          | Format:               |                          |            | MBZ  |   |  |
|                    | 23:22    | Reserved              |                          |            | 1    |   |  |
|                    |          |                       |                          |            |      |   |  |
|                    |          | Format:               |                          | MBZ        |      |   |  |



|    |   |         | CD                   | CLK_PLL_ENABLE   |                                      |  |
|----|---|---------|----------------------|--|--------------------------------------|--|
|    | 21:12   | Reserve | ed                   |  |                                      |  |
|    |   | Format  | t:                   |  | MBZ                                  |  |
|    | 11  | Reserve | ed                   |  |                                      |  |
|    |   |         |                      |  |                                      |  |
|    |   | Format  | t:                   |  | MBZ                                  |  |
|    | 10:8  | Reserve | ed                   |  |                                      |  |
|    |   | Format  | t:                   |  | MBZ                                  |  |
|    | 7:0 PLL Ratio This field selects the CDCLK PL Refer to the Clocks page for va         |         |                      |  | he output frequency.                 |  |
|    |   | Value   | Name                 | Description  |                                      |  |
|    |   | 1Ch     | 28 default [Default] | Default value. Refer to the Clocks page for valid ratios to program. |                                      |  |
| Re |   |         |                      | Restriction  |                                      |  |
|    | This field must be configured before enabling CDCLK PLL and not changed while it is e |         |                      |  | and not changed while it is enabled. |  |



# CGE\_CTRL

|   |  | CGE_CTRL  |             |      |  |
|---|--|---|-------------|------|--|
| Register Space                                      | ::   | MMIO: 0/2/0   |             |      |  |
| Source:   |  | BSpec   |             |      |  |
| Access:   | '  |   |             |      |  |
| Size (in bits):                                     |  | 32  |             |      |  |
| Double Buffer Start of vertical blank Update Point: |  |   |             |      |  |
| Address:  |  | 49080h-49083h                                       |             |      |  |
| Name:   |  | Pipe Color Gamut Enhancement Control                |             |      |  |
| ShortName:  |  | CGE_CTRL_A  |             |      |  |
| Power:  |  | PG1   |             |      |  |
| Reset:  |  | soft  |             |      |  |
| Address:  |  | 49180h-49183h                                       |             |      |  |
| Name:   | Name: Pipe Color Gamut Enhancement Control |   |             |      |  |
| ShortName:  |  | CGE_CTRL_B  |             |      |  |
| Power:  |  | PG2   |             |      |  |
| Reset:  |  | soft  |             |      |  |
| Address:  |  | 49280h-49283h                                       |             |      |  |
| Name:   |  | Pipe Color Gamut Enhancement Control                |             |      |  |
| ShortName:  |  | CGE_CTRL_C  |             |      |  |
| Power:  |  | PG2   |             |      |  |
| Reset:  |  | soft  |             |      |  |
| DWord   | Bit  | Des   | cription    |      |  |
| 0   | 31   | CGE Enable This bit enables the Color Gamut Enhance | ment logic. |      |  |
|   |  | Value   |             | Name |  |
|   |  | 0b [  | Disable     |      |  |
|   |  | 1b E  | nable       |      |  |
|   | 30:0                                       | Reserved  |             |      |  |
|   |  |   |             |      |  |
|   |  | Format:   | N           | ИВZ  |  |



#### **CGE\_WEIGHT**

|                 | CGE_WEIGHT                           |
|-----------------|--------------------------------------|
| Register Space: | MMIO: 0/2/0                          |
| Source:         | BSpec                                |
| Access:         | R/W                                  |
| Size (in bits): | 160                                  |
| Address:        | 49090h-490A3h                        |
| Name:           | Pipe Color Gamut Enhancement Weights |
| ShortName:      | CGE_WEIGHT_A                         |
| Power:          | PG1                                  |
| Reset:          | soft                                 |
| Address:        | 49190h-491A3h                        |
| Name:           | Pipe Color Gamut Enhancement Weights |
| ShortName:      | CGE_WEIGHT_B                         |
| Power:          | PG2                                  |
| Reset:          | soft                                 |
| Address:        | 49290h-492A3h                        |
| Name:           | Pipe Color Gamut Enhancement Weights |
| ShortName:      | CGE_WEIGHT_C                         |
| Power:          | PG2                                  |
| Reset:          | soft                                 |

These are the weights contained in the lookup up table (LUT) used in pipe color gamut enhancement. LUT index 0 contains the weight for the least saturated colors, and LUT index 16 contains the weight for the most saturated colors. Weight values can range from 00000b (100% of the enhanced output color is from the pipe gamma and CSC output corrected color) to 100000b (100% of the enhanced output color is from the pipe gamma and CSC input color).

#### Restriction

The weight values should only be changed while color gamut enhancement is disabled, otherwise screen artifacts may show temporarily.

| DWord | Bit   | Description  |     |  |
|-------|-------|--|-----|--|
| 0     | 31:30 | Reserved   |     |  |
|       |       | Format:  | MBZ |  |
|       | 29:24 | CGE Weight Index 3   |     |  |
|       |       | This is the weight value for this color gamut enhancement LUT index. |     |  |
|       | 23:22 | Reserved   |     |  |



|   |       | CGE_WEIGH   | łT                              |  |
|---|-------|---|---------------------------------|--|
|   |       | Format:   | MBZ                             |  |
|   | 21:16 | CGE Weight Index 2 This is the weight value for this colo                               | or gamut enhancement LUT index. |  |
|   | 15:14 | Reserved  |                                 |  |
|   |       | Format:   | MBZ                             |  |
|   | 13:8  | CGE Weight Index 1 This is the weight value for this cold                               | or gamut enhancement LUT index. |  |
|   | 7:6   | Reserved  |                                 |  |
|   |       | Format:   | MBZ                             |  |
|   | 5:0   | CGE Weight Index 0 This is the weight value for this colo                               | or gamut enhancement LUT index. |  |
| 1 | 31:30 | Reserved  |                                 |  |
|   |       | Format:   | MBZ                             |  |
|   | 29:24 | CGE Weight Index 7 This is the weight value for this cold                               | or gamut enhancement LUT index. |  |
|   | 23:22 | Reserved Format:  | MBZ                             |  |
|   | 21:16 | CGE Weight Index 6 This is the weight value for this color gamut enhancement LUT index. |                                 |  |
|   | 15:14 | Reserved  | 3                               |  |
|   |       | Format:   | MBZ                             |  |
|   | 13:8  | CGE Weight Index 5 This is the weight value for this color gamut enhancement LUT index. |                                 |  |
|   | 7:6   | Reserved  |                                 |  |
|   |       | Format:   | MBZ                             |  |
|   | 5:0   | CGE Weight Index 4 This is the weight value for this cold                               | or gamut enhancement LUT index. |  |
| 2 | 31:30 | Reserved  |                                 |  |
|   |       | Format:   | MBZ                             |  |
|   | 29:24 | CGE Weight Index 11 This is the weight value for this cold                              | or gamut enhancement LUT index. |  |
|   | 23:22 | Reserved  |                                 |  |
|   |       | Format:   | MBZ                             |  |
|   | 21:16 | CGE Weight Index 10 This is the weight value for this cold                              | or gamut enhancement LUT index. |  |
|   | 15:14 | Reserved  |                                 |  |
|   |       | Format:   | MBZ                             |  |



|   |       | CGE_WEI  | GHT                                |  |
|---|-------|--|------------------------------------|--|
|   | 13:8  | 13:8 CGE Weight Index 9 This is the weight value for this color gamut enhancement LUT index.  7:6 Reserved |                                    |  |
|   | 7:6   |  |                                    |  |
|   |       | Format:  | MBZ                                |  |
|   | 5:0   | CGE Weight Index 8 This is the weight value for this   | color gamut enhancement LUT index. |  |
| 3 | 31:30 | Reserved   |                                    |  |
|   |       | Format:  | MBZ                                |  |
|   | 29:24 | CGE Weight Index 15 This is the weight value for this color gamut enhancement LUT index.                   |                                    |  |
|   | 23:22 | Reserved   |                                    |  |
|   |       | Format:  | MBZ                                |  |
|   | 21:16 | CGE Weight Index 14 This is the weight value for this  | color gamut enhancement LUT index. |  |
|   | 15:14 | Reserved   | ,                                  |  |
|   |       | Format:  | MBZ                                |  |
|   | 13:8  | CGE Weight Index 13 This is the weight value for this  | color gamut enhancement LUT index. |  |
|   | 7:6   | Reserved   |                                    |  |
|   |       | Format:  | MBZ                                |  |
|   | 5:0   | CGE Weight Index 12 This is the weight value for this color gamut enhancement LUT index.                   |                                    |  |
| 4 | 31:6  | Reserved   |                                    |  |
|   |       | Format:  | MBZ                                |  |
|   | 5:0   | CGE Weight Index 16 This is the weight value for this  | color gamut enhancement LUT index. |  |



## **Clipper Invocation Counter**

**CL\_INVOCATION\_COUNT - Clipper Invocation Counter** 

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02338h-0233Fh

Name: Clipper Invocation Counter

ShortName: CL\_INVOCATION\_COUNT\_RCSUNIT\_BE\_GEOMETRY

Address: 18338h-1833Fh

Name: Clipper Invocation Counter

ShortName: CL\_INVOCATION\_COUNT\_POCSUNIT\_BE\_GEOMETRY

Address: 02338h-0233Fh

Name: Clipper Invocation Counter

ShortName: CL\_INVOCATION\_COUNT\_RCSUNIT\_BE

Address: 18338h-1833Fh

Name: Clipper Invocation Counter

ShortName: CL\_INVOCATION\_COUNT\_POCSUNIT\_BE

This register stores the count of objects entering the Clipper stage. This register is part of the context save and restore.

| <b>DWord</b> | Bit   | Description  |  |  |
|--------------|-------|--|--|--|
| 0            | 63:32 | CL Invocation Count Report UDW   |  |  |
|              |       | Number of objects entering the clipper stage. Updated only when Statistics Enable is set in LIP_STATE (see the Clipper Chapter in the 3D Volume.)                                  |  |  |
|              |       | CL Invocation Count Report LDW  Number of objects entering the clipper stage. Updated only when Statistics Enable is set in CLIP_STATE (see the Clipper Chapter in the 3D Volume.) |  |  |



## **Clipper Primitives Counter**

**CL\_PRIMITIVES\_COUNT - Clipper Primitives Counter** 

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02340h-02347h

Name: Clipper Primitives Counter

ShortName: CL\_PRIMITIVES\_COUNT\_RCSUNIT\_BE\_GEOMETRY

Address: 18340h-18347h

Name: Clipper Primitives Counter

ShortName: CL\_PRIMITIVES\_COUNT\_POCSUNIT\_BE\_GEOMETRY

Address: 02340h-02347h

Name: Clipper Primitives Counter

ShortName: CL\_PRIMITIVES\_COUNT\_RCSUNIT\_BE

Address: 18340h-18347h

Name: Clipper Primitives Counter

ShortName: CL\_PRIMITIVES\_COUNT\_POCSUNIT\_BE

This register reflects the total number of primitives that have been output by the clipper. This register is part of the context save and restore.

| <b>DWord</b> | Bit  | Description   |
|--------------|------|---|
| 0            |      | Clipped Primitives Output Count UDW  Total number of primitives output by the clipper stage. This count is updated for every primitive output by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the 3D Volume.) |
|              | 31:0 | Clipped Primitives Output Count LDW  Total number of primitives output by the clipper stage. This count is updated for every primitive output by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the 3D Volume.) |



# **Clock Gating Messages**

|                        |        | CGMSG - Clock Gating Mes  | sag | es |
|------------------------|--------|---|-----|----|
| Register S             | Space: | MMIO: 0/2/0   |     |    |
| Source:<br>Size (in bi | tc).   | BSpec<br>32   |     |    |
| Address:               | 13).   | 08104h  |     |    |
|                        | ing Mo | ssages Register   |     |    |
| DWord                  | Bit    | Description   |     |    |
| 0                      | 31:16  | Message Mask  |     |    |
| · ·                    |        | Access:   |     | RO |
|                        |        | Message Mask In order to write to bits 15:0, the corresponding message For example, for bit 14 to be set, bit 30 needs to be 1:                                   |     |    |
|                        | 15:7   | Reserved  |     |    |
|                        |        |   |     |    |
|                        |        | Access: Reserved  |     | RO |
|                        | 6      | Posh Clock gating control message   |     |    |
|                        | 0      | Posit Clock gatting control message   |     |    |
|                        |        | Access:   | R/W |    |
|                        |        | Gate Posh Clock Message : '0' : Clock Un-gate Request (un-gates the scmsclk clock ) '1' : Clock Gate Request (gates the scmsclk clock )                           |     |    |
|                        | 5      | Media sampler Clock gating control message  |     |    |
|                        |        |   |     |    |
|                        |        | Access:   | R/W |    |
|                        |        | Gate Media sampler Clock Message : '0' : Clock Un-gate Request (un-gates the scmsclk clock ) '1' : Clock Gate Request (gates the scmsclk clock )                  |     |    |
|                        | 4      | WIDI 1 Clock gating control message   |     |    |
|                        |        |   |     |    |
|                        |        | Access:   | R/W |    |
|                        |        | Gate WIDI 1 (2nd Vbox) Clock gate Message : '0' : WIDI 1 Clock Un-gate Request (un-gates the cmclk cl '1' : WIDI 1 Clock Gate Request (gates the cmclk clockin tl |     |    |
|                        | 3      | WIDI 0 CLock Gating control Message   |     |    |
|                        |        |   |     |    |



|   | CGMSG - Clock Gating Mes   | ssages |  |
|---|--|--------|--|
|   | Access:  | R/W    |  |
|   | Gate WIDI 0 Clock Message :  '0' : WIDI 0 Clock Un-gate Request (un-gates the cwclk clock '1' : WIDI 0 Clock Gate Request (gates the cwclk clock)        |        |  |
| 2 | Reserved   |        |  |
| 1 | Fix Function Clock gating Control Message  |        |  |
|   | Access:  | R/W    |  |
|   | Gate Fix Clock Message : '0' : Fix Clock Un-gate Request (un-gates the cfclk/cf2xclk clock) '1' : Fix Clock Gate Request (gates the cfclk/cf2xclk clock) |        |  |
| 0 | Row Clock Gating Control Message   |        |  |
|   | Access: Gate Row Clocks Message :  | R/W    |  |
|   | '0' : Row Clock Un-gate Request (un-gates the crclk and c'1' : Row Clock Gate Request (gates the crclk and cr2xclk                                       |        |  |



#### **Command Buffer Caching Control Register**

**CMD\_BUF\_CCTL - Command Buffer Caching Control Register** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 02084h-02087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_RCSUNIT

Address: 18084h-18087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_POCSUNIT

Address: 22084h-22087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_BCSUNIT

Address: 1C0084h-1C0087h
Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_VCSUNIT0

Address: 1C4084h-1C4087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_VCSUNIT1

Address: 1C8084h-1C8087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_VECSUNIT0

Address: 1D0084h-1D0087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_VCSUNIT2



**CMD\_BUF\_CCTL - Command Buffer Caching Control Register** 

Address: 1D4084h-1D4087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_VCSUNIT3

Address: 1D8084h-1D8087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_VECSUNIT1

Address: 1E0084h-1E0087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_VCSUNIT4

Address: 1E4084h-1E4087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_VCSUNIT5

Address: 1E8084h-1E8087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_VECSUNIT2

Address: 1F0084h-1F0087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_VCSUNIT6

Address: 1F4084h-1F4087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_VCSUNIT7

Address: 1F8084h-1F8087h Name: CMD\_BUF\_CCTL

ShortName: CMD\_BUF\_CCTL\_VECSUNIT3

This register informs the size of the command buffer cache allocated in L3 for DMA requests from RenderCS. This register also defines the MOCS index that need be send on command buffer read request to be cached in L3. This register is an non-privileged register and engine context saved and restored.



#### CMD\_BUF\_CCTL - Command Buffer Caching Control Register

#### **Programming Notes** This register is only functional on RenderCS and must be only programmed on RenderCS. **DWord** Bit **Description** 0 31:16 **Mask** Access: WO Format: Mask Mask bits act as write enables for the bits in the lower bits of this register 15:12 Reserved 11:8 | Command Buffer Cache Size Format: U4 The value programmed to this field should be less than or equal to the actual physical cache space reserved in L3 for command buffercaching through L3 configuration. Command buffer DMA engine uses the cache size programmed in this field to limit the read requests of a cacheable batch buffer to be cached in L3. DMA engine does this by tracking the amount of read requests made cacheable and stops caching when the read requested data size equals to the size of the command cache allocated. DMA engine resets the command caching tracker on events listed below. This avoids thrashing of cache for Batch Buffers larger in size compared to the command buffer cache allocated in L3. • On an End Of Tile in PTRBR/POSH mode of operation. On a context save of a context. • On command cache invalidation through PIPE\_CONTROL. **Value** Name **Description** Cache Size Zero Size of the command buffer cache allocated in L3 0h 1h Cache Size 16 Size of the command buffer cache allocated in L3 KΒ is 16KB 2h Cache Size 32 Size of the command buffer cache allocated in L3 KB is 32KB Size of the command buffer cache allocated in L3 3h Cache Size 64 KΒ is 64KB Cache Size 128 Size of the command buffer cache allocated in L3 4h ΚB is 128KB 5h Cache Size 256 Size of the command buffer cache allocated in L3 KΒ is 256KB Size of the command buffer cache allocated in L3 Cache Size 512 6h is 512KB 7h,8h,9h, Ah, Bh, Ch, Dh, Reserved Reserved. Eh, Fh



| 7   | Reserved                            |    |     |  |
|---|-------------------------------------|----|-----|--|
|   | Format:                             |    | MBZ |  |
| 6:0   | uffer Caching                       |    |     |  |
|   | Format: MEMORY_OBJECT_CONTROL_STATE |    |     |  |
| Format: MEMORY_OBJECT_CONTROL_STATE  This field has the standard format defined for MOCS globally. "Index to MOCS Tables" field MOCS is used for L3 and System cache memory properties.  "Index to MOCS Tables" attribute of this field is used for defining the caching properties for requests made for batch buffer command fetches. |                                     | s. |     |  |



## **Config Access Range Register Base**

**CARR\_BASE** - **Config Access Range Register Base** 

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 04150h

Name: Config Access Range Register 0 Base

ShortName: CARR0\_Base

Address: 04158h

Name: Config Access Range Register 1 Base

ShortName: CARR1\_Base

Address: 04160h

Name: Config Access Range Register 2 Base

ShortName: CARR2\_Base

Address: 04168h

Name: Config Access Range Register 3 Base

ShortName: CARR3\_Base

Address: 04170h

Name: Config Access Range Register 4 Base

ShortName: CARR4\_Base

Address: 04178h

Name: Config Access Range Register 5 Base

ShortName: CARR5\_Base

Address: 04180h

Name: Config Access Range Register 6 Base

ShortName: CARR6\_Base

Address: 04188h



## **CARR\_BASE** - **Config Access Range Register Base**

Name: Config Access Range Register 7 Base

ShortName: CARR7\_Base

CS Config access ranger register - Base address and permission

| CS Con       | rig acce | access ranger register - Base address and permission                                |                    |  |  |  |  |
|--------------|----------|---|--------------------|--|--|--|--|
| <b>DWord</b> | Bit      |   | Description        |  |  |  |  |
| 0            | 31       | Lock  |                    |  |  |  |  |
|              |          | Default Value:  |                    | 0b                                     |  |  |  |
|              |          | Access:   |                    | R/W Lock                               |  |  |  |
|              |          | Lock bit. Expected to be set by BIOS after  |                    |  |  |  |  |
|              |          | 0: Register can be accessed from IA or H  |                    |  |  |  |  |
|              |          | 1: Register can only be accessed with HW  | / accesses         |  |  |  |  |
|              | 30:23    | Reserved  |                    |  |  |  |  |
|              |          | Default Value:  | 00000000000        | 000b                                   |  |  |  |
|              |          | Access:   | RO                 |  |  |  |  |
|              | 22:2     | Base Address  |                    |  |  |  |  |
|              |          | Default Value:  |                    | 000000h                                |  |  |  |
|              |          | Access:   |                    | R/W Lock                               |  |  |  |
|              |          | Base address of the config address range defined by this CARR                       |                    |  |  |  |  |
|              | 1        | Access  |                    |  |  |  |  |
|              |          | Default Value:  |                    | 0b                                     |  |  |  |
|              |          | Access:   |                    | R/W Lock                               |  |  |  |
|              |          | Access permissions for the config address range defined by this CARR.               |                    |  |  |  |  |
|              |          | 0: Read access only   |                    |  |  |  |  |
|              |          | 1: Both Read and Write access   |                    |  |  |  |  |
|              | 0        | Valid   |                    |  |  |  |  |
|              |          | Default Value:  |                    | 0b                                     |  |  |  |
|              |          | Access:   |                    | R/W Lock                               |  |  |  |
|              |          | Config address ranger defined by this CA  |                    | is compared against incoming CS config |  |  |  |
|              |          | accesses. If within range, the access is allowed                                    |                    |  |  |  |  |
|              |          | If Valid=0, the range register does not partially valid, no range checking is done. | articipate in rang | ge checking. If none of the CARRs are  |  |  |  |
|              |          | valid, no range checking is done.   |                    |  |  |  |  |
|              |          |   |                    |  |  |  |  |



## **Configuration Register0 for RPMunit**

|                       |        | <b>CONFIGO</b>   | - Configuration  | Registe                    | r0 fc      | or RPMunit                        |  |
|-----------------------|--------|--|--|----------------------------|------------|-----------------------------------|--|
| Register              | Space  | : MMIO: 0  | /2/0   |                            |            |                                   |  |
| Source:<br>Size (in b | oits): | BSpec<br>32  |  |                            |            |                                   |  |
| Address:              |        | 00D00h   |  |                            |            |                                   |  |
| Lock bit              | LOCK   | applies to all RV  | N/L fields in this register. Lo                            | ck is overridde            | en durir   | ng context restore.               |  |
| DWord                 | Bit    |  |  | Description                |            |                                   |  |
| 0                     | 31     | Lock for RW/L  | Fields in this Register                                    |                            |            |                                   |  |
|                       |        | Access:  |  | R/W Lock                   |            |                                   |  |
|                       |        |  | FIG0 register are R/W.                                     | alo caltos as Alatos I a s | .1. 1. 143 |                                   |  |
|                       |        |  | ONFIG0 register are RO (inc                                | _                          |            | ing a 0 will not clear the lock). |  |
|                       |        |  | a restore after context is ca                              |                            | .c., wiic  | ing a 5 viii not clear the locky. |  |
|                       | 30     | Engineering Sa   | imple Indicator  |                            |            |                                   |  |
|                       |        |  |  | _                          |            |                                   |  |
|                       |        | Access:  | R/W Lock   |                            |            |                                   |  |
|                       |        | This bit defines whether the part is an engineering sample/Pre-Production part |  |                            |            |                                   |  |
|                       | 29:6   | Placeholder Bi   | ts   |                            |            |                                   |  |
|                       |        |  |  |                            |            |                                   |  |
|                       |        | Access:  |  | R/W Lock                   |            |                                   |  |
|                       | 5:3    | <b>Crystal Clock F</b>   | req Selector   |                            |            | T                                 |  |
|                       |        |  |  |                            |            |                                   |  |
|                       |        | Access:  |  |                            |            | RO                                |  |
|                       |        |  | ne crystal clock frequency.<br>his bit and then program th | e shift narame             | ters be    | Now appropriately                 |  |
|                       |        | Value  | program an   |                            | me         | now, appropriately                |  |
|                       |        | 0  | Crystal clock is at 24 MHz                                 | [Default]                  |            |                                   |  |
|                       |        | 1  | Crystal clock is at 19.2 MH                                | lz                         |            |                                   |  |
|                       |        | 10   | Crystal clock is at 38.4 MH                                | lz                         |            |                                   |  |
|                       |        | 11   | Crystal clock is at 25 MHz                                 |                            |            |                                   |  |
|                       |        | 100  | Rsvd for future use  |                            |            |                                   |  |
|                       | 2:1    | CTC SHIFT para   | ameter   |                            |            |                                   |  |
|                       |        | Default Value:   |  |                            | 10b        |                                   |  |



|  |   | <b>CONFIG0 - Configuration</b>                    | Registe                          | r0 for RPMunit         |  |  |  |
|--|---|---|----------------------------------|------------------------|--|--|--|
|  |   | Access:   |                                  | R/W Lock               |  |  |  |
| 00 - use bit 7 as "microsecond", bit 3<br>01 - use bit 6 as "microsecond", bit 2<br>10 - use bit 5 as "microsecond", bit 1<br>11 - use bit 4 as "microsecond", bit 0 |   |   | est *CS timest<br>est *CS timest | tamp<br>tamp (default) |  |  |  |
|  | 0 | Disable TSC Synchronization                       |                                  |                        |  |  |  |
|  |   | Access:   | R/W Lock                         |                        |  |  |  |
|  |   | 'b0 - TSC synchronization enabled in GT (default) |                                  |                        |  |  |  |
|  |   | 'b1 - TSC synchronization DISABLED in GT          |                                  |                        |  |  |  |



## **Configuration Register1 for RPMunit**

|            |       | CONFIG1 - Conf  | figuration Reg                                      | ister1 for RPMunit   |  |  |  |  |
|------------|-------|---|---|--|--|--|--|--|
| Register   | Space | MMIO: 0/2/0   |   |  |  |  |  |  |
| Source:    | .:4   | BSpec   | ·   |  |  |  |  |  |
| Size (in b |       | 32<br>00D04h  |   |  |  |  |  |  |
|            |       |   | a this register Lask is our                         | pridden during contout rectors   |  |  |  |  |
| DWord      | Bit   | applies to all KW/L lields if   | Descrip   | erridden during context restore.   |  |  |  |  |
| 0          | 31    | Lock for RW/L Fields in t   | <u> </u>  |  |  |  |  |  |
|            | •     | Access:   | R/W Lo  | ock  |  |  |  |  |
|            |       | <ul> <li>0 = Bits of CONFIG0 register are R/W.</li> <li>1 = All bits of CONFIG0 register are RO (including this lock bit).</li> <li>Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).</li> <li>Lock is reset on a restore after context is captured.</li> </ul> |   |  |  |  |  |  |
|            | 30:10 | Placeholder Bits  |   |  |  |  |  |  |
|            |       | Access:   | R/W Lo  | ock  |  |  |  |  |
|            | 9     | Reserved  |   |  |  |  |  |  |
|            |       |   |   |  |  |  |  |  |
|            | 8:0   | RCP L3 FREQ DETECT  |   |  |  |  |  |  |
|            |       | Default Value:  |   | 000011110b   |  |  |  |  |
|            |       | Access:   |   | R/W Lock   |  |  |  |  |
|            |       | than or equal to 1GHz. It needs to be at 0 when 2 Without this circuit change is less than Vccmin of 0.9V   | X clock frequency is >10 es, the GT L3 cache will r | an be set at 1 when 2X clock frequency is less iHz.  not be functional at lower frequency due to Vcc  to a 1x frequency of 500Mhz. |  |  |  |  |



## **Context Restore Request To TDL**

| TC           | DL_CC | NTE             | (T_RE       | STORE - Context Restore Request To TDL                         |  |  |  |
|--------------|-------|-----------------|-------------|--|--|--|--|
| Register S   | pace: | MMIC            | ): 0/2/0    |  |  |  |  |
| Source:      |       | BSpec           |             |  |  |  |  |
| Access:      |       | WO              |             |  |  |  |  |
| Size (in bit | :s):  | 32              |             |  |  |  |  |
| Address:     |       | 0E418           | h           |  |  |  |  |
| DWord        | Bit   |                 | Description |  |  |  |  |
| 0            | 31:17 | Reserved        |             |  |  |  |  |
|              |       | Format:         |             | MBZ  |  |  |  |
|              | 16    | Context         | Restore     | Mask   |  |  |  |
|              |       | Value           | Name        | Description  |  |  |  |
|              |       | 1               |             | Bit 0 and bit 16 both need to be 1 for Context restore request |  |  |  |
|              | 15:1  | Reserved        |             |  |  |  |  |
|              |       | Format:         |             | MBZ  |  |  |  |
|              | 0     | Context Restore |             |  |  |  |  |
|              |       | Value           | Name        | Description  |  |  |  |
|              |       | 1               |             | Bit 0 and bit 16 both need to be 1 for Context restore request |  |  |  |



## **Context Sizes**

|   |        | CXT_SIZE -   | Conte   | xt Siz                                | es                                      |  |  |
|---|--------|--|---|---------------------------------------|---|--|--|
| Register Space:   |        | MMIO: 0/2/0  |   |                                       |   |  |  |
|   |        |  |   |                                       |   |  |  |
| Source:   |        | RenderCS   |   |                                       |   |  |  |
| Access:   |        | R/W  |   |                                       |   |  |  |
| Size (in l  | oits): | 32   |   |                                       |   |  |  |
| Trusted   | Type:  | 1  |   |                                       |   |  |  |
| Address   | •      | 021A8h   |   |                                       |   |  |  |
|   |        | of a logical rendering context is the a 64B cache lines.   | mount of d  | ata stored                            | d/restored during a context switch and  |  |  |
| This register will be power context save/restored. Note that this register will default to the correct value software should not have to modify it. |        |  |   | vill default to the correct value, so |   |  |  |
| <b>DWord</b>  | Bit    |  | Descr   | iption                                |   |  |  |
| 0   | 31:28  | Reserved   |   |                                       |   |  |  |
|   |        | Format:  |   |                                       | MBZ                                     |  |  |
|   | 27:16  | Render Engine Context Size   |   | ,                                     |   |  |  |
|   |        |  |   |                                       |   |  |  |
|   |        | This field indicates the size of the rend<br>when extended mode is not enabled<br>excludes the ring context image size a | for a contex  | xt; this ex                           | cludes URB context size. Note that this |  |  |
|   |        | Value  |   |                                       | Name                                    |  |  |
|   |        | 15Eh   | [Default]   |                                       |   |  |  |
|   | 15:8   | SOL Context Offset   |   | t                                     | 1                                       |  |  |
|   |        |  |   |                                       |   |  |  |
|   |        | 9  | This field indicates the cacheline aligned offset of the SOL context in the render context image<br>starting from Ring Context. Note that in execlist of scheduling Ring context itself is at 4KB offset<br>from LRCA |                                       |   |  |  |
|   |        | Value  |   |                                       | Name                                    |  |  |
|   |        | 66h  | [Default]   |                                       |   |  |  |
|   | 7:0    | Reserved   |   |                                       |   |  |  |
|   |        | Format:  |   |                                       | MBZ                                     |  |  |



#### **Context Status Buffer1 Contents**

**CTXT\_ST\_BUF1 - Context Status Buffer1 Contents** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 384
Trusted Type: 1

Address: 023C0h-023EFh

Name: Context Status Buffer1 Contents

ShortName: CTXT\_ST\_BUF1\_RCSUNIT

Address: 183C0h-183EFh

Name: Context Status Buffer1 Contents
ShortName: CTXT\_ST\_BUF1\_POCSUNIT

Address: 223C0h-223EFh

Name: Context Status Buffer1 Contents

ShortName: CTXT\_ST\_BUF1\_BCSUNIT

Address: 1C03C0h-1C03EFh

Name: Context Status Buffer1 Contents

ShortName: CTXT\_ST\_BUF1\_VCSUNIT0

Address: 1C43C0h-1C43EFh

Name: Context Status Buffer1 Contents

ShortName: CTXT\_ST\_BUF1\_VCSUNIT1

Address: 1C83C0h-1C83EFh

Name: Context Status Buffer1 Contents
ShortName: CTXT\_ST\_BUF1\_VECSUNIT0

Address: 1D03C0h-1D03EFh

Name: Context Status Buffer1 Contents

ShortName: CTXT\_ST\_BUF1\_VCSUNIT2



## **CTXT\_ST\_BUF1 - Context Status Buffer1 Contents**

Address: 1D43C0h-1D43EFh

Name: Context Status Buffer1 Contents

ShortName: CTXT\_ST\_BUF1\_VCSUNIT3

Address: 1D83C0h-1D83EFh

Name: Context Status Buffer1 Contents
ShortName: CTXT ST BUF1 VECSUNIT1

Address: 1E03C0h-1E03EFh

Name: Context Status Buffer1 Contents

ShortName: CTXT\_ST\_BUF1\_VCSUNIT4

Address: 1E43C0h-1E43EFh

Name: Context Status Buffer1 Contents

ShortName: CTXT\_ST\_BUF1\_VCSUNIT5

Address: 1E83C0h-1E83EFh

Name: Context Status Buffer1 Contents
ShortName: CTXT\_ST\_BUF1\_VECSUNIT2

Address: 1F03C0h-1F03EFh

Name: Context Status Buffer1 Contents

ShortName: CTXT\_ST\_BUF1\_VCSUNIT6

Address: 1F43C0h-1F43EFh

Name: Context Status Buffer1 Contents

ShortName: CTXT\_ST\_BUF1\_VCSUNIT7

Address: 1F83C0h-1F83EFh

Name: Context Status Buffer1 Contents
ShortName: CTXT\_ST\_BUF1\_VECSUNIT3

All "Context Status\* LDW" have the format of the Bits[31:0] of the "Context Status" definition. All "Context Status\* UDW" have the format of the Bits[61:32] of the "Context Status" definition.



#### CTXT\_ST\_BUF1 - Context Status Buffer1 Contents **Programming Notes** This structure contains the Context Switch status locations Context Status 6 to Context Status 11. **DWord** Bit **Description** 0 63:32 **Context Status 6 UDW** Format: U32 31:0 **Context Status 6 LDW** U32 Format: 1 63:32 **Context Status 7 UDW** U32 Format: 31:0 **Context Status 7 LDW** U32 Format: 2 63:32 **Context Status 8 UDW** U32 Format: 31:0 **Context Status 8 LDW** Format: U32 3 63:32 **Context Status 9 UDW** Format: U32 31:0 **Context Status 9 LDW** U32 Format: 4 63:32 **Context Status 10 UDW** Format: U32 31:0 **Context Status 10 LDW** U32 Format: 5 63:32 **Context Status 11 UDW** U32 Format:

**Context Status 11 LDW** 

Format:

31:0

U32



#### **Context Status Buffer Contents**

**CTXT\_ST\_BUF - Context Status Buffer Contents** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 384
Trusted Type: 1

Address: 02370h-0239Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_RCSUNIT

Address: 18370h-1839Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_POCSUNIT

Address: 22370h-2239Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_BCSUNIT

Address: 1C0370h-1C039Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_VCSUNIT0

Address: 1C4370h-1C439Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_VCSUNIT1

Address: 1C8370h-1C839Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_VECSUNIT0

Address: 1D0370h-1D039Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_VCSUNIT2



## **CTXT\_ST\_BUF - Context Status Buffer Contents**

Address: 1D4370h-1D439Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_VCSUNIT3

Address: 1D8370h-1D839Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_VECSUNIT1

Address: 1E0370h-1E039Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_VCSUNIT4

Address: 1E4370h-1E439Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_VCSUNIT5

Address: 1E8370h-1E839Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_VECSUNIT2

Address: 1F0370h-1F039Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_VCSUNIT6

Address: 1F4370h-1F439Fh

Name: Context Status Buffer Contents

ShortName: CTXT\_ST\_BUF\_VCSUNIT7

Address: 1F8370h-1F839Fh

Name: Context Status Buffer Contents
ShortName: CTXT\_ST\_BUF\_VECSUNIT3

Contents of the Execlist 0 in HW.

All "Context Status\* LDW" have the format of the Bits[31:0] of the "Context Status" definition.



## **CTXT\_ST\_BUF - Context Status Buffer Contents**

| All "Context Status* UI            | DW" have the form    | nat of the Bits[61:32] of the "Context Status" defir | nition.              |           |  |  |
|------------------------------------|----------------------|--|----------------------|-----------|--|--|
|                                    | P                    | rogramming Notes                                     |                      | Source    |  |  |
| This structure contains            | the Context Switc    | ch status locations Context Status 0 to Context St   | atus 5.              |           |  |  |
| This register functional streamer. | lity is not supporte | ed and must not be programmed for Position cor       | nmand Po             | ositionCS |  |  |
| DWord                              | Bit                  | Description  |                      |           |  |  |
| 0                                  | 63:32                | Context Status 0 UDW                                 |                      |           |  |  |
|                                    |                      | Format: U  | 32                   |           |  |  |
|                                    | 31:0                 | Context Status 0 LDW                                 |                      |           |  |  |
|                                    |                      | Format: U  | 32                   |           |  |  |
| 1                                  | 63:32                | Context Status 1 UDW                                 |                      |           |  |  |
|                                    |                      | Format: U  | U32                  |           |  |  |
|                                    | 31:0                 | Context Status 1 LDW                                 |                      |           |  |  |
|                                    |                      | Format: U  | J32                  |           |  |  |
| 2                                  | 63:32                | Context Status 2 UDW                                 |                      |           |  |  |
|                                    |                      | Format: U  | 32                   |           |  |  |
|                                    | 31:0                 | Context Status 2 LDW                                 |                      |           |  |  |
|                                    |                      | Format: U  | 32                   |           |  |  |
| 3                                  | 63:32                | Context Status 3 UDW                                 |                      |           |  |  |
|                                    |                      | Format: U  | 32                   |           |  |  |
|                                    | 31:0                 | Context Status 3 LDW                                 |                      |           |  |  |
|                                    |                      | Format: U  | 32                   |           |  |  |
| 4                                  | 63:32                | Context Status 4 UDW                                 |                      |           |  |  |
|                                    |                      | Format: U  | 32                   |           |  |  |
|                                    | 31:0                 | Context Status 4 LDW                                 |                      |           |  |  |
|                                    |                      | Format: U  | 32                   |           |  |  |
| 5                                  | 63:32                | Context Status 5 UDW                                 | Context Status 5 UDW |           |  |  |
|                                    |                      | Format: U  | 32                   |           |  |  |
|                                    |                      |  |                      |           |  |  |

**Context Status 5 LDW** 

Format:

31:0

U32



## **Context Status Buffer Interrupt Mask Register**

## CSB\_INTERRUPT\_MASK - Context Status Buffer Interrupt Mask Register

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 02218h-0221Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_RCSUNIT

Address: 18218h-1821Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_POCSUNIT

Address: 22218h-2221Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_BCSUNIT

Address: 1C0218h-1C021Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_VCSUNIT0

Address: 1C4218h-1C421Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_VCSUNIT1

Address: 1C8218h-1C821Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_VECSUNIT0

Address: 1D0218h-1D021Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_VCSUNIT2



# CSB\_INTERRUPT\_MASK - Context Status Buffer Interrupt Mask Register

Address: 1D4218h-1D421Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_VCSUNIT3

Address: 1D8218h-1D821Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_VECSUNIT1

Address: 1E0218h-1E021Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_VCSUNIT4

Address: 1E4218h-1E421Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_VCSUNIT5

Address: 1E8218h-1E821Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_VECSUNIT2

Address: 1F0218h-1F021Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_VCSUNIT6

Address: 1F4218h-1F421Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_VCSUNIT7

Address: 1F8218h-1F821Bh

Name: CSB\_INTERRUPT\_MASK

ShortName: CSB\_INTERRUPT\_MASK\_VECSUNIT3

Hardware generates context switch interrupt and the associated context switch status report for the context switch reasons unmasked in this register. By default the context switch interrupts for all context switch reasons



## CSB\_INTERRUPT\_MASK - Context Status Buffer Interrupt Mask Register

are un-masked. This register is privileged and global across all contexts and power context save/restored by hardware.

Note that on a context switch status report even the status of the masked context switch reasons are reported.

#### **Programming Notes**

Software must program this register through direct MMIO when hardware is idle and not processing any contexts

| context      | exts. |   |  |  |  |  |  |  |
|--------------|-------|---|--|--|--|--|--|--|
| <b>DWord</b> | Bit   |   | Description  |  |  |  |  |  |
| 0            | 31:8  | Reserved Reserved   |  |  |  |  |  |  |
|              | 7     | This man  | Active to Idle This mask bit controls the context switch interrupt generation and the associated context switch status report on a context switch leading hardware to go idle. Active-to-Idle is a special case of element switch due to ring done or un-successful semaphore wait or un-successful display wait for event following which hardware goes idle. |  |  |  |  |  |
|              |       | Value   | Name   | Description  |  |  |  |  |
|              |       | 0   | [Default]  | Context switch interrupt and associated context switch status report is generated on a context switch leading hardware to go idle.     |  |  |  |  |
|              |       | 1   |  | Context switch interrupt and associated context switch status report is not generated on a context switch leading hardware to go idle. |  |  |  |  |
|              | 6     | This m  | eempt to Idle  nis mask bit controls the context switch interrupt generation and the associated context switch  atus report on a context switch due to Preempt-to-Idle.  |  |  |  |  |  |
|              |       | Value   | Name   | Description  |  |  |  |  |
|              |       | 0   | [Default]  | Context switch interrupt and associated context switch status report is generated on a context switch due to Preempt-to-Idle.          |  |  |  |  |
|              |       | 1   |  | Context switch interrupt and associated context switch status report is not generated on a context switch due to Preempt-to-Idle.      |  |  |  |  |
|              | 5     |   | ask bit cont   | rols the context switch interrupt generation and the associated context switch context switch due to lite restore.                     |  |  |  |  |
|              |       | Value   | Name   | Description  |  |  |  |  |
|              |       | 0   | [Default]  | Context switch interrupt and associated context switch status report is generated on a context switch due to lite restore.             |  |  |  |  |
|              |       | 1   |  | Context switch interrupt and associated context switch status report is not generated on a context switch due to lite restore.         |  |  |  |  |
|              | 4     | Preemption  This mask bit controls the context switch interrupt generation and the associated context switc status report on a context switch due to preemption. Preemption of an ongoing context is triggered due to loading of submission queue to execution queue on a "Load". |  |  |  |  |  |  |



# CSB\_INTERRUPT\_MASK - Context Status Buffer Interrupt Mask Register

| Value | Name      | Description  |
|-------|-----------|--|
| 0     | [Default] | Context switch interrupt and associated context switch status report is generated on a context switch due to preemption.     |
| 1     |           | Context switch interrupt and associated context switch status report is not generated on a context switch due to preemption. |

#### 3 **Display Wait For Event**

This mask bit controls the context switch interrupt generation and the associated context switch status report on Ring-Done context switch.

| Value | Name | Description  |
|-------|------|--|
| 0     |      | Context switch interrupt and associated context switch status report is generated on a context switch due to un-successful display wait for event. Context switch on un-successful display wait for even wait is a part of element switch. |
| 1     |      | Context switch interrupt and associated context switch status report is not generated on a context switch due to un-successful display wait for event.   |

#### 2 **Semaphore Wait**

This mask bit controls the context switch interrupt generation and the associated context switch status report on Ring-Done context switch.

|       |           | ; <i>3</i>  |
|-------|-----------|---|
| Value | Name      | Description   |
| 0     |           | Context switch interrupt and associated context switch status report is     |
|       | [Default] | generated on a context switch due to un-successful sempahore wait. Context  |
|       |           | switch on un-successful semaphore wait is a part of element switch.         |
| 1     |           | Context switch interrupt and associated context switch status report is not |
|       |           | generated on a context switch un-successful semaphore wait.                 |

#### 1 Ring Done

This mask bit controls the context switch interrupt generation and the associated context switch status report on Ring-Done context switch.

| Value | Name      | Description   |
|-------|-----------|---|
| 0     |           | Context switch interrupt and associated context switch status report is   |
|       | [Default] | generated on a context switch reason due to Ring-Done. Context switch on ring done is a part of element switch.             |
| 1     |           | Context switch interrupt and associated context switch status report is not generated on a context switch due to Ring-Done. |

#### 0 Idle To Active

This mask bit controls the context switch interrupt generation and the associated context switch status report on Idle-to-Active context switch.

| Value | Name      | Description   |
|-------|-----------|---|
| 0     |           | Context switch interrupt and associated context switch status report is       |
|       | [Default] | generated on a context switch due to Idle-to-Active. Idle2Active is a special |



# CSB\_INTERRUPT\_MASK - Context Status Buffer Interrupt Mask Register | case of submission queue acceptance by hardware. | Context switch interrupt and associated context switch status report is not generated on a context switch due to Idle-to-Active.



## **Context Status Buffer Read Register**

**CSB\_STATUS - Context Status Buffer Read Register** 

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 023A4h-023A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_RCSUNIT

Address: 183A4h-183A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_POCSUNIT

Address: 223A4h-223A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_BCSUNIT

Address: 1C03A4h-1C03A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_VCSUNIT0

Address: 1C43A4h-1C43A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_VCSUNIT1

Address: 1C83A4h-1C83A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_VECSUNIT0

Address: 1D03A4h-1D03A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_VCSUNIT2

Address: 1D43A4h-1D43A7h



**CSB\_STATUS - Context Status Buffer Read Register** 

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_VCSUNIT3

Address: 1D83A4h-1D83A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_VECSUNIT1

Address: 1E03A4h-1E03A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_VCSUNIT4

Address: 1E43A4h-1E43A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_VCSUNIT5

Address: 1E83A4h-1E83A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_VECSUNIT2

Address: 1F03A4h-1F03A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_VCSUNIT6

Address: 1F43A4h-1F43A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_VCSUNIT7

Address: 1F83A4h-1F83A7h

Name: Context Status Buffer Read Register

ShortName: CSB\_STATUS\_VECSUNIT3

This 32 bit address contains the value of the context status that is next to be read by scheduler.

| Programming Notes  | Source     |
|--|------------|
| This register functionality is not supported and must not be programmed for Position command | PositionCS |
| streamer.  |            |



| DWord  | Bit  | Description   |    |
|--|------|---|----|
| 0  | 31:0 | Context Status  |    |
|  |      | Access:   | RO |
| This field contains the value of the Context Status depending on the value of <b>Context Buffer Read Pointer</b> in the CTXT_ST_PTR. Read Pointer value of zero will point to conzero, read pointer value of one will pointer to context status one, and so on. The schere read this register twice to get the full 64b of context status. The first read returns the the status and the second read returns the upper DW of the status. |      | zero will point to context status<br>and so on. The scheduler must<br>irst read returns the lower DW of |    |



## **Context Timestamp Count**

| CTX_TIMESTAMP - Context Timestamp Count |                         |  |
|---|-------------------------|--|
| Register Space:                         | MMIO: 0/2/0             |  |
| Source:                                 | BSpec                   |  |
| Access:                                 | R/W                     |  |
| Size (in bits):                         | 32                      |  |
| Address:                                | 023A8h-023ABh           |  |
| Name:                                   | Context Timestamp Count |  |
| ShortName:                              | CTX_TIMESTAMP_RCSUNIT   |  |
| Address:                                | 183A8h-183ABh           |  |
| Name:                                   | Context Timestamp Count |  |
| ShortName:                              | CTX_TIMESTAMP_POCSUNIT  |  |
| Address:                                | 223A8h-223ABh           |  |
| Name:                                   | Context Timestamp Count |  |
| ShortName:                              | CTX_TIMESTAMP_BCSUNIT   |  |
| Address:                                | 1C03A8h-1C03ABh         |  |
| Name:                                   | Context Timestamp Count |  |
| ShortName:                              | CTX_TIMESTAMP_VCSUNIT0  |  |
| Address:                                | 1C43A8h-1C43ABh         |  |
| Name:                                   | Context Timestamp Count |  |
| ShortName:                              | CTX_TIMESTAMP_VCSUNIT1  |  |
| Address:                                | 1C83A8h-1C83ABh         |  |
| Name:                                   | Context Timestamp Count |  |
| ShortName:                              | CTX_TIMESTAMP_VECSUNIT0 |  |
| Address:                                | 1D03A8h-1D03ABh         |  |
| Name:                                   | Context Timestamp Count |  |
| ShortName:                              | CTX_TIMESTAMP_VCSUNIT2  |  |
| Address:                                | 1D43A8h-1D43ABh         |  |
| Name:                                   | Context Timestamp Count |  |
| ShortName:                              | CTX_TIMESTAMP_VCSUNIT3  |  |
| Address:                                | 1D83A8h-1D83ABh         |  |
| Name:                                   | Context Timestamp Count |  |
| ShortName:                              | CTX_TIMESTAMP_VECSUNIT1 |  |



|            | CTX_TIMESTAMP - Context Timestamp Count |
|------------|---|
| Address:   | 1E03A8h-1E03ABh                         |
| Name:      | Context Timestamp Count                 |
| ShortName: | CTX_TIMESTAMP_VCSUNIT4                  |
| Address:   | 1E43A8h-1E43ABh                         |
| Name:      | Context Timestamp Count                 |
| ShortName: | CTX_TIMESTAMP_VCSUNIT5                  |
| Address:   | 1E83A8h-1E83ABh                         |
| Name:      | Context Timestamp Count                 |
| ShortName: | CTX_TIMESTAMP_VECSUNIT2                 |
| Address:   | 1F03A8h-1F03ABh                         |
| Name:      | Context Timestamp Count                 |
| ShortName: | CTX_TIMESTAMP_VCSUNIT6                  |
| Address:   | 1F43A8h-1F43ABh                         |
| Name:      | Context Timestamp Count                 |
| ShortName: | CTX_TIMESTAMP_VCSUNIT7                  |
| Address:   | 1F83A8h-1F83ABh                         |
| Name:      | Context Timestamp Count                 |
| ShortName: | CTX_TIMESTAMP_VECSUNIT3                 |

This register provides a mechanism to obtain cumulative run time of a GPU context on HW. This register gets context save/restored on a context switch. SW must reset this register on very first submission of a context to HW, then afterwards gets context save/restored maintaining the cumulative run time of the corresponding context. This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency. This register gets reset on an engine reset.

This register is context save restore on a context switch.

| DWo | d Bit | Description   |  |
|-----|-------|---|--|
| 0   | 31:0  | Timestamp Value   |  |
|     |       | Format: U32   |  |
|     |       | The granularity of this toggle is at the rate of the bit 3 in the "Reported Timestamp Count" register(0x2358) The toggle will be 8 times slower that "Reported Timestamp Count". The granularity of the time stamp base unit for "Reported Timestamp Count" is defined in the "Timestamp Bases" subsection in Power Management chapter. |  |



## **Control Register for Power Management**

## **WAIT\_FOR\_RC6\_EXIT - Control Register for Power Management**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 020CCh-020CFh

Name: Control Register for Power Management

ShortName: WAIT\_FOR\_RC6\_EXIT\_RCSUNIT

Address: 180CCh-180CFh

Name: Control Register for Power Management

ShortName: WAIT\_FOR\_RC6\_EXIT\_POCSUNIT

Address: 220CCh-220CFh

Name: Control Register for Power Management

ShortName: WAIT\_FOR\_RC6\_EXIT\_BCSUNIT

Address: 1C00CCh-1C00CFh

Name: Control Register for Power Management

ShortName: WAIT\_FOR\_RC6\_EXIT\_VCSUNIT0

Address: 1C40CCh-1C40CFh

Name: Control Register for Power Management

ShortName: WAIT\_FOR\_RC6\_EXIT\_VCSUNIT1

Address: 1C80CCh-1C80CFh

Name: Control Register for Power Management

ShortName: WAIT\_FOR\_RC6\_EXIT\_VECSUNIT0

Address: 1D00CCh-1D00CFh

Name: Control Register for Power Management

ShortName: WAIT\_FOR\_RC6\_EXIT\_VCSUNIT2

Address: 1D40CCh-1D40CFh

Name: Control Register for Power Management

ShortName: WAIT FOR RC6 EXIT VCSUNIT3

Address: 1D80CCh-1D80CFh

Name: Control Register for Power Management



| WAIT_FOR  | RC6_EXIT - Control Register for Power Manage | ement |  |
|---|--|-------|--|
| ShortName:  | WAIT_FOR_RC6_EXIT_VECSUNIT1                  |       |  |
| Address: 1E00CCh-1E00CFh  |  |       |  |
| Name:   | Name: Control Register for Power Management  |       |  |
| ShortName:  | ShortName: WAIT_FOR_RC6_EXIT_VCSUNIT4        |       |  |
| Address:  | 1E40CCh-1E40CFh                              |       |  |
| Name:   | Control Register for Power Management        |       |  |
| ShortName:  | WAIT_FOR_RC6_EXIT_VCSUNIT5                   |       |  |
| Address:  | 1E80CCh-1E80CFh                              |       |  |
| Name:   | Control Register for Power Management        |       |  |
| ShortName:  |  |       |  |
| Address:  | 1F00CCh-1F00CFh                              |       |  |
| Name:   | Name: Control Register for Power Management  |       |  |
| ShortName: WAIT_FOR_RC6_EXIT_VCSUNIT6   |  |       |  |
| Address:  | 1F40CCh-1F40CFh                              |       |  |
| Name:   | Control Register for Power Management        |       |  |
| ShortName:  | WAIT_FOR_RC6_EXIT_VCSUNIT7                   |       |  |
| Address:  | 1F80CCh-1F80CFh                              |       |  |
| Name: Control Register for Power Management   |  |       |  |
| ShortName: WAIT_FOR_RC6_EXIT_VECSUNIT3  |  |       |  |
| This register gets power context save/restored. Bit[0] contents of this register does't get save/restored. Note: Even though this register exists in BlitterCS, VideoCS, VidoeEnhancmentCS, individual bit driven functionality is not supported. |  |       |  |
| Programming Notes Source  |  |       |  |
| This register is functional for RenderCS only and must not be programmed for other command  |  |       |  |

| Programming Notes  | Source     |
|--|------------|
| This register is functional for RenderCS only and must not be programmed for other command streamers.  |            |
| This register functionality is not supported and must not be programmed for Position command streamer. | PositionCS |

| <b>DWord</b>   | Bit   | Description                      |          |    |
|--|-------|----------------------------------|----------|----|
| 0  | 31:16 | Mask                             |          |    |
|  |       | Access:                          |          | WO |
| Format: Mask   |       | Mask                             |          |    |
| Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) |       | Il implemented bits)             |          |    |
|  | 15    | Selective Read Addressing Enable |          |    |
|  |       |                                  |          |    |
|  |       | Source:                          | RenderCS |    |



## WAIT\_FOR\_RC6\_EXIT - Control Register for Power Management

This field controls the outbound read request originating from Render Command Streamer. This field enables to read the MMIO register from selected unit in a given slice and sub-slice instead of multicasting the read cycle to all slices/sub-slices.

| Value | Name                      | Description   |
|-------|---------------------------|---|
| 0h    | [Default]                 | Lowest Slice and Lowest Sub-Slice Enabled. Ex: Slice-0, Sub-Slice-0 are the lowest in GT. |
| 1h    | Selective Unit<br>Enabled | Unit selected based on Selective Read Slice Select and Selective Read Sub-Slice Select.   |

14 Reserved

| Format: | PBC |
|---------|-----|

#### 13:12 **Selective Read Slice Select**

| Source: | RenderCS |
|---------|----------|

This field selects the slice from which the read return data value has to be considered when **Selective Read Addressing Enable** is set. Below value must be programmed with a legal value supported by the GT configuration, one must not program this to a slice that is disabled or not supported by GT.

| Value | Name    |
|-------|---------|
| 0h    | Slice-0 |
| 1h    | Slice-1 |
| 2h    | Slice-2 |
| 3h    | Slice-3 |

#### 11:9 | Selective Read Sub-Slice Select

| Source: | RenderCS |
|---------|----------|

This field selects the sub-slice from which the read return data value has to be considered when **Selective Read Addressing Enable** is set. Below value must be programmed with a legal value supported by the GT configuration, one must not program this to a sub-slice that is disabled or not supported by GT.

| Value | Name        |
|-------|-------------|
| 000b  | Sub Slice-0 |
| 001b  | Sub Slice-1 |
| 010b  | Sub Slice-2 |
| 011b  | Sub Slice-3 |
| 100b  | Sub Slice-4 |
| 101b  | Sub Slice-5 |
| 110b  | Sub Slice-6 |



| 111b           |  | Sub Slice                                 | e-7   |  |  |
|----------------|--|---|---|--|--|
| 8 Select       | ive Write Addressir  | ng Enable                                 |   |  |  |
|                |  |   |   |  |  |
| Sourc          | e:   | Re  | enderCS   |  |  |
| Comm<br>the ex | nand Streamer on exe<br>ecution of LRI comm  | ecuting LRI, LRR an<br>nands from context | st on message channel originating from Render<br>d LRM commands. Setting this field doesn't affect<br>image during context restore. This field enables to<br>lead of multicasting the write cycle to all slices/hal |  |  |
| Value          | Name   |   | Description   |  |  |
| 0h             | Multi Cast [Default]   |   |   |  |  |
| 1h             | Selective Unit<br>Enabled  | Unit selected bas Write Sub-Slice         | ed on <b>Selective Write Slice Select</b> and <b>Selective Select</b> .   |  |  |
| This f         | ield is used to imple  |   | mming Notes ormance counting by limiting which slices receive   |  |  |
| Flex E         | Flex EU programming. Please refer to Flex EU event topic here for more details.  |   |   |  |  |
|                | Reserved Source:   |   | RenderCS  |  |  |
|                | Format:  |   | BC  |  |  |
|                | ive Write Slice Sele   |   |   |  |  |
|                |  |   |   |  |  |
| Sourc          | e:   | Re  | enderCS   |  |  |
| Enable         | <b>e</b> is set. Below value   | must be programm                          | has to be done when <b>Selective Write Addressing</b><br>ned with a legal value supported by the GT<br>a slice that is disabled or not supported by GT.   |  |  |
|                | Value  |   | Name  |  |  |
| 000b           |  |   | Slice-0   |  |  |
| 001b           |  |   | Slice-1   |  |  |
| 010b           |  |   | Slice-2   |  |  |
| 011b           |  |   | Slice-3   |  |  |
|                |  | Progra                                    | mming Notes   |  |  |
|                | This field is used to implement per-slice performance counting by limiting which slices receive Flex EU programming. Please refer to Flex EU event topic <b>here</b> for more details. |   |   |  |  |
| I lex L        |  |   |   |  |  |



#### **WAIT\_FOR\_RC6\_EXIT - Control Register for Power Management** RenderCS Source: This field selects the Sub-Slice to which the write has to be done when **Selective Write** Addressing Enable is set. Below value must be programmed with a legal value supported by the GT configuration, one must not program this to a sub-slice that is disabled or not supported by GT. Value Name Sub Slice-0 000b 001b Sub Slice-1 010b Sub Slice-2 011b Sub Slice-3 100b Sub Slice-4 Sub Slice-5 101b 110b Sub Slice-6 Sub Slice-7 111b 1 Reserved RenderCS Source: PBC Format: 0 Reserved Source: RenderCS PBC Format:



## **Count Active Channels Dispatched**

# TS\_GPGPU\_THREADS\_DISPATCHED - Count Active Channels Dispatched

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02290h

Name: Count Active Channels Dispatched
ShortName: TS\_GPGPU\_THREADS\_DISPATCHED

This register is used to count the number of active channels that TS sends for dispatch. For each dispatch the active bits in the execution mask are summed and added to this register. This register is reset when a write occurs to 2290h

| DWord | Bit   | Description   |  |  |
|-------|-------|---|--|--|
| 01    | 63:32 | GPGPU_THREADS_DISPATCHED UDW  |  |  |
|       |       | Format: U32   |  |  |
|       |       | This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch. |  |  |
|       | 31:0  | GPGPU_THREADS_DISPATCHED LDW  |  |  |
|       |       | Format: U32   |  |  |
|       |       | This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch. |  |  |



#### **CPS Invocation Counter**

**CPS\_INVOCATION\_COUNT - CPS Invocation Counter** 

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02478h

Name: CPS Invocation Counter ShortName: CPS\_INVOCATION\_COUNT

This register stores the value of the coarse pixel count shaded. This register is part of the context save and restore.

| DWord | Bit   | Description   |  |  |  |
|-------|-------|---|--|--|--|
| 01    | 63:32 | CPS Invocation Count Report UDW  Number of coarse pixels that are dispatched as threads by the PS Stage. Updated only when Statistics Enable is set in 3DSTATE_CPS. |  |  |  |
|       | 31:0  | CPS Invocation Count Report LDW  Number of coarse pixels that are dispatched as threads by the PS Stage. Updated only when Statistics Enable is set in 3DSTATE_CPS. |  |  |  |



## **CSC\_COEFF**

**CSC\_COEFF** 

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Double Buffered

Size (in bits): 192

Double Buffer Start of vertical blank after armed

**Update Point:** 

Double Buffer Armed Write to CSC\_MODE

By:

Address: 49010h-49027h

Name: Pipe CSC Coefficients

ShortName: CSC\_COEFF\_A

Power: PG1 Reset: soft

Address: 49110h-49127h

Name: Pipe CSC Coefficients

ShortName: CSC\_COEFF\_B

Power: PG2 Reset: soft

Address: 49210h-49227h

Name: Pipe CSC Coefficients

ShortName: CSC\_COEFF\_C

Power: PG2 Reset: soft

| Reset. | 3011  |                                |                                |  |  |
|--------|-------|--------------------------------|--------------------------------|--|--|
| DWord  | Bit   |                                | Description                    |  |  |
| 0      | 31:16 | RY                             | RY                             |  |  |
|        |       | Format:                        | Format: CSC COEFFICIENT FORMAT |  |  |
|        | 15:0  | GY                             | GY                             |  |  |
|        |       | Format: CSC COEFFICIENT FORMAT |                                |  |  |
| 1      | 31:16 | ВҮ                             | ВУ                             |  |  |
|        |       | Format:                        | Format: CSC COEFFICIENT FORMAT |  |  |
|        | 15:0  | Reserved                       |                                |  |  |
|        |       | Format: MBZ                    |                                |  |  |
| 2      | 31:16 | RU                             | RU                             |  |  |



|   | CSC_COEFF |                                |                        |  |  |
|---|-----------|--------------------------------|------------------------|--|--|
|   |           | Format: CSC COEFFICIENT FORMAT |                        |  |  |
|   | 15:0      | GU                             |                        |  |  |
|   |           | Format:                        | CSC COEFFICIENT FORMAT |  |  |
| 3 | 31:16     | BU                             |                        |  |  |
|   |           | Format:                        | CSC COEFFICIENT FORMAT |  |  |
|   | 15:0      | Reserved                       |                        |  |  |
|   |           | Format: MBZ                    |                        |  |  |
| 4 | 31:16     | RV                             |                        |  |  |
|   |           | Format:                        | CSC COEFFICIENT FORMAT |  |  |
|   | 15:0      | GV                             |                        |  |  |
|   |           | Format:                        | CSC COEFFICIENT FORMAT |  |  |
| 5 | 31:16     | BV                             |                        |  |  |
|   |           | Format: CSC COEFFICIENT FORMAT |                        |  |  |
|   | 15:0      | Reserved                       |                        |  |  |
|   |           | Format: MBZ                    |                        |  |  |



## **CSC\_MODE**

|                 |           | CSC_MODE   |  |  |  |
|-----------------|-----------|--|--|--|--|
| Register Spac   | e:        | MMIO: 0/2/0  |  |  |  |
| Source:         |           | BSpec  |  |  |  |
| Access:         |           | Double Buffered  |  |  |  |
| Size (in bits): |           | 32   |  |  |  |
| Double Buffer   |           | Start of vertical blank                                  |  |  |  |
| Update Point:   |           | Start of Vertical Brains                                 |  |  |  |
| Address:        |           | 49028h-4902Bh  |  |  |  |
| Name:           |           | Pipe CSC Mode  |  |  |  |
| ShortName:      |           | CSC_MODE_A   |  |  |  |
| Power:          |           | PG1  |  |  |  |
| Reset:          |           | soft   |  |  |  |
| Address:        |           | 49128h-4912Bh  |  |  |  |
| Name:           |           | Pipe CSC Mode  |  |  |  |
| ShortName:      |           | CSC_MODE_B   |  |  |  |
| Power:          | PG2       |  |  |  |  |
| Reset:          |           | soft   |  |  |  |
| Address:        |           | 49228h-4922Bh  |  |  |  |
| Name:           |           | Pipe CSC Mode  |  |  |  |
| ShortName:      |           | CSC_MODE_C   |  |  |  |
| Power:          |           | PG2  |  |  |  |
| Reset:          |           | soft   |  |  |  |
|                 |           | Description  |  |  |  |
| Writes to th    | is regist | er arm CSC registers for this pipe.                      |  |  |  |
| DWord           | Bit       | Description  |  |  |  |
| 0               | 31        | Pipe CSC Enable  |  |  |  |
|                 |           |  |  |  |  |
|                 |           | This bit enables the pipe color space conversion.        |  |  |  |
|                 | 30        | Pipe Output CSC Enable                                   |  |  |  |
|                 |           |  |  |  |  |
|                 |           | This bit enables the pipe output color space conversion. |  |  |  |
|                 | 29:2      | Reserved   |  |  |  |



| CSC_MODE |          |     |  |  |  |
|----------|----------|-----|--|--|--|
|          |          |     |  |  |  |
|          | Format:  | MBZ |  |  |  |
| 1        | Reserved |     |  |  |  |
|          |          |     |  |  |  |
|          | Format:  | MBZ |  |  |  |
| 0        | Reserved |     |  |  |  |
|          | Format:  | MBZ |  |  |  |



#### **CSC POSTOFF**

**CSC POSTOFF** 

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Double Buffered

Size (in bits): 96

Double Buffer Start of vertical blank after armed

**Update Point:** 

Double Buffer Armed Write to CSC\_MODE

By:

Address: 49040h-4904Bh

Name: Pipe CSC Post-Offsets ShortName: CSC\_POSTOFF\_A

Power: PG1 Reset: soft

Address: 49140h-4914Bh

Name: Pipe CSC Post-Offsets

ShortName: CSC\_POSTOFF\_B

Power: PG2 Reset: soft

Address: 49240h-4924Bh

Name: Pipe CSC Post-Offsets ShortName: CSC\_POSTOFF\_C

Power: PG2 Reset: soft

The post-offset is intended to add an offset from 0 on the Y or RGB channels and to convert UV channels from 2's complement to excess 0.5 as they exit pipe color space conversion (CSC).

| <b>DWord</b> | Bit   | Description   |  |  |  |
|--------------|-------|---|--|--|--|
| 0            | 31:13 | Reserved  |  |  |  |
|              |       | Format: MBZ   |  |  |  |
|              | 12:0  | PostCSC High Offset  This value is used to give an offset to the high color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive). |  |  |  |
| 1            | 31:13 | Reserved  |  |  |  |
|              |       | Format: MBZ   |  |  |  |



|   | CSC_POSTOFF   |   |  |  |  |  |
|---|---|---|--|--|--|--|
|   | 12:0 PostCSC Medium Offset  This value is used to give an offset to the medium color channel as it exits CSC logic. The value i a 2's complement fraction allowing offsets between -1 and +1 (exclusive). |   |  |  |  |  |
| 2 | 31:13   | Reserved  |  |  |  |  |
|   |   | Format: MBZ   |  |  |  |  |
|   | 12:0  | el as it exits CSC logic. The value is a<br>-1 (exclusive). |  |  |  |  |



### **CSC\_PREOFF**

| <b>PREOFF</b> |  |
|---------------|--|
| DULIALL       |  |
| PRELIEF       |  |
|               |  |

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Double Buffered

Size (in bits): 96

Double Buffer Start of vertical blank after armed

**Update Point:** 

Double Buffer Armed Write to CSC\_MODE

By:

Address: 49030h-4903Bh

Name: Pipe CSC Pre-Offsets

ShortName: CSC\_PREOFF\_A

Power: PG1 Reset: soft

Address: 49130h-4913Bh

Name: Pipe CSC Pre-Offsets

ShortName: CSC\_PREOFF\_B

Power: PG2 Reset: soft

Address: 49230h-4923Bh

Name: Pipe CSC Pre-Offsets

ShortName: CSC\_PREOFF\_C

Power: PG2 Reset: soft

The pre-offset is intended to remove an offset from 0 on the Y or RGB channels and to convert UV channels from excess 0.5 to 2's complement as they enter pipe color space conversion (CSC).

| DWord | Bit   | <b>Description</b>  |     |  |
|-------|-------|---|-----|--|
| 0     | 31:13 | Reserved  |     |  |
|       |       | Format:   | MBZ |  |
|       | 12:0  | PreCSC High Offset  This value is used to give an offset to the high color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive). |     |  |
| 1     | 31:13 | Reserved  |     |  |
|       |       | Format:   | MBZ |  |



|   | CSC_PREOFF   |  |  |  |  |
|---|--|--|--|--|--|
|   | 12:0 <b>PreCSC Medium Offset</b> This value is used to give an offset to the medium color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive). |  |  |  |  |
| 2 | 31:13  | Reserved   |  |  |  |
|   |  | Format: MBZ  |  |  |  |
|   | 12:0   | PreCSC Low Offset  This value is used to give an offset to the low color channel as it enters CSC logic. The value complement fraction allowing offsets between -1 and +1 (exclusive). |  |  |  |



### **CSFE FSM2**

|                 | CSFEFSM2 - CSFE FSM2 |  |  |  |
|-----------------|----------------------|--|--|--|
| Register Space: | MMIO: 0/2/0          |  |  |  |
| Source:         | BSpec                |  |  |  |
| Access:         | RO                   |  |  |  |
| Size (in bits): | 32                   |  |  |  |
| Address:        | 022A4h-022A7h        |  |  |  |
| Name:           | CSFE FSM2            |  |  |  |
| ShortName:      | CSFEFSM2_RCSUNIT     |  |  |  |
| Address:        | 182A4h-182A7h        |  |  |  |
| Name:           | CSFE FSM2            |  |  |  |
| ShortName:      | CSFEFSM2_POCSUNIT    |  |  |  |
| Address:        | 222A4h-222A7h        |  |  |  |
| Name:           | CSFE FSM2            |  |  |  |
| ShortName:      | CSFEFSM2_BCSUNIT     |  |  |  |
| Address:        | 1C02A4h-1C02A7h      |  |  |  |
| Name:           | CSFE FSM2            |  |  |  |
| ShortName:      | CSFEFSM2_VCSUNIT0    |  |  |  |
| Address:        | 1C42A4h-1C42A7h      |  |  |  |
| Name:           | CSFE FSM2            |  |  |  |
| ShortName:      | CSFEFSM2_VCSUNIT1    |  |  |  |
| Address:        | 1C82A4h-1C82A7h      |  |  |  |
| Name:           | CSFE FSM2            |  |  |  |
| ShortName:      | CSFEFSM2_VECSUNIT0   |  |  |  |
| Address:        | 1D02A4h-1D02A7h      |  |  |  |
| Name:           | CSFE FSM2            |  |  |  |
| ShortName:      | CSFEFSM2_VCSUNIT2    |  |  |  |
| Address:        | 1D42A4h-1D42A7h      |  |  |  |
| Name:           | CSFE FSM2            |  |  |  |
| ShortName:      | CSFEFSM2_VCSUNIT3    |  |  |  |
| Address:        | 1D82A4h-1D82A7h      |  |  |  |
| Name:           | CSFE FSM2            |  |  |  |
| ShortName:      | CSFEFSM2_VECSUNIT1   |  |  |  |



|            |       | CSFEF          | SM2 - CSFE FSM2 |     |  |
|------------|-------|----------------|-----------------|-----|--|
| Address:   | 1E02/ | 44h-1E02A7h    |                 |     |  |
| Name:      | CSFE  | FSM2           |                 |     |  |
| ShortName: | CSFE  | FSM2_VCSUNIT4  |                 |     |  |
| Address:   | 1E42  | A4h-1E42A7h    |                 |     |  |
| Name:      | CSFE  | FSM2           |                 |     |  |
| ShortName: | CSFE  | FSM2_VCSUNIT5  |                 |     |  |
| Address:   | 1E82  | A4h-1E82A7h    |                 |     |  |
| Name:      | CSFE  | FSM2           |                 |     |  |
| ShortName: | CSFE  | FSM2_VECSUNIT2 |                 |     |  |
| Address:   | 1F02  | 44h-1F02A7h    |                 |     |  |
| Name:      | CSFE  | FSM2           |                 |     |  |
| ShortName: | CSFE  | FSM2_VCSUNIT6  |                 |     |  |
| Address:   | 1F42  | 44h-1F42A7h    |                 |     |  |
| Name:      | CSFE  | FSM2           |                 |     |  |
| ShortName: | CSFE  | FSM2_VCSUNIT7  |                 |     |  |
| Address:   | 1F82  | 44h-1F82A7h    |                 |     |  |
| Name:      | CSFE  | FSM2           |                 |     |  |
| ShortName: | CSFE  | FSM2_VECSUNIT3 |                 |     |  |
| DWord      |       | Bit            | Description     |     |  |
| 0          |       | 31:30          | POCSLITERST     |     |  |
|            |       |                |                 |     |  |
|            |       |                | Format:         | MBZ |  |
|            |       | 29:27          | POCSELSUB       |     |  |
|            |       |                |                 |     |  |
|            |       |                | Format:         | MBZ |  |
|            |       | 26:23          | CTXSWMASTER     |     |  |
|            |       |                | Format:         | MBZ |  |
|            |       | 22:20          | CSRL_PREEMPT    |     |  |
|            |       |                | _               |     |  |
|            |       |                | Format:         | MBZ |  |
|            |       | 19:16          | CSCTXSW_CTXSEQ  |     |  |
|            |       |                |                 |     |  |
|            |       |                | Format:         | MBZ |  |
|            |       | 15:13          | CSPREP4SWITCH   |     |  |



| CSFEFSM2 - CSFE FSM2 |         |       |  |  |
|----------------------|---------|-------|--|--|
|                      |         |       |  |  |
|                      | Format: | MBZ   |  |  |
| 12:11                | SVWR    |       |  |  |
|                      | Format: | MBZ   |  |  |
| 10:9                 | RRCRD   |       |  |  |
|                      | Format: | MBZ   |  |  |
| 8:6                  | RENDCTX |       |  |  |
|                      | Format: | MBZ   |  |  |
| 5:3                  | CTXSEQ  |       |  |  |
|                      | Format: | MBZ   |  |  |
| 2:0                  | RINGCTX | IVIDZ |  |  |
|                      |         |       |  |  |
|                      | Format: | MBZ   |  |  |



## **CSPREEMPT**

| CSPREEMPT - CSPREEMPT  |        |  |  |  |
|--|--------|--|--|--|
| Register   | Space: | MMIO: 0/2/0  |  |  |
| Source:  | ·      | BSpec  |  |  |
| Access:  |        | R/W  |  |  |
| Size (in b   | oits): | 32   |  |  |
| Trusted <sup>1</sup>   | Туре:  | 1  |  |  |
| Address:   |        | 024B0h   |  |  |
| Name:  |        | CSPREEMPT  |  |  |
| ShortNa  | me:    | CSPREEMPT  |  |  |
| Address:   |        | 224B0h   |  |  |
| Name:  |        | BCSPREEMPT   |  |  |
| ShortNa  | me:    | BCSPREEMPT   |  |  |
| Address:   |        | 124B0h   |  |  |
| Name:  |        | VCSPREEMPT   |  |  |
| ShortNa  | me:    | VCSPREEMPT   |  |  |
| Address:   |        | 1A4B0h   |  |  |
| Name:  |        | VECSPREEMPT  |  |  |
| ShortNa  | me:    | VECSPREEMPT  |  |  |
|  |        |  |  |  |
|  |        | Programming Notes  |  |  |
| This is f  | or HW  | internal usage and must not be written by SW.  |  |  |
| DWord  | Bit    | Description  |  |  |
| 0  | 31:16  | Mask Bits  |  |  |
|  |        | Format: Mask[15:0]   |  |  |
|  |        | Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)                       |  |  |
|  | 15:1   | Reserved   |  |  |
| Format: MBZ  |        |  |  |  |
|  | 0      | Unnamed  |  |  |
|  |        | Format: Disable  |  |  |
|  |        | This is a message bit written by the cross CS in case of GT4-CBR/SFR mode of operation. To set     |  |  |
|  |        | this bit both bit[0] and bit[16] (mask) needs to be set. This bit set indicates CS in other GT has |  |  |
| reached a preemption point. This bit gets reset by CS when preemption takes place. |        |  |  |  |
|  |        |  |  |  |



## CTX REG 1

| CTXREG1 - CTX REG 1    |      |  |             |  |  |
|------------------------|------|--|-------------|--|--|
| Register Space:        |      | : MMIO: 0/2/0  |             |  |  |
| Source:                |      | BSpec  |             |  |  |
| Size (in bits): 32     |      |  |             |  |  |
| Address: 00FF4h-00FF7h |      |  |             |  |  |
| DWord                  | Bit  |  | Description |  |  |
| 0                      | 31:0 | CTXSIZE  |             |  |  |
|                        |      | Default Value:   | 00000044h   |  |  |
|                        |      | Access: RO   |             |  |  |
|                        |      | Register to store value for number of CTX DWORDs, not including the CR 000 mapping entry |             |  |  |



## **CUR\_BASE**

| ID | DACE        |
|----|-------------|
| IK | <b>BASE</b> |

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

**Update Point:** 

Address: 70084h-70087h

Name: Cursor Base Address

ShortName: CUR\_BASE\_A

Power: PG1 Reset: soft

Address: 71084h-71087h

Name: Cursor Base Address

ShortName: CUR\_BASE\_B

Power: PG2 Reset: soft

Address: 72084h-72087h

Name: Cursor Base Address

ShortName: CUR\_BASE\_C

Power: PG2 Reset: soft

### Writes to this register arm cursor registers for this pipe.

| <b>DWord</b>   | Bit   |  | Description  |  |  |
|--|-------|--|--|--|--|
| 0  | 31:12 | Cursor Base 31 12  |  |  |  |
|  |       | Format: GraphicsAddress[31:12]   |  |  |  |
|  |       | This field specifies bits 31   | This field specifies bits 31:12 of the graphics address of the base of the cursor for hi-res mode. |  |  |
|  |       | When performing 180 degree rotation, this address does not need to change, hardware will |  |  |  |
|  |       | internally offset to start from the last pixel of the last line of the cursor.           |  |  |  |
|  |       | Workaround   |  |  |  |
| To prevent false VT-d type 6 errors, use 64KB address alignment and allocate an extra Table Entries (PTEs) beyond the end of the displayed surface. Only the PTEs will be us the pages themselves. |       |  |  |  |  |

**Restriction** 



|  | CUR_BASE     |          |  |  |  |
|--|--------------|----------|--|--|--|
| The cursor surface address must be 4K byte aligned. The cursor must be in linear me cannot be tiled. |              |          |  |  |  |
|  | 11:7         | Reserved |  |  |  |
|  |              |          |  |  |  |
|  | 6:4 Reserved |          |  |  |  |
|  |              |          |  |  |  |
|  | 3            | Reserved |  |  |  |
|  | 2            | Reserved |  |  |  |
|  | 1:0          | Reserved |  |  |  |



## CUR\_COLOR\_CTL

|  | M   | CTL |
|--|-----|-----|
|  | LUR |     |
|  |     |     |

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to CUR\_BASE or cursor not enabled

By:

Address: 700C0h-700C3h

Name: Cursor Color Control ShortName: CUR\_COLOR\_CTL\_A

Power: PG1 Reset: soft

Address: 710C0h-710C3h

Name: Cursor Color Control ShortName: CUR\_COLOR\_CTL\_B

Power: PG2 Reset: soft

Address: 720C0h-720C3h

Name: Cursor Color Control ShortName: CUR\_COLOR\_CTL\_C

Power: PG2 Reset: soft

| <b>DWord</b> | Bit   | <b>Description</b>   |  |      |
|--------------|-------|--|--|------|
| 0            | 31:16 | Reserved   |  |      |
|              |       | Format: MBZ  |  |      |
|              | 15    | Tone Mapping Enable This field enables the tone mapping of cursor pixels using the programmed tone mapping factor. |  |      |
|              |       | Value  |  | Name |



|   | CUR_COLOR_CTL |   |         |     |  |  |
|---|---------------|---|---------|-----|--|--|
|   |               | 1b  | Enable  |     |  |  |
|   |               | 0b  | Disable |     |  |  |
| - | 14:10         | Reserved  |         |     |  |  |
|   |               | Format:   |         | MBZ |  |  |
|   | 9:0           | Tone Mapping Factor This field specifies the tone mapping factor. Each color component gets corrected with this programmed 10 bit fractional value. |         |     |  |  |



## **CUR\_CSC\_COEFF**

**CUR CSC COEFF** 

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Double Buffered

Size (in bits): 192

Double Buffer Start of vertical blank after armed

**Update Point:** 

Double Buffer Armed Write to CUR\_CTL

By:

Address: 700D0h-700E7h

Name: Cursor CSC Coefficients ShortName: CUR\_CSC\_COEFF\_A

Power: PG1 Reset: soft

Address: 710D0h-710E7h

Name: Cursor CSC Coefficients ShortName: CUR\_CSC\_COEFF\_B

Power: PG2 Reset: soft

Address: 720D0h-720E7h

Name: Cursor CSC Coefficients ShortName: CUR\_CSC\_COEFF\_C

Power: PG2 Reset: soft

| reset. | 3010  |             |                        |  |  |
|--------|-------|-------------|------------------------|--|--|
| DWord  | Bit   | Description |                        |  |  |
| 0      | 31:16 | RY          |                        |  |  |
|        |       | Format:     | CSC COEFFICIENT FORMAT |  |  |
|        | 15:0  | GY          |                        |  |  |
|        |       | Format:     | CSC COEFFICIENT FORMAT |  |  |
| 1      | 31:16 | ВУ          |                        |  |  |
|        |       | Format:     | CSC COEFFICIENT FORMAT |  |  |



|                   |       | Cl       | JR_CSC_COEFF                   |  |  |
|-------------------|-------|----------|--------------------------------|--|--|
|                   | 15:0  | Reserved | Reserved                       |  |  |
|                   |       | Format:  | MBZ                            |  |  |
| 2                 | 31:16 | RU       |                                |  |  |
|                   |       | Format:  | CSC COEFFICIENT FORMAT         |  |  |
|                   | 15:0  | GU       |                                |  |  |
|                   |       | Format:  | CSC COEFFICIENT FORMAT         |  |  |
| 3                 | 31:16 | BU       |                                |  |  |
|                   |       | Format:  | Format: CSC COEFFICIENT FORMAT |  |  |
|                   | 15:0  | Reserved |                                |  |  |
|                   |       | Format:  | MBZ                            |  |  |
| 4                 | 31:16 | RV       |                                |  |  |
|                   |       | Format:  | CSC COEFFICIENT FORMAT         |  |  |
|                   | 15:0  | GV       |                                |  |  |
|                   |       | Format:  | CSC COEFFICIENT FORMAT         |  |  |
| 5 31:16 <b>BV</b> |       | BV       |                                |  |  |
|                   |       | Format:  | CSC COEFFICIENT FORMAT         |  |  |
|                   | 15:0  | Reserved |                                |  |  |
|                   |       | Format:  | MBZ                            |  |  |



# CUR\_CTL

| CUR_CTL              |  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|
| Register             | Space:   | MMIO: 0/2/0  |  |  |  |  |
| Source:              |  | PSnac  |  |  |  |  |
|                      |  | BSpec  |  |  |  |  |
| Access:              | -:4-1.   | Double Buffered  |  |  |  |  |
| Size (in k           |  | 32   |  |  |  |  |
| Double I<br>Update I |  | Start of vertical blank or pipe not enabled; after armed   |  |  |  |  |
| Double I<br>By:      | Buffer A   | Armed Write to CUR_BASE or cursor not enabled  |  |  |  |  |
|                      |  | 700001 700001  |  |  |  |  |
| Address:             |  | 70080h-70083h  |  |  |  |  |
| Name:                |  | Cursor Control   |  |  |  |  |
| ShortNa              | me:  | CUR_CTL_A  |  |  |  |  |
| Power:               |  | PG1  |  |  |  |  |
| Reset:               |  | soft   |  |  |  |  |
| Address:             | :  | 71080h-71083h  |  |  |  |  |
| Name:                |  | Cursor Control   |  |  |  |  |
| ShortNa              | me:  | CUR_CTL_B  |  |  |  |  |
| Power:               |  | PG2  |  |  |  |  |
| Reset:               |  | soft   |  |  |  |  |
| Address:             | :  | 72080h-72083h  |  |  |  |  |
| Name:                |  | Cursor Control   |  |  |  |  |
| ShortNa              | me:  | CUR_CTL_C  |  |  |  |  |
| Power:               |  | PG2  |  |  |  |  |
| Reset:               |  | soft   |  |  |  |  |
|                      |  | nabled by programming a valid cursor mode in the cursor mode select fields. The cursor is            |  |  |  |  |
|                      |  | gramming all 0s in the cursor mode select fields.  |  |  |  |  |
| DWord                | Bit  | Description  |  |  |  |  |
| 0                    | 31   | Reserved   |  |  |  |  |
|                      |  | Format: MBZ  |  |  |  |  |
|                      | 30:28  | Pipe Slice Arbitration Slots   |  |  |  |  |
|                      |  |  |  |  |  |  |
|                      |  | This field specifies the number of slots allocated to cursor in pipe slice request arbitration. This |  |  |  |  |
|                      | field is ignored when the 'PIPE_SLICE_ARBITRATION_CTL->Use Programmed Slots' is not set. T |  |  |  |  |  |
|                      |  | field is zero based; a programmed value of 0 results in 1 slot allocation.                           |  |  |  |  |



|       |  | CUR_C             | TL              |  |  |  |  |
|-------|--|-------------------|-----------------|--|--|--|--|
| 27    | Reserved   |                   |                 |  |  |  |  |
| 26    | Gamma Enable This bit enables pipe gamma cursor data will always bypas |                   | the cursor pix  | el data. In VGA pop-up operation                                       |  |  |  |
|       | Value  | 33 garriria.      |                 | Name   |  |  |  |
|       | 0b   |                   | Disable         |  |  |  |  |
|       | 1b   |                   | Enable          |  |  |  |  |
| 25    | Reserved   |                   |                 |  |  |  |  |
| 24    | Pipe CSC Enable  |                   |                 |  |  |  |  |
|       |  | D                 | escription      |  |  |  |  |
|       | This bit enables pipe color s  | space conversion  | for the curso   | r pixel data.  |  |  |  |
|       | 11   | na respectively a | cross all pixel | MA_ENABLE for enabling pipe col<br>s from all planes. Cursor CSC mus   |  |  |  |
|       | Value  |                   |                 | Name   |  |  |  |
|       | 0b   |                   | Disable         |  |  |  |  |
|       | 1b   |                   | Enable          |  |  |  |  |
| 23    | Allow Double Buffer Updat  | te Disable        | <u> </u>        |  |  |  |  |
|       |  |                   |                 |  |  |  |  |
|       | Access:  |                   |                 | R/W  |  |  |  |
|       |  | er can be configu |                 | wed to be disabled for this cursor<br>ly disable double buffer updates |  |  |  |
|       | Value  |                   |                 | Name   |  |  |  |
|       | 0b   | Not Allow         | wed             |  |  |  |  |
|       | 1b   | Allowed           |                 |  |  |  |  |
|       |  |                   | Reserved        |  |  |  |  |
| 22:19 | Reserved   |                   |                 |  |  |  |  |
| 22:19 | Reserved   | <u> </u>          |                 |  |  |  |  |
| 22:19 | Reserved Format:   |                   |                 | MBZ  |  |  |  |
| 22:19 |  |                   |                 | MBZ  |  |  |  |
|       | Format:  Pre CSC Gamma Enable  |                   |                 |  |  |  |  |
|       | Format:  Pre CSC Gamma Enable  This bit enables the cursor p           | _                 |                 | pixel data. This is generally used                                     |  |  |  |
|       | Format:  Pre CSC Gamma Enable  | _                 |                 | pixel data. This is generally used                                     |  |  |  |



|       |   |  | CUR_C               | TL      |             |   | 1 |
|-------|---|--|---------------------|---------|-------------|---|---|
|       | 1b  |  |                     | Ena     | ble         |   |   |
| 17    | Reserved  Format:  MBZ  CSC Enable  This bit enables the cursor color space conversion for the cursor pixel data. Hardware uses the coefficients programmed in the CUR_CSC_COEFF regsiters to perform the color space conversion.  Value  Name  Ob  Disable  1b  Enable  180 Rotation  This mode causes the cursor image to be rotated 180 degrees. In addition to setting this bit, the cursor position must be adjusted to match the physical orientation of the display. |  |                     |         |             |   |   |
|       |   |  |                     |         |             |   |   |
|       | Forma   | t:   |                     |         |             | MBZ   |   |
| 16    | CSC En  | able                                       |                     | i       |             |   |   |
|       | This his  |  |                     |         | f t.l       |   |   |
|       |   |  | •                   |         |             | •   |   |
|       |   |  |                     |         |             |   |   |
|       | 0b  |  |                     | Disa    | able        |   |   |
|       | 1b  |  |                     | Ena     | ble         |   |   |
| 15    |   |  | rsor image to be ro | tateo   | d 180 dec   | grees. In addition to setting this bit, the |   |
|       |   |  | _                   |         | _           | •   |   |
|       |   | Value                                      |                     |         |             | Name  |   |
|       | 0b  |  | No rotation         |         |             |   |   |
|       | 1b  |  | 180 degree rotation | n       |             |   |   |
|       |   |  | Re                  | estri   | ction       |   |   |
|       |   | 2 bits per pixel cur<br>per pixel.         | sors can be rotated | l. Thi  | is field m  | ust be zero when the cursor format is       |   |
| 14    | Trickle   | Feed Enable                                |                     |         |             |   |   |
|       |   |  |                     |         |             |   |   |
|       |   | Value                                      |                     |         |             | Name  |   |
|       | 0b  | value                                      |                     | Ena     | hla         | Name  |   |
|       | 1b  |  |                     | Disable |             |   |   |
|       |   |  |                     | 50      |             |   |   |
|       |   | Restriction                                |                     |         |             |   |   |
|       | Do not program this field to 1b.  |  |                     |         |             |   |   |
| 13:12 | Reserv  | ed   |                     |         |             |   |   |
| 1:10  | Force A   | Alpha Plane Selec                          | t                   | -       |             |   |   |
|       |   |  |                     |         | ,           |   |   |
|       |   | eld selects which p<br>ce Alpha Value fiel | •                   | ha v    | alue will l | be forced for. It is used together with     |   |
|       | Value   | Name                                       |                     |         | De          | escription                                  |   |
|       | 00b   | Disable                                    | Disable alpha forc  | ing     |             |   |   |



| CUK_CTL   |     |          |  |  |  |
|---|-----|----------|--|--|--|
| 01b Pipe CSC Enable alpha forcing where cursor overlaps a plane that has enabled pipe CSC |     |          |  |  |  |
|   | 10h | Dina CCC | Enable alpha forcing where cursor everlans plane that has disabled |  |  |

10b Pipe CSC Enable alpha forcing where cursor overlaps plane that has disabled pipe CSC 11b Reserved Reserved

### 9:8 Force Alpha Value

This field controls the behavior of cursor when alpha blending onto certain plane pixels. It is used together with the Force Alpha Plane Select field.

| Value | Name    | Description  |  |  |  |
|-------|---------|--|--|--|--|
| 00b   | Disable | Cursor pixels alpha blend normally over any plane.   |  |  |  |
| 01b   | 50      | Cursor pixels with alpha $>$ = 50% are made fully opaque where they overlap the selected plane(s). Cursor pixels with alpha < 50% are made fully transparent where they overlap the selected plane(s). |  |  |  |
| 10b   | 75      | Cursor pixels with alpha >= 75% are made fully opaque where they overlap the selected plane(s). Cursor pixels with alpha < 75% are made fully transparent where they overlap the selected plane(s).    |  |  |  |
| 11b   | 100     | Cursor pixels with alpha = 100% are made fully opaque where they overlap the selected plane(s). Cursor pixels with alpha < 100% are made fully transparent where they overlap the selected plane(s).   |  |  |  |

#### Restriction

Force Alpha is only for use with ARGB cursor formats.

#### 7:6 **Reserved**

#### 5:0 **Cursor Mode Select**

This field selects the cursor mode. Cursor is disabled when the selection is 000000b and enabled when the selection is any other value. The cursor vertical size can be overriden by the size reduction mode.

Color channels should be pre-multiplied with alpha by software.

| Value   | Name                  | Description                                 |
|---------|-----------------------|---|
| 000000b | Disable               | Cursor is disabled                          |
| 000010b | 128x128 32bpp AND/INV | 128x128 32bpp AND/INVERT                    |
| 000011b | 256x256 32bpp AND/INV | 256x256 32bpp AND/INVERT                    |
| 000100b | 64x64 2bpp 3-color    | 64x64 2bpp Indexed 3-color and transparency |
| 000101b | 64x64 2bpp 2-color    | 64x64 2bpp Indexed AND/XOR 2-color          |
| 000110b | 64x64 2bpp 4-color    | 64x64 2bpp Indexed 4-color                  |
| 000111b | 64x64 32bpp AND/INV   | 64x64 32bpp AND/INVERT                      |
| 100010b | 128x128 32bpp ARGB    | 128x128 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)    |
| 100011b | 256x256 32bpp ARGB    | 256x256 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)    |
| 100100b | 64x64 32bpp AND/XOR   | 64x64 32bpp AND/XOR                         |



### **CUR CTL**

| 100101b | 128x128 32bpp AND/XOR | 128x128 32bpp AND/XOR                  |
|---------|-----------------------|--|
| 100110b | 256x256 32bpp AND/XOR | 256x256 32bpp AND/XOR                  |
| 100111b | 64x64 32bpp ARGB      | 64x64 32bpp ARGB (8:8:8:8 MSB-A:R:G:B) |
| Others  | Reserved              | Reserved                               |

#### **Programming Notes**

INVERT, XOR, and alpha blends may not look as expected when the plane underlying the cursor is YUV or extended range RGB. Out of range RGB values will be clamped prior to alpha blending, INVERT, or XOR with cursor. It is recommended to use Force Alpha when cursor is alpha blending onto an plane of a different color space or extended gamut.

The AND/INVERT format uses the most significant byte (MSB) to control the color. If MSB is 0xFF: Cursor is opaque. Show cursor color from three least significant bytes. If MSB is 0x00: Cursor is transparent. Three least significant bytes must be zero. If MSB is not 0x00 or 0xFF: Cursor inverts the color of the surface underneath.

The AND/XOR format uses the most significant byte (MSB) to control the color. If MSB is 0xFF: Cursor is opaque. Show cursor color from three least significant bytes. If MSB is 0x00: Cursor is transparent. Three least significant bytes must be zero. If MSB is not 0x00 or 0xFF: The three least significant bytes are XOR'd with the color of the surface underneath.



### **CUR FBC CTL**

**CUR FBC CTL** 

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to CUR\_BASE or cursor not enabled

By:

Address: 700A0h-700A3h

Name: Cursor FBC Control

ShortName: CUR\_FBC\_CTL\_A

Power: PG1 Reset: soft

Address: 710A0h-710A3h

Name: Cursor FBC Control

ShortName: CUR\_FBC\_CTL\_B

Power: PG2 Reset: soft

Address: 720A0h-720A3h

Name: Cursor FBC Control

ShortName: CUR\_FBC\_CTL\_C

Power: PG2 Reset: soft

DWord Bit Description

0 31 Size Reduction Enable

This enables cursor size reduction logic. The cursor engine will fetch and display the programmed reduced number of lines, then go transparent for the rest of the frame.

| Value       | Name    |  |  |  |  |
|-------------|---------|--|--|--|--|
| 0b          | Disable |  |  |  |  |
| 1b          | Enable  |  |  |  |  |
|             |         |  |  |  |  |
| Restriction |         |  |  |  |  |



| CUR_FBC_CTL  |   |  |  |  |  |
|--|---|--|--|--|--|
| Cursor size reduction is not allowed with 2bpp cursor formats or cursor 180 degree rotation. The reduced scan lines field must be programmed with a valid value when cursor size reduction is enabled. |   |  |  |  |  |
| 30:8   | 0:8 Reserved  |  |  |  |  |
| 7:0  | Reduced Scan Lines  This specifies the number of scan lines of cursor data to fetch and display when cursor size reduction is enabled. The value programmed is the size minus one.  Restriction |  |  |  |  |
|  | The minimum size is 8 lines, programmed as 07h. The maximum size can not be greater than the normal size when size reduction is not enabled.  |  |  |  |  |



### **CUR PAL**

**CUR PAL** 

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

**Update Point:** 

Address: 70090h-7009Fh
Name: Cursor A Palette
ShortName: CUR\_PAL\_A\_\*

Power: PG1 Reset: soft

Address: 71090h-7109Fh
Name: Cursor B Palette
ShortName: CUR\_PAL\_B\_\*

Power: PG2 Reset: soft

Address: 72090h-7209Fh
Name: Cursor C Palette
ShortName: CUR\_PAL\_C\_\*

Power: PG2 Reset: soft

The cursor palette provides color information when using the indexed cursor modes. There are 4 instances of this register format per cursor. The table below describes how the cursor mode and index value will select between the cursor palette colors, AND/XOR, transparency, and destination invert.

| <b>Index Value</b> | 2 color mode       | 3 color mode | 4 color mode |
|--------------------|--------------------|--------------|--------------|
| 00                 | CUR_PAL 0          | CUR_PAL 0    | CUR_PAL 0    |
| 01                 | CUR_PAL 1          | CUR_PAL 1    | CUR_PAL 1    |
| 10                 | Transparent        | Transparent  | CUR_PAL 2    |
| 11                 | Invert Destination | CUR_PAL 3    | CUR_PAL 3    |

DWord Bit Description



| CUR_PAL |       |   |  |  |  |
|---------|-------|---|--|--|--|
| 0       | 31:24 | Reserved  |  |  |  |
|         | 23:16 | Palette Red This field is the cursor palette red value      |  |  |  |
|         | 15:8  | Palette Green This field is the cursor palette green value. |  |  |  |
|         | 7:0   | Palette Blue This field is the cursor palette blue value.   |  |  |  |



### **CUR POS**

**CUR\_POS** 

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

**Update Point:** 

Address: 70088h-7008Bh
Name: Cursor Position
ShortName: CUR\_POS\_A

Power: PG1 Reset: soft

Address: 71088h-7108Bh
Name: Cursor Position
ShortName: CUR\_POS\_B

Power: PG2 Reset: soft

Address: 72088h-7208Bh
Name: Cursor Position
ShortName: CUR\_POS\_C

Power: PG2 Reset: soft

This register specifies the screen position of the cursor. The origin of the cursor position is always the upper left corner of the display pipe source image area. When performing 180 degree rotation, the cursor image is rotated by hardware, but the position is not, so it should be adjusted if it is desired to maintain the same apparent position on a physically rotated display.

|              | Restriction  |  |  |  |  |  |  |
|--------------|--|--|--|--|--|--|--|
| The cursor r | The cursor must have at least a single pixel positioned over the pipe source area. |  |  |  |  |  |  |
| DWord        | Word Bit Description   |  |  |  |  |  |  |
| 0            | 31   | <b>Y Position Sign</b> This specifies the sign of the vertical position of the cursor upper left corner. |  |  |  |  |  |
|              | 30:29  | Reserved   |  |  |  |  |  |
|              |  | Format: MBZ  |  |  |  |  |  |



|   |       | CUR_POS  |   |
|---|-------|--|---|
|   | 28:16 | Y Position Magnitude   |   |
|   |       | This specifies the magnitude of the vertical poslines.                             | sition of the cursor upper left corner in   |
|   | 15    | X Position Sign This specifies the sign of the horizontal positio                  | n of the cursor upper left corner.          |
|   | 14:13 | Reserved   |   |
| _ |       | Format:  | MBZ   |
|   | 12:0  | <b>X Position Magnitude</b> This specifies the magnitude of the horizontal pixels. | position of the cursor upper left corner in |



## CUR\_PRE\_CSC\_GAMC\_DATA

**CUR PRE CSC GAMC DATA** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 700B4h-700B7h

Name: Cursor Pre CSC Gamma Data
ShortName: CUR PRE CSC GAMMA DATA A

Power: PG1 Reset: soft

Address: 710B4h-710B7h

Name: Cursor Pre CSC Gamma Data
ShortName: CUR\_PRE\_CSC\_GAMMA\_DATA\_B

Power: PG2 Reset: soft

Address: 720B4h-720B7h

Name: Cursor Pre CSC Gamma Data
ShortName: CUR PRE CSC GAMMA DATA C

Power: PG2 Reset: soft

CUR\_PRE\_CSC\_GAMC\_INDEX and CUR\_PRE\_CSC\_GAMC\_DATA registers are used to program the values that determine the characteristics of the gamma correction for the cursor pixel data before Color Space Conversion. Additional gamma correction can be done after the Color Space Conversion if desired.

The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there are extended gamma entry reference points. All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 33 gamma entries to create the result value. The first 32 entries are stored as 16 bits per color in an unsigned 0.16 format with 0 integer and 16 fractional. The 33<sup>rd</sup>, 34<sup>th</sup> and 35<sup>th</sup> entries are stored as 19 bits per color in an unsigned 3.16 format with 3 integer and 16 fractional bits. For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 33<sup>rd</sup> and 34<sup>th</sup> gamma entries to create the result value.



### **CUR PRE CSC GAMC DATA**

For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 34th and 35th gamma entries to create the result value.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Pre-CSC Gamma correction gets enabled or disabled based on the "Pre CSC Enable" bit in the CUR\_CTL register.

#### **Programming Notes**

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 7.0. For inputs of 0 to 1.0, multiply the input value by 32 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 34th gamma entry. For inputs greater than 3.0 and less than or equal to 7.0, store the result for an input of 7.0 in the 35th gamma entry.

#### Restriction

The gamma curve must be flat or increasing, never decreasing. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

| DWord | Bit   | Description    |   |        |
|-------|-------|----------------|---|--------|
| 0     | 31:19 | Reserved       |   |        |
|       |       | Format:        |   | MBZ    |
|       | 18:0  | Gamma Value    |   |        |
|       |       | Default Value: | 000000000000000000000000000000000000000 | 00000b |
|       |       | Format: U3.16  |   |        |



# CUR\_PRE\_CSC\_GAMC\_INDEX

|            | CUR_PRE_CSC_GAMC_INDEX |   |   |             |                         |  |  |  |
|------------|------------------------|---|---|-------------|-------------------------|--|--|--|
| Register   | Space:                 | M   | MMIO: 0/2/0                               |             |                         |  |  |  |
| Source:    |                        | D   | BSpec                                     |             |                         |  |  |  |
| Access:    |                        |   | /W  |             |                         |  |  |  |
| Size (in b | vitc).                 | 3   |   |             |                         |  |  |  |
| Address:   |                        |   | 2<br>00B0h-700B3h                         |             |                         |  |  |  |
| Name:      |                        |   | ursor Pre CSC Gamma Inc                   | day         |                         |  |  |  |
| ShortNai   | mo:                    |   | UR_PRE_CSC_GAMMA_IN                       |             |                         |  |  |  |
| SHOLUMAN   | ne.                    | C   | UK_PRE_C3C_GAIVIIVIA_IIV                  | IDEX_A      |                         |  |  |  |
| Power:     |                        | Р   | G1  |             |                         |  |  |  |
| Reset:     |                        | S   | oft                                       |             |                         |  |  |  |
| Address:   |                        | 7   | 10B0h-710B3h                              |             |                         |  |  |  |
| Name:      |                        | C   | ursor Pre CSC Gamma Inc                   | dex         |                         |  |  |  |
| ShortNa    | me:                    | C   | UR_PRE_CSC_GAMMA_IN                       | IDEX_B      |                         |  |  |  |
|            |                        |   |   |             |                         |  |  |  |
| Power:     |                        |   | G2  |             |                         |  |  |  |
| Reset:     |                        | S   | oft                                       |             |                         |  |  |  |
| Address:   |                        | 7   | 20B0h-720B3h                              |             |                         |  |  |  |
| Name:      |                        | C   | ursor Pre CSC Gamma Inc                   | dex         |                         |  |  |  |
| ShortNai   | me:                    | C   | UR_PRE_CSC_GAMMA_IN                       | IDEX_C      |                         |  |  |  |
| Power:     |                        | Р   | G2  |             |                         |  |  |  |
| Reset:     |                        | S   | oft                                       |             |                         |  |  |  |
| DWord      | Bit                    |   |   | Description |                         |  |  |  |
| 0          | 31:11                  | Reserve   | ed  |             |                         |  |  |  |
|            |                        | Format  | ::  |             | MBZ                     |  |  |  |
|            | 10                     | Index A   | Auto Increment                            |             |                         |  |  |  |
|            |                        | This fie  | s field enables the index auto increment. |             |                         |  |  |  |
|            |                        | Value   | alue Name Description                     |             |                         |  |  |  |
|            |                        | 0b No Increment Do not automatically increment the index value.                       |   |             | rement the index value. |  |  |  |
|            |                        | Auto Increment Increment the index value with each read or write to the dat register. |   |             |                         |  |  |  |
|            | 9:6                    | Reserve   | ed  |             |                         |  |  |  |
|            |                        | Format  |   |             | MBZ                     |  |  |  |
|            |                        |   |   |             |                         |  |  |  |



## CUR\_PRE\_CSC\_GAMC\_INDEX

5:0

#### **Index Value**

Access:

Write/Read Status

This index controls access to the array of pipe pre color space conversion gamma values.

This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set.

When automatically incrementing, the index will roll over to 0 after writing or reading the entire allowed range.

While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value.

| Value  | Name |
|--------|------|
| [0,34] |      |



# **CUR\_SURFLIVE**

|            | CUR_SURFLIVE  |   |  |  |  |  |
|------------|---|---|--|--|--|--|
| Register S | Space:  | MMIO: 0/2/0   |  |  |  |  |
| Source:    |   | BSpec   |  |  |  |  |
| Access:    |   | RO  |  |  |  |  |
| Size (in b | its):   | 32  |  |  |  |  |
| Address:   |   | 700ACh-700AFh   |  |  |  |  |
| Name:      |   | Cursor Live Base Address  |  |  |  |  |
| ShortNan   | ne:   | CUR_SURFLIVE_A  |  |  |  |  |
| Power:     |   | PG1   |  |  |  |  |
| Reset:     |   | soft  |  |  |  |  |
| Address:   |   | 710ACh-710AFh   |  |  |  |  |
| Name:      |   | Cursor Live Base Address  |  |  |  |  |
| ShortNan   | ShortName: CUR_SURFLIVE_B                             |   |  |  |  |  |
| Power:     |   | PG2   |  |  |  |  |
| Reset:     |   | soft  |  |  |  |  |
| Address:   |   | 720ACh-720AFh   |  |  |  |  |
| Name:      |   | Cursor Live Base Address  |  |  |  |  |
| ShortNan   | ne:   | CUR_SURFLIVE_C  |  |  |  |  |
| Power:     |   | PG2   |  |  |  |  |
| Reset:     |   | soft  |  |  |  |  |
| There is   | There is one instance of this register for each pipe. |   |  |  |  |  |
| DWord      | Bit   | Description   |  |  |  |  |
| 0          | 31:12   | e Surface Base Address  |  |  |  |  |
|            | 110   | This gives the live value of the surface base address as being currently used for the cursor. |  |  |  |  |
|            | 11:0  | Reserved  |  |  |  |  |
|            |   | Format: MBZ   |  |  |  |  |



# **Customizable Event Creation 0-0**

|              |             | C  | EC0-0       | - Customizable                           | <b>Event Cre</b>    | ation 0-0                          |  |  |
|--------------|-------------|--|-------------|--|---------------------|------------------------------------|--|--|
| Register     | Space:      | N  | иміо: 0/2/0 | )  |                     |                                    |  |  |
| Source:      |             | BSpec  |             |  |                     |                                    |  |  |
| Access:      |             | R/W  |             |  |                     |                                    |  |  |
| Size (in b   |             |  |             |  |                     |                                    |  |  |
| Address:     | ess: 02770h |  |             |  |                     |                                    |  |  |
| _            |             |  |             | om counter event 0, bit conters section. | lefinitions in this | register refer to the CEC block    |  |  |
| <b>DWord</b> | Bit         |  |             | D  | escription          |                                    |  |  |
| 0            | 31:21       | Negate   | )           |  |                     |                                    |  |  |
|              |             |  |             |  |                     |                                    |  |  |
|              |             | Forma  | t:          |  |                     | U11                                |  |  |
|              |             | The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LS this field affects bit 0 of the selected input bus.                                       |             |  |                     |                                    |  |  |
|              |             | Value  | Name        | Description                              | F                   | Programming Notes                  |  |  |
|              |             | 0b Pass- Input bit is passed through through to comparator   |             | _ ·                                      |                     |                                    |  |  |
|              |             | 1b   | Negated     |  |                     |                                    |  |  |
|              | 20:19       | Source   | Select      |  | <u> </u>            |                                    |  |  |
|              |             | Format   | t:          |  |                     | U2                                 |  |  |
|              |             |  | the input s | _  | ent definition logi | c (see block diagram in the Custom |  |  |
|              |             | Value  | Name        |  | Descript            | ion                                |  |  |
|              |             | 01b  | Prev        | Selects the conditioned/                 |                     | om the last CEC block as the input |  |  |
|              |             | 010  | Event       | bus to CEC0 block                        | порреа прасте       | The last ele block as the input    |  |  |
| 11b Reserved |             |  |             |  |                     |                                    |  |  |
|              | 18:3        | Compa  | re Value    |  |                     |                                    |  |  |
|              |             | Format   |             |  |                     | U16                                |  |  |
|              |             | The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the |             |  |                     |                                    |  |  |



## **CEC0-0 - Customizable Event Creation 0-0**

signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.

### 2:0 **Compare Function**

Format: U3

This field selects the function used by the CEC0 comparator when comparing the compare value to the value active on the CEC0 conditioned input bus (see block diagram in the Custom Event Counters section).

| Value | Name                     | Description  |
|-------|--------------------------|--|
| 000b  | Any Are Equal            | Compare and assert output if any are equal (Can be used as OR function)  |
| 001b  | Greater Than             | Compare and assert output if greater than                                |
| 010b  | Equal                    | Compare and assert output if equal to (Can also be used as AND function) |
| 011b  | Greater Than or<br>Equal | Compare and assert output if greater than or equal                       |
| 100b  | Less Than                | Compare and assert output if less than                                   |
| 101b  | Not Equal                | Compare and assert output if not equal                                   |
| 110b  | Less Than or Equal       | Compare and assert output if less than or equal                          |
| 111b  | Reserved                 |  |



# **Customizable Event Creation 1-0**

|            |        | C  | EC1-0            | - Customizable  | <b>Event Cre</b>    | ation 1-0                          |  |  |
|------------|--------|--|------------------|---|---------------------|------------------------------------|--|--|
| Register   | Space: | : N  | 1MIO: 0/2/0      | )   |                     |                                    |  |  |
| Source:    |        | BSpec  |                  |   |                     |                                    |  |  |
| Access:    |        | R/W  |                  |   |                     |                                    |  |  |
| Size (in b |        |  |                  |   |                     |                                    |  |  |
| Address:   |        |  |                  |   |                     |                                    |  |  |
| Address.   |        | U  | 277011           |   |                     |                                    |  |  |
| _          |        |  |                  | com counter event 1, bit conters section.   | lefinitions in this | register refer to the CEC block    |  |  |
| DWord      | Bit    |  |                  | D   | escription          |                                    |  |  |
| 0          | 31:21  | Negate   | )                |   |                     |                                    |  |  |
|            |        |  |                  |   |                     |                                    |  |  |
|            |        | Forma  | t:               |   |                     | U11                                |  |  |
|            |        | The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB this field affects bit 0 of the selected input bus.                                   |                  |   |                     |                                    |  |  |
|            |        | Value  | Name             | Description   | F                   | Programming Notes                  |  |  |
|            |        | 0b   | Pass-<br>through | ' '   |                     |                                    |  |  |
|            |        | 1b   | Negated          |   |                     |                                    |  |  |
|            | 20:19  | Source   | Select           |   |                     |                                    |  |  |
|            |        | Format   | t:               |   |                     | U2                                 |  |  |
|            |        |  | •                | _   | ent definition logi | c (see block diagram in the Custom |  |  |
|            |        |  | ounters sec      | tion).  |                     | _                                  |  |  |
|            |        | Value  | Name             |   | Descript            |                                    |  |  |
|            |        | 01b  | Prev<br>Event    | Selects the conditioned/flopped input from the previous CEC block a input bus to this CEC block |                     |                                    |  |  |
|            |        | 11b  | Reserved         |   |                     |                                    |  |  |
| -          | 18:3   | Compa  | re Value         | l   |                     |                                    |  |  |
|            |        | Forma  |                  |   |                     | U16                                |  |  |
|            |        | The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the |                  |   |                     |                                    |  |  |



## **CEC1-0 - Customizable Event Creation 1-0**

signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.

### 2:0 **Compare Function**

Format: U3

This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).

| Value | Name                     | Description  |
|-------|--------------------------|--|
| 000b  | Any Are Equal            | Compare and assert output if any are equal (Can be used as OR function)  |
| 001b  | Greater Than             | Compare and assert output if greater than                                |
| 010b  | Equal                    | Compare and assert output if equal to (Can also be used as AND function) |
| 011b  | Greater Than or<br>Equal | Compare and assert output if greater than or equal                       |
| 100b  | Less Than                | Compare and assert output if less than                                   |
| 101b  | Not Equal                | Compare and assert output if not equal                                   |
| 110b  | Less Than or Equal       | Compare and assert output if less than or equal                          |
| 111b  | Reserved                 |  |



# **Customizable Event Creation 1-1**

|            |          | CE  | C1-1 - (                     | Custo    | mizable Event Creation 1-1   |  |  |
|------------|----------|---|------------------------------|----------|--|--|--|
| Register   | Space:   | MM  | MMIO: 0/2/0                  |          |  |  |  |
| Source:    |          | RSn   | BSpec                        |          |  |  |  |
| Access:    |          | R/V   |                              |          |  |  |  |
| Size (in k | vitc).   | 32  | v                            |          |  |  |  |
|            |          |   |                              |          |  |  |  |
| Address:   |          | 027   | 7Ch                          |          |  |  |  |
| this regis | ster ref | _   | ne input con<br>EC block dia | -        | g portion of CEC (custom event creation) block 1, bit definitions in   |  |  |
| DWord      | Bit      |   |                              |          | Description  |  |  |
| 0          | 31:16    | by 1 clock  | t field allow<br>relative to | the non- | ual bits of the bus selected as the input to CEC block to be delayed delayed bits in the bus (see block diagram in the Custom Event 1 register definition for an example use case. |  |  |
|            |          | Value   | Name                         |          | Description  |  |  |
|            |          | 0b  | Live                         | Input bi | t is not delayed by 1 clock before event calculation   |  |  |
|            |          | 1b  | Delayed                      | Input bi | it is delayed by 1 clock before event calculation  |  |  |
|            | 15:0     | Mask This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used. |                              |          |  |  |  |
|            |          | Value   | Nar                          |          | Description  |  |  |
|            |          | 0b  | Unmaske                      | d        | Input bit is considered in event calculation   |  |  |
|            |          | 1b  | Masked                       |          | Input bit is ignored in event calculation  |  |  |



## **Customizable Event Creation 2-0**

|                 |       | C  | EC2-0            | - Customizable   | <b>Event Cre</b>  | eation 2-0                      |  |  |  |  |
|-----------------|-------|--|------------------|--|---|---------------------------------|--|--|--|--|
| Register Space: |       |  |                  |  |   |                                 |  |  |  |  |
| Source:         |       | BSpec  |                  |  |   |                                 |  |  |  |  |
| Access:         |       |  | R/W              |  |   |                                 |  |  |  |  |
| Size (in bits): |       |  | 32               |  |   |                                 |  |  |  |  |
| Address:        |       | 02780h   |                  |  |   |                                 |  |  |  |  |
| _               |       |  |                  | nters section.   |   | register refer to the CEC block |  |  |  |  |
|                 | 31:21 | Description  |                  |  |   |                                 |  |  |  |  |
| 0               |       | Negate   | 2                |  |   |                                 |  |  |  |  |
|                 |       | Forma  | +•               |  |   | U11                             |  |  |  |  |
|                 |       | Format: U11  The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.                   |                  |  |   |                                 |  |  |  |  |
|                 |       | Value  | Name             | Description  | F   | Programming Notes               |  |  |  |  |
|                 |       | 0b   | Pass-<br>through | Input bit is passed through to comparator as is  |   |                                 |  |  |  |  |
|                 |       | 1b   | Negated          | Input bit is negated before passing to comparator  | [] If the input bit is negated using any bit in this field, then the corresponding Consderations bit in the CEC2-1 register must also be set. |                                 |  |  |  |  |
|                 | 20:19 | Source Select  |                  |  |   |                                 |  |  |  |  |
|                 |       | Format: U2   |                  |  |   |                                 |  |  |  |  |
|                 |       | Selects the input signals to the Boolean event definition logic (see block diagram in the Custom   |                  |  |   |                                 |  |  |  |  |
|                 |       | Event Counters section).   |                  |  |   |                                 |  |  |  |  |
|                 |       | Value  | Name             | Description  |   |                                 |  |  |  |  |
|                 |       | 01b  | Prev<br>Event    | Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block |   |                                 |  |  |  |  |
|                 |       | 11b Reserved   |                  |  |   |                                 |  |  |  |  |
|                 | 18:3  | Compare Value  |                  |  |   |                                 |  |  |  |  |
|                 |       | Forma  | t:               |  |   | U16                             |  |  |  |  |
|                 |       | The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the |                  |  |   |                                 |  |  |  |  |



# **CEC2-0 - Customizable Event Creation 2-0**

signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.

### 2:0 **Compare Function**

Format: U3

This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).

| Value | Name                     | Description  |  |  |
|-------|--------------------------|--|--|--|
| 000b  | Any Are Equal            | Compare and assert output if any are equal (Can be used as OR function)  |  |  |
| 001b  | Greater Than             | Compare and assert output if greater than                                |  |  |
| 010b  | Equal                    | Compare and assert output if equal to (Can also be used as AND function) |  |  |
| 011b  | Greater Than or<br>Equal | Compare and assert output if greater than or equal                       |  |  |
| 100b  | Less Than                | Compare and assert output if less than                                   |  |  |
| 101b  | Not Equal                | Compare and assert output if not equal                                   |  |  |
| 110b  | Less Than or Equal       | Compare and assert output if less than or equal                          |  |  |
| 111b  | Reserved                 |  |  |  |



## **Customizable Event Creation 2-1**

| CEC2-1 - Customizable Event Creation 2-1   |       |   |             |  |  |  |  |  |  |  |
|--|-------|---|-------------|--|--|--|--|--|--|--|
| Register Space: M  |       |   | 1MIO: 0/2/0 |  |  |  |  |  |  |  |
| Source:  |       | RSn   | Snac        |  |  |  |  |  |  |  |
|  |       |   | 3Spec       |  |  |  |  |  |  |  |
| Access:  |       |   | R/W         |  |  |  |  |  |  |  |
| Size (in bits):  |       | 32  |             |  |  |  |  |  |  |  |
| Address: 0   |       | 027   | 2784h       |  |  |  |  |  |  |  |
|  |       |   |             |  |  |  |  |  |  |  |
| This register configures the input conditioning portion of CEC (custom event creation) block 2, bit definitions in this register refer to the CEC block diagram. |       |   |             |  |  |  |  |  |  |  |
| DWord  | Bit   | Description   |             |  |  |  |  |  |  |  |
| 0  | 31:16 | Considerations  This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case. |             |  |  |  |  |  |  |  |
|  |       | Value   | Name        |  | Description  |  |  |  |  |  |
|  |       | 0b  | Live        | Input bi   | Input bit is not delayed by 1 clock before event calculation |  |  |  |  |  |
|  |       | 1b  | Delayed     | Input bit is delayed by 1 clock before event calculation |  |  |  |  |  |  |
|  | 15:0  | ual input bits to be ignored in custom event calculation. See block<br>Counters section for more details on where this field is used.   |             |  |  |  |  |  |  |  |
|  |       | Value   | Nar         |  | Description  |  |  |  |  |  |
|  |       | 0b  | Unmaske     | d  | Input bit is considered in event calculation                 |  |  |  |  |  |
|  |       | 1b  | Masked      |  | Input bit is ignored in event calculation                    |  |  |  |  |  |



# **Customizable Event Creation 3-0**

|               |        | C   | EC3-0  | - Customizable                                  | <b>Event Cre</b>    | ation 3-0  |  |  |  |
|---------------|--------|---|--|---|---------------------|--|--|--|--|
| Register      | Space: | . N   | иміо: 0/2/0  | )   |                     |  |  |  |  |
| Source: BSpec |        |   |  |   |                     |  |  |  |  |
|               | '      |   |  |   |                     |  |  |  |  |
| Access:       | :+c\.  |   | :/W  |   |                     |  |  |  |  |
| Size (in b    |        |   | 2  |   |                     |  |  |  |  |
| Address:      |        | 0   | 2788h  |   |                     |  |  |  |  |
|               |        |   |  | com counter event 3, bit conters section.       | definitions in this | register refer to the CEC block  |  |  |  |
| DWord         | Bit    |   |  | D   | escription          |  |  |  |  |
| 0             | 31:21  | Negate  | )  |   |                     |  |  |  |  |
|               |        |   |  |   |                     |  |  |  |  |
|               |        | Forma   | t:   |   |                     | U11  |  |  |  |
|               |        | The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus. |  |   |                     |  |  |  |  |
|               |        | Value   | Name   | Description                                     | F                   | Programming Notes  |  |  |  |
|               |        | 0b  | Pass-<br>through   | Input bit is passed through to comparator as is |                     |  |  |  |  |
|               |        |   |  | before passing to field, then the c             |                     | t is negated using any bit in this orresponding Considerations bit in ster must also be set. |  |  |  |
|               | 20:19  | Source Select   |  |   |                     |  |  |  |  |
|               |        | Format: U2  |  |   |                     |  |  |  |  |
|               |        | Selects the input signals to the Boolean event definition logic (see block diagram in the Custom  |  |   |                     |  |  |  |  |
|               |        | Value   | ounters sec  | ition).   | Descript            | ion  |  |  |  |
|               |        | 01b   | Prev   | Colocts the conditioned                         |                     | om the previous CEC block as the   |  |  |  |
|               |        | OID   | Event  | input bus to this CEC blo                       |                     | of the previous CEC block as the   |  |  |  |
|               |        | 11b   | Reserved   |   |                     |  |  |  |  |
|               | 18:3   | Compa   | re Value   |   |                     |  |  |  |  |
|               |        | Forma   |  |   |                     | U16  |  |  |  |
|               |        | compar  | The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the |   |                     |  |  |  |  |



## **CEC3-0 - Customizable Event Creation 3-0**

signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.

#### 2:0 | Compare Function

Format: U3

This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).

| Value | Name                     | Description  |
|-------|--------------------------|--|
| 000b  | Any Are Equal            | Compare and assert output if any are equal (Can be used as OR function)  |
| 001b  | Greater Than             | Compare and assert output if greater than                                |
| 010b  | Equal                    | Compare and assert output if equal to (Can also be used as AND function) |
| 011b  | Greater Than or<br>Equal | Compare and assert output if greater than or equal                       |
| 100b  | Less Than                | Compare and assert output if less than                                   |
| 101b  | Not Equal                | Compare and assert output if not equal                                   |
| 110b  | Less Than or Equal       | Compare and assert output if less than or equal                          |
| 111b  | Reserved                 |  |



# **Customizable Event Creation 3-1**

|              |        | CE         | C3-1 - (   | Custo    | omizable Event Creation 3-1  |  |  |  |
|--------------|--------|------------|--|----------|--|--|--|--|
| Register     | Space: | MM         | 110: 0/2/0   |          |  |  |  |  |
| Source:      |        | BSp        | ec .   |          |  |  |  |  |
| Access:      |        | R/V        |  |          |  |  |  |  |
| Size (in b   | oits). | 32         | v  |          |  |  |  |  |
| Address:     |        | 027        | 8Ch  |          |  |  |  |  |
|              |        | _          | •  |          | g portion of CEC (custom event creation) block 3, bit definitions in the Custom Event Counters section.  |  |  |  |
| <b>DWord</b> | Bit    |            |  |          | Description  |  |  |  |
| 0            | 31:16  | by 1 clock | t field allow<br>relative to   | the non- | ual bits of the bus selected as the input to CEC block to be delayed delayed bits in the bus (see block diagram in the Custom Event register definition for an example use case. |  |  |  |
|              |        | Value      | Name   |          | Description  |  |  |  |
|              |        | 0b         | Live   | Input bi | it is not delayed by 1 clock before event calculation  |  |  |  |
|              |        | 1b         | Delayed  | Input bi | t is delayed by 1 clock before event calculation   |  |  |  |
|              | 15:0   |            | <b>Mask</b> This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used. |          |  |  |  |  |
|              |        | Value      | Value Name Description   |          |  |  |  |  |
|              |        | 0b         | Unmaske  | d        | Input bit is considered in event calculation   |  |  |  |
|              |        | 1b         | Masked   |          | Input bit is ignored in event calculation  |  |  |  |



# **Customizable Event Creation 4-0**

|              |             | C                           | EC4-0  | - Customizable  | <b>Event Creation 4</b>  | -0  |  |  |  |  |
|--------------|-------------|-----------------------------|--|---|--|---|--|--|--|--|
| Register     | Space:      |                             | лміо: 0/2/0                                    | )   |  |   |  |  |  |  |
| C            | urce: BSpec |                             |  |   |  |   |  |  |  |  |
| Source:      |             |                             | •  |   |  |   |  |  |  |  |
|              | Access: R/W |                             |  |   |  |   |  |  |  |  |
| Size (in k   |             |                             | 2  |   |  |   |  |  |  |  |
| Address:     |             | 0                           | 2790h  |   |  |   |  |  |  |  |
|              |             |                             |  | om counter event 4, bit on<br>ters section.           | efinitions in this register refe   | er to the CEC block                             |  |  |  |  |
| <b>DWord</b> | Bit         |                             |  | D   | escription   |   |  |  |  |  |
| 0            | 31:21       | Negate                      | 9  |   |  |   |  |  |  |  |
|              |             |                             |  |   |  |   |  |  |  |  |
|              |             | Forma                       | t:   |   | U11  |   |  |  |  |  |
|              |             | order to                    | o facilitate r                                 |   | nput bus bits [10:0] to be inc<br>event creation (e.g. A $\&$ (!B  <br>us.   | , ,   |  |  |  |  |
|              |             | Value                       | Name   | Description   | Programmir   | ng Notes  |  |  |  |  |
|              |             | 0b                          | Pass-<br>through                               | Input bit is passed through to comparator as is       |  |   |  |  |  |  |
|              |             | 1b                          | Negated  | Input bit is negated before passing to comparator     | [] If the input bit is negated<br>field, then the correspondin<br>the CEC4-1 register must als                               | g Considerations bit in                         |  |  |  |  |
|              | 20:19       | Source                      | Select   |   |  |   |  |  |  |  |
|              |             | Forma                       | t:   |   | U2   |   |  |  |  |  |
|              |             |                             | the input so                                   | _   | nt definition logic (see block   | diagram in the Custom                           |  |  |  |  |
|              |             | Value                       | Name   |   | Description  |   |  |  |  |  |
|              |             | 01b                         | Prev<br>Event                                  | Selects the conditioned/<br>bus to CEC0 block         | flopped input from the last C  | CEC block as the input                          |  |  |  |  |
|              |             | 11b Reserved                |  |   |  |   |  |  |  |  |
|              | 18:3        | Compare Value               |  |   |  |   |  |  |  |  |
|              | Format: U16 |                             |  |   |  |   |  |  |  |  |
|              |             | The value compare that is o | ue in this fie<br>rator (see bl<br>done is con | ock diagram in the Custo<br>crolled by the Compare Fo | t conditioned input bus that<br>m Event Counters section). T<br>inction. When the compare f<br>signal in turn can be counted | he type of comparison unction is true, then the |  |  |  |  |



|  |     | C  | EC4-0 - Custo                 | omizable Event Creation 4-0   |  |  |  |  |  |
|--|-----|--|-------------------------------|---|--|--|--|--|--|
|  |     | counter  | or fed into other CEC blocks. |   |  |  |  |  |  |
|  | 2:0 | Compare Function   |                               |   |  |  |  |  |  |
|  |     | Format   | t:                            | U3  |  |  |  |  |  |
|  |     | This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section). |                               |   |  |  |  |  |  |
|  |     | Value  | Name                          | Description   |  |  |  |  |  |
|  |     | 000b   | Any Are Equal                 | Compare and assert output if any are equal (Can be used as OR function) |  |  |  |  |  |
|  |     | 001b   | Greater Than                  | Compare and assert output if greater than                               |  |  |  |  |  |
|  |     |  | 010b                          | Equal   | Compare and assert output if equal to (Can also be used as AND function) |  |  |  |  |
|  |     |  | 011b                          | Greater Than or<br>Equal  | Compare and assert output if greater than or equal                       |  |  |  |  |
|  |     | 100b   | Less Than                     | Compare and assert output if less than                                  |  |  |  |  |  |
|  |     | 101b   | Not Equal                     | Compare and assert output if not equal                                  |  |  |  |  |  |
|  |     | 110b   | Less Than or Equal            | Compare and assert output if less than or equal                         |  |  |  |  |  |
|  |     | 111b   | Reserved                      |   |  |  |  |  |  |



# **Customizable Event Creation 5-0**

|            |             | C             | EC5-0                                     | - Customizable  | <b>Event Creation 5-0</b>   |                        |  |  |  |  |
|------------|-------------|---------------|---|---|---|------------------------|--|--|--|--|
| Register   | Space:      | : N           | иміо: 0/2/0                               | )   |   |                        |  |  |  |  |
| Source:    | ırce: BSpec |               |   |   |   |                        |  |  |  |  |
|            |             |               | •   |   |   |                        |  |  |  |  |
| Access:    | - :+ ->.    |               | k/W                                       |   |   |                        |  |  |  |  |
| Size (in k |             |               | 2   |   |   |                        |  |  |  |  |
| Address    |             |               | 2798h                                     |   |   |                        |  |  |  |  |
|            |             |               |   | om counter event 5, bit conters section.              | lefinitions in this register refer to the CEC b   | lock                   |  |  |  |  |
| DWord      | Bit         |               |   | D   | Pescription   |                        |  |  |  |  |
| 0          | 31:21       | Negate        | •   |   |   |                        |  |  |  |  |
|            |             |               |   |   |   |                        |  |  |  |  |
|            |             | Forma         | t:  |   | U11   |                        |  |  |  |  |
|            |             | order to      | o facilitate r                            |   | input bus bits [10:0] to be individually negalevent creation (e.g. A & (!B   !C)). Note that us.  |                        |  |  |  |  |
|            |             | Value         | Name                                      | Description   | Programming Notes   |                        |  |  |  |  |
|            |             | 0b            | Pass-<br>through                          | Input bit is passed through to comparator as is       |   |                        |  |  |  |  |
|            |             | 1b            | Negated                                   | Input bit is negated before passing to comparator     | [] If the input bit is negated using any bit i field, then the corresponding Consideration the CEC5-1 register must also be set.  |                        |  |  |  |  |
|            | 20:19       | Source        | Select                                    |   |   |                        |  |  |  |  |
|            |             | Forma         | t:  |   | U2  |                        |  |  |  |  |
|            |             |               | the input so                              | _   | ent definition logic (see block diagram in the  | e Custom               |  |  |  |  |
|            |             | Value         | Name                                      |   | Description   |                        |  |  |  |  |
|            |             | 01b           | flopped input from the previous CEC block | as the  |   |                        |  |  |  |  |
|            |             | 11b Reserved  |   |   |   |                        |  |  |  |  |
|            | 18:3        | Compare Value |   |   |   |                        |  |  |  |  |
|            | Format: U16 |               |   |   |   |                        |  |  |  |  |
|            |             | The val       | ue in this fie<br>rator (see bl           | ock diagram in the Custo<br>trolled by the Compare Fo | t conditioned input bus that are fed into the m Event Counters section). The type of conunction. When the compare function is true signal in turn can be counted by the B0 pe | nparison<br>, then the |  |  |  |  |



|  |     | C  | EC5-0 - Custo                    | omizable Event Creation 5-0   |  |  |  |  |  |
|--|-----|--|----------------------------------|---|--|--|--|--|--|
|  |     | counter  | er or fed into other CEC blocks. |   |  |  |  |  |  |
|  | 2:0 | Compare Function   |                                  |   |  |  |  |  |  |
|  |     | Forma  | t:                               | U3  |  |  |  |  |  |
|  |     | This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section). |                                  |   |  |  |  |  |  |
|  |     | Value  | Name                             | Description   |  |  |  |  |  |
|  |     | 000b   | Any Are Equal                    | Compare and assert output if any are equal (Can be used as OR function) |  |  |  |  |  |
|  |     | 001b   | Greater Than                     | Compare and assert output if greater than                               |  |  |  |  |  |
|  |     |  | 010b                             | Equal   | Compare and assert output if equal to (Can also be used as AND function) |  |  |  |  |
|  |     |  | 011b                             | Greater Than or<br>Equal  | Compare and assert output if greater than or equal                       |  |  |  |  |
|  |     | 100b   | Less Than                        | Compare and assert output if less than                                  |  |  |  |  |  |
|  |     | 101b   | Not Equal                        | Compare and assert output if not equal                                  |  |  |  |  |  |
|  |     | 110b   | Less Than or Equal               | Compare and assert output if less than or equal                         |  |  |  |  |  |
|  |     | 111b   | Reserved                         |   |  |  |  |  |  |



## **Customizable Event Creation 5-1**

|            |                             | CE         | C5-1 - (  | Custo    | omizable Event Creation 5-1  |  |  |  |
|------------|-----------------------------|------------|---|----------|--|--|--|--|
| Register   | Register Space: MMIO: 0/2/0 |            |   |          |  |  |  |  |
| Source:    |                             | BSp        | ec  |          |  |  |  |  |
| Access:    |                             | R/V        |   |          |  |  |  |  |
| Size (in b | oits):                      | 32         | •   |          |  |  |  |  |
| Address:   |                             | 027        | 9Ch   |          |  |  |  |  |
| _          |                             | •          | •   |          | g portion of CEC (custom event creation) block 5, bit definitions in the Custom Event Counters section.  |  |  |  |
| DWord      | Bit                         |            |   |          | Description  |  |  |  |
| 0          | 31:16                       | by 1 clock | t field allow<br>relative to  | the non- | ual bits of the bus selected as the input to CEC block to be delayed delayed bits in the bus (see block diagram in the Custom Event register definition for an example use case. |  |  |  |
|            |                             | Value      | Name  |          | Description  |  |  |  |
|            |                             | 0b         | Live  | Input bi | t is not delayed by 1 clock before event calculation   |  |  |  |
|            |                             | 1b         | Delayed   | Input bi | t is delayed by 1 clock before event calculation   |  |  |  |
|            | 15:0                        |            | Mask This 16-bit field allows individual input bits to be ignored in custom event calculation. See block liagram in the Custom Event Counters section for more details on where this field is used. |          |  |  |  |  |
|            |                             | Value      | Value Name Description  |          |  |  |  |  |
|            |                             | 0b         | Unmaske   | d        | Input bit is considered in event calculation   |  |  |  |
|            |                             | 1b         | Masked  |          | Input bit is ignored in event calculation  |  |  |  |



# **Customizable Event Creation 6-0**

|              |                             | C  | EC6-0   | - Customizable   | <b>Event Cre</b>  | ation 6-0  |  |  |  |  |  |
|--------------|-----------------------------|--|---|--|---|--|--|--|--|--|--|
| Register     | Register Space: MMIO: 0/2/0 |  |   |  |   |  |  |  |  |  |  |
| Source:      |                             | BSpec  |   |  |   |  |  |  |  |  |  |
| Access:      | Access: R/W                 |  |   |  |   |  |  |  |  |  |  |
| Size (in b   | Size (in bits): 32          |  |   |  |   |  |  |  |  |  |  |
| Address:     |                             | 0  | 27A0h   |  |   |  |  |  |  |  |  |
| _            |                             |  |   | om counter event 6, bit onters section.                | definitions in this   | register refer to the CEC block  |  |  |  |  |  |
| <b>DWord</b> | Bit                         |  |   |  | Description   |  |  |  |  |  |  |
| 0            | 31:21                       | Negate   | )   |  |   |  |  |  |  |  |  |
|              |                             |  |   |  |   |  |  |  |  |  |  |
|              |                             | Forma  | t:  |  |   | U11  |  |  |  |  |  |
|              |                             | order to   | o facilitate r  |  | ned in this field allows input bus bits [10:0] to be individually negated in the complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of the selected input bus. |  |  |  |  |  |  |
|              |                             | Value  | Name  | Description Programming Notes                          |   |  |  |  |  |  |  |
|              |                             | 0b   | Pass-<br>through  | Input bit is passed through to comparator as is        |   |  |  |  |  |  |  |
|              |                             | 1b   | Negated   | Input bit is negated before passing to comparator      | field, then the co  | t is negated using any bit in this<br>orresponding Considerations bit in<br>ster must also be set. |  |  |  |  |  |
|              | 20:19                       | Source Select  |   |  |   |  |  |  |  |  |  |
|              |                             | Forma  | t:  |  |   | U2   |  |  |  |  |  |
|              |                             |  | Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section). |  |   |  |  |  |  |  |  |
|              |                             | Value  | Name  |  | Description   |  |  |  |  |  |  |
|              |                             | 01b  | Prev<br>Event   | Selects the conditioned/<br>as the input bus to this ( |   | m the previous CEC block   |  |  |  |  |  |
| 11b Reserved |                             |  |   |  |   |  |  |  |  |  |  |
|              | 18:3 Compare Value          |  |   |  |   |  |  |  |  |  |  |
| Format: U16  |                             |  |   |  |   |  |  |  |  |  |  |
|              |                             | The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance |   |  |   |  |  |  |  |  |  |



|    | (      | CEC6-0 - Cust   | omizable Event Creation 6-0  |  |  |  |  |  |
|----|--------|---|--|--|--|--|--|--|
|    | counte | counter or fed into other CEC blocks.   |  |  |  |  |  |  |
| 2: | 0 Comp | are Function  |  |  |  |  |  |  |
|    | Forma  | at:   | U3   |  |  |  |  |  |
|    | to the | This field selects the function used by the CEC comparator when comparing the compare vato the value active on the CEC conditioned input bus (see block diagram in the Custom Ever Counters section). |  |  |  |  |  |  |
|    | Value  | Name  | Description  |  |  |  |  |  |
|    | 000b   | Any Are Equal   | Compare and assert output if any are equal (Can be used as OR function)  |  |  |  |  |  |
|    | 001b   | Greater Than  | Compare and assert output if greater than                                |  |  |  |  |  |
|    | 010b   | Equal   | Compare and assert output if equal to (Can also be used as AND function) |  |  |  |  |  |
|    | 011b   | Greater Than or<br>Equal  | Compare and assert output if greater than or equal                       |  |  |  |  |  |
|    | 100b   | Less Than   | Compare and assert output if less than                                   |  |  |  |  |  |
|    | 101b   | Not Equal   | Compare and assert output if not equal                                   |  |  |  |  |  |
|    | 110b   | Less Than or Equal  | Compare and assert output if less than or equal                          |  |  |  |  |  |
|    | 111b   | Reserved  |  |  |  |  |  |  |



## **Customizable Event Creation 6-1**

|              |        | CE  | C6-1 - (                     | Custo    | omizable Event Creation 6-1  |  |
|--------------|--------|---|------------------------------|----------|--|--|
| Register     | Space: | MM  | IIO: 0/2/0                   |          |  |  |
| Source:      |        | BSp   | ec                           |          |  |  |
| Access:      |        | R/V   | /                            |          |  |  |
| Size (in b   | oits): | 32  |                              |          |  |  |
| Address:     |        | 027   | A4h                          |          |  |  |
| _            |        | _   | •                            |          | g portion of CEC (custom event creation) block 6, bit definitions in the Custom Event Counters section.  |  |
| <b>DWord</b> | Bit    |   |                              |          | Description  |  |
| 0            | 31:16  | by 1 clock  | t field allow<br>relative to | the non- | ual bits of the bus selected as the input to CEC block to be delayed delayed bits in the bus (see block diagram in the Custom Event register definition for an example use case. |  |
|              |        | Value   | Name                         |          | Description  |  |
|              |        | 0b  | Live                         | Input bi | t is not delayed by 1 clock before event calculation   |  |
|              |        | 1b  | Delayed                      | Input bi | t is delayed by 1 clock before event calculation   |  |
|              | 15:0   | Mask This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used. |                              |          |  |  |
|              |        | Value Name Description  |                              |          |  |  |
|              |        | 0b  | Unmaske                      | d        | Input bit is considered in event calculation   |  |
|              |        | 1b  | Masked                       |          | Input bit is ignored in event calculation  |  |



# **Customizable Event Creation 7-0**

|          |                                | C                   | EC7-0  | - Customizable   | <b>Event Cre</b>   | eation 7-0   |  |  |  |  |
|----------|--------------------------------|---------------------|--|--|--|--|--|--|--|--|
| Register | Space:                         | : N                 | иміо: 0/2/0  | )  |  |  |  |  |  |  |
| Source:  | ource: BSpec                   |                     |  |  |  |  |  |  |  |  |
| Access:  |                                |                     | •  |  |  |  |  |  |  |  |
|          | Access: R/W Size (in bits): 32 |                     |  |  |  |  |  |  |  |  |
| Address: |                                |                     | 27A8h  |  |  |  |  |  |  |  |
|          |                                |                     |  | om counter event 7 bit o   | lefinitions in this  | register refer to the CEC block  |  |  |  |  |
| _        |                                |                     |  | nters section.   |  | register refer to the electrock  |  |  |  |  |
| DWord    | Bit                            |                     |  | D  | escription   |  |  |  |  |  |
| 0        | 31:21                          | Negate              | )  |  |  |  |  |  |  |  |
|          |                                |                     |  |  |  |  |  |  |  |  |
|          |                                | Forma               | t:   |  |  | U11  |  |  |  |  |
|          |                                | order to            | The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A $\&$ (!B   !C)). Note that LSB on this field affects bit 0 of the selected input bus. |  |  |  |  |  |  |  |
|          |                                | Value               | Name   | Description  | F  | Programming Notes  |  |  |  |  |
|          |                                | 0b                  | Pass-<br>through   | Input bit is passed through to comparator as is  |  |  |  |  |  |  |
|          |                                | 1b                  | Negated  | Input bit is negated before passing to comparator  | field, then the co   | t is negated using any bit in this<br>orresponding Considerations bit in<br>ster must also be set. |  |  |  |  |
|          | 20:19                          | Source              | Select   |  |  |  |  |  |  |  |
|          |                                | Forma               |  |  |  | U2   |  |  |  |  |
|          |                                |                     | the input s  | •  | s to the Boolean event definition logic (see block diagram in the Custom |  |  |  |  |  |
|          |                                | Value               | Name   |  | Descript   | ion  |  |  |  |  |
|          |                                | 01b                 | Prev<br>Event  | Selects the conditioned/input bus to this CEC blo  | • •  | om the previous CEC block as the   |  |  |  |  |
|          |                                | 11b                 |  |  |  |  |  |  |  |  |
|          | 18:3                           | Compare Value       |  |  |  |  |  |  |  |  |
|          |                                | Format: U16         |  |  |  |  |  |  |  |  |
|          |                                | compai<br>that is o | rator (see bl  | eld is compared the 16-bit conditioned input bus that are fed into the ock diagram in the Custom Event Counters section). The type of comparison crolled by the Compare Function. When the compare function is true, then the type of the Bo performance of the counted by the Bo performance. |  |  |  |  |  |  |



|  |     | C  | EC7-0 - Custo      | omizable Event Creation 7-0   |  |  |  |
|--|-----|--|--------------------|---|--|--|--|
|  |     | counter or fed into other CEC blocks.  |                    |   |  |  |  |
|  | 2:0 | Compare Function   |                    |   |  |  |  |
|  |     | Format   | t:                 | U3  |  |  |  |
|  |     | This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section). |                    |   |  |  |  |
|  |     | Value  | Name               | Description   |  |  |  |
|  |     | 000b   | Any Are Equal      | Compare and assert output if any are equal (Can be used as OR function) |  |  |  |
|  |     | 001b   | Greater Than       | Compare and assert output if greater than                               |  |  |  |
|  |     |  | 010b               | Equal   | Compare and assert output if equal to (Can also be used as AND function) |  |  |
|  |     |  | 011b               | Greater Than or<br>Equal  | Compare and assert output if greater than or equal                       |  |  |
|  |     | 100b   | Less Than          | Compare and assert output if less than                                  |  |  |  |
|  |     | 101b   | Not Equal          | Compare and assert output if not equal                                  |  |  |  |
|  |     | 110b   | Less Than or Equal | Compare and assert output if less than or equal                         |  |  |  |
|  |     | 111b   | Reserved           |   |  |  |  |



## **Customizable Event Creation 7-1**

| CEC7-1 - Customizable Event Creation 7-1 |        |                         |   |          |   |  |  |  |
|--|--------|-------------------------|---|----------|---|--|--|--|
| Register Space: MMIO: 0/2/0              |        |                         |   |          |   |  |  |  |
| C  |        |                         |   |          |   |  |  |  |
| Source:                                  |        | BSp                     |   |          |   |  |  |  |
| Access:                                  |        | R/V                     | V   |          |   |  |  |  |
| Size (in b                               | oits): | 32                      |   |          |   |  |  |  |
| Address:                                 |        | 027                     | ACh   |          |   |  |  |  |
| _  |        | _                       | -   |          | g portion of CEC (custom event creation) block 3, bit definitions in the Custom Event Counters section. |  |  |  |
| DWord                                    | Bit    |                         |   |          | Description   |  |  |  |
| 0  | 31:16  | This 16-b<br>by 1 clock | siderations  16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event nters section). See CEC0-1 register definition for an example use case. |          |   |  |  |  |
|  |        | Value                   | Name  |          | Description   |  |  |  |
|  |        | 0b                      | Live  | Input bi | t is not delayed by 1 clock before event calculation  |  |  |  |
|  |        | 1b                      | Delayed   | Input bi | it is delayed by 1 clock before event calculation   |  |  |  |
|  | 15:0   |                         | ask is 16-bit field allows individual input bits to be ignored in custom event calculation. See bloc<br>agram in the Custom Event Counters section for more details on where this field is used.  |          |   |  |  |  |
|  |        | Value                   | Value Name Description  |          |   |  |  |  |
|  |        | 0b                      | Unmaske   | d        | Input bit is considered in event calculation  |  |  |  |
|  |        | 1b                      | Masked Input bit is ignored in event calculation  |          |   |  |  |  |



#### **DATAM**

|  |                       | DATAM                         |  |  |  |  |  |
|--|-----------------------|-------------------------------|--|--|--|--|--|
| Register   | Space:                | : MMIO: 0/2/0                 |  |  |  |  |  |
| Source:  |                       | BSpec                         |  |  |  |  |  |
| Access:  |                       | R/W                           |  |  |  |  |  |
| Size (in b   | its):                 | 32                            |  |  |  |  |  |
| Address:   |                       | 60030h-60033h                 |  |  |  |  |  |
| Name:  |                       | Transcoder A Data M Value 1   |  |  |  |  |  |
| ShortNar   | ne:                   | TRANS_DATAM1_A                |  |  |  |  |  |
| Power:   |                       | PG2                           |  |  |  |  |  |
| Reset:   |                       | soft                          |  |  |  |  |  |
| Address:   |                       | 61030h-61033h                 |  |  |  |  |  |
| Name:  |                       | Transcoder B Data M Value 1   |  |  |  |  |  |
| ShortNar   | ne:                   | TRANS_DATAM1_B                |  |  |  |  |  |
| Power:   |                       | PG2                           |  |  |  |  |  |
| Reset:   |                       | soft                          |  |  |  |  |  |
| Address:   |                       | 62030h-62033h                 |  |  |  |  |  |
| Name:  |                       | Transcoder C Data M Value 1   |  |  |  |  |  |
| ShortNar   | ne:                   | TRANS_DATAM1_C                |  |  |  |  |  |
| Power:   |                       | PG2                           |  |  |  |  |  |
| Reset:   |                       | soft                          |  |  |  |  |  |
| Address:   |                       | 6F030h-6F033h                 |  |  |  |  |  |
| Name:  |                       | Transcoder EDP Data M Value 1 |  |  |  |  |  |
| ShortName:   |                       | TRANS_DATAM1_EDP              |  |  |  |  |  |
| Power:   |                       | PG1                           |  |  |  |  |  |
| Reset:   |                       | soft                          |  |  |  |  |  |
| This register is double buffered to update on the next MSA after LINKN is written. |                       |                               |  |  |  |  |  |
| DWord  | OWord Bit Description |                               |  |  |  |  |  |
| 0  | 31                    | erved                         |  |  |  |  |  |
|  |                       | Format: MBZ                   |  |  |  |  |  |



|       | DATAM   |     |  |  |  |
|-------|---|-----|--|--|--|
| 30:25 | <b>TU or VCpayload Size</b> In DisplayPort SST mode this field is the size of the transfer unit, minus one. Typically it is programmed with a value of 63 for TU size of 64. In DisplayPort MST mode this field is the Virtual Channel payload size, minus one.                               |     |  |  |  |
|       | Restriction   |     |  |  |  |
|       | In DisplayPort MST mode the Virtual Channel payload size must not be programmed greater than 62 (resulting payload size of 63). In DisplayPort MST mode the Virtual Channel payload size must not be changed while the Virtual Channel is enabled, even after a transcoder has been disabled. |     |  |  |  |
| 24    | Reserved  |     |  |  |  |
|       | Format:   | MBZ |  |  |  |
| 23:0  | Data M value This field is the data M value for internal use.   |     |  |  |  |



#### **DATAN**

| DATAN  |                |   |  |  |  |  |  |
|--|----------------|---|--|--|--|--|--|
| Register Space:  | MMIC           | D: 0/2/0  |  |  |  |  |  |
| Source:  | BSpe           | BSpec   |  |  |  |  |  |
| Access:  | R/W            | R/W   |  |  |  |  |  |
| Size (in bits):  | 32             |   |  |  |  |  |  |
| Address:   | 60034          | 4h-60037h   |  |  |  |  |  |
| Name:  | Trans          | coder A Data N Value 1  |  |  |  |  |  |
| ShortName:   | TRAN           | S_DATAN1_A  |  |  |  |  |  |
| Power:   | PG2            |   |  |  |  |  |  |
| Reset:   | soft           |   |  |  |  |  |  |
| Address:   | 61034          | ₽h-61037h   |  |  |  |  |  |
| Name:  | Trans          | coder B Data N Value 1  |  |  |  |  |  |
| ShortName:   | TRAN           | S_DATAN1_B  |  |  |  |  |  |
| Power:   | PG2            |   |  |  |  |  |  |
| Reset:   | soft           |   |  |  |  |  |  |
| Address:   | 62034h-62037h  |   |  |  |  |  |  |
| Name:  | Trans          | coder C Data N Value 1  |  |  |  |  |  |
| ShortName:   | TRANS_DATAN1_C |   |  |  |  |  |  |
| Power:   | PG2            |   |  |  |  |  |  |
| Reset:   | soft           |   |  |  |  |  |  |
| Address:   | 6F034          | lh-6F037h   |  |  |  |  |  |
| Name:  | Trans          | coder EDP Data N Value 1                                      |  |  |  |  |  |
| ShortName:   | TRAN           | S_DATAN1_EDP  |  |  |  |  |  |
|  |                |   |  |  |  |  |  |
| Power:   | PG1            |   |  |  |  |  |  |
| Reset:   | Reset: soft    |   |  |  |  |  |  |
| This register is double buffered to update on the next MSA after LINKN is written. |                |   |  |  |  |  |  |
| DWord  | Bit            | Description   |  |  |  |  |  |
| 0  | 31:24          | Reserved  |  |  |  |  |  |
|  |                | Format: MBZ   |  |  |  |  |  |
|  | 23:0           | Data N value This field is the data N value for internal use. |  |  |  |  |  |



# DBUF\_CTL

| Register Sp     |                |  | _CTL          |      |  |  |  |  |
|-----------------|----------------|--|---------------|------|--|--|--|--|
| Register Space: |                | MMIO: 0/2/0  | MMIO: 0/2/0   |      |  |  |  |  |
| Source:         |                | BSpec  | BSpec         |      |  |  |  |  |
| Access:         |                | R/W  | R/W           |      |  |  |  |  |
| Size (in bits   | :s):           | 32   |               |      |  |  |  |  |
| Address:        |                | 45008h-4500Bh  |               |      |  |  |  |  |
| Name:           |                | DBUF Slice 1 Control   |               |      |  |  |  |  |
| ShortName       | e:             | DBUF_CTL_S1  |               |      |  |  |  |  |
| Power:          |                | PG0  |               |      |  |  |  |  |
| Reset:          |                | soft   |               |      |  |  |  |  |
| Address:        |                | 44FE8h-44FEBh  |               |      |  |  |  |  |
| Name:           |                | DBUF Slice 2 Control   |               |      |  |  |  |  |
| ShortName       | e:             | DBUF_CTL_S2  |               |      |  |  |  |  |
| Power:          |                | PG0  |               |      |  |  |  |  |
| Reset:          |                | soft   |               |      |  |  |  |  |
| DWord I         | Bit            |  | Description   |      |  |  |  |  |
| 0               | 31             | DBUF Power Request   | -             |      |  |  |  |  |
|                 |                | Access:  |               | R/W  |  |  |  |  |
|                 |                | This field requests DBUF power to enable   | e or disable. |      |  |  |  |  |
|                 |                | Value  |               | Name |  |  |  |  |
|                 |                | 0b   | Disable       |      |  |  |  |  |
|                 |                | 1b   | Enable        |      |  |  |  |  |
|                 |                | Programming Notes  |               |      |  |  |  |  |
|                 |                | DBUF power must be enabled prior to using internal display engine features. Enable power by  |               |      |  |  |  |  |
|                 |                | programming the power request to 1, then wait for the power state to indicate it is enabled. |               |      |  |  |  |  |
| :               | 30             | BUF Power State  |               |      |  |  |  |  |
|                 |                | Access: RO   |               |      |  |  |  |  |
|                 |                | This field indicates the status of DBUF power.   |               |      |  |  |  |  |
|                 |                | Value  |               | Name |  |  |  |  |
|                 |                | 0b   | Disabled      |      |  |  |  |  |
|                 |                | 1b   | Enabled       |      |  |  |  |  |
| 29              | 29:28 Reserved |  |               |      |  |  |  |  |
|                 |                | Format:  |               | MBZ  |  |  |  |  |



|      | DBUF_CTL    |  |  |  |  |  |  |
|------|-------------|--|--|--|--|--|--|
| 27   | Reserved    |  |  |  |  |  |  |
| 26   | Reserved    |  |  |  |  |  |  |
|      | Format: MBZ |  |  |  |  |  |  |
| 25:2 | Reserved    |  |  |  |  |  |  |
| 23:1 | Reserved    |  |  |  |  |  |  |
|      |             |  |  |  |  |  |  |
| 18:0 | Reserved    |  |  |  |  |  |  |
|      |             |  |  |  |  |  |  |
|      | Format: MBZ |  |  |  |  |  |  |



## DBUF\_ECC\_STAT

**DBUF ECC STAT** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/WC
Size (in bits): 32

Address: 45010h-45013h

Name: DBUF Slice 1 ECC Status ShortName: DBUF\_ECC\_STAT\_S1

Power: PG0 Reset: soft

Address: 44FF0h-44FF3h

Name: DBUF Slice 2 ECC Status ShortName: DBUF\_ECC\_STAT\_S2

Power: PG0 Reset: soft

Each of these fields is a sticky bit that gives the ECC error status for a particular memory bank. A '1' in a bit indicates that ECC detected an error. A write of '1' to a bit will clear the bit. Single errors are corrected by ECC. Double errors are not correctable.

| DWord | Bit | Description          |  |
|-------|-----|----------------------|--|
| 0     | 31  | Double Error Bank 15 |  |
|       | 30  | Double Error Bank 14 |  |
|       | 29  | Double Error Bank 13 |  |
|       | 28  | Double Error Bank 12 |  |
|       | 27  | Double Error Bank 11 |  |
|       | 26  | Double Error Bank 10 |  |
|       | 25  | Double Error Bank 9  |  |
|       | 24  | Double Error Bank 8  |  |
|       | 23  | Double Error Bank 7  |  |
|       | 22  | Double Error Bank 6  |  |
|       | 21  | Double Error Bank 5  |  |
|       | 20  | Double Error Bank 4  |  |
|       | 19  | Double Error Bank 3  |  |



| DBUF_ECC_STAT |                      |  |  |  |  |
|---------------|----------------------|--|--|--|--|
| 18            | Double Error Bank 2  |  |  |  |  |
| 17            | Double Error Bank 1  |  |  |  |  |
| 16            | Double Error Bank 0  |  |  |  |  |
| 15            | Single Error Bank 15 |  |  |  |  |
| 14            | Single Error Bank 14 |  |  |  |  |
| 13            | Single Error Bank 13 |  |  |  |  |
| 12            | Single Error Bank 12 |  |  |  |  |
| 11            | Single Error Bank 11 |  |  |  |  |
| 10            | Single Error Bank 10 |  |  |  |  |
| 9             | Single Error Bank 9  |  |  |  |  |
| 8             | Single Error Bank 8  |  |  |  |  |
| 7             | Single Error Bank 7  |  |  |  |  |
| 6             | Single Error Bank 6  |  |  |  |  |
| 5             | Single Error Bank 5  |  |  |  |  |
| 4             | Single Error Bank 4  |  |  |  |  |
| 3             | Single Error Bank 3  |  |  |  |  |
| 2             | Single Error Bank 2  |  |  |  |  |
| 1             | Single Error Bank 1  |  |  |  |  |
| 0             | Single Error Bank 0  |  |  |  |  |



# **DC\_STATE\_EN**

|                  | DC_STATE_EN |   |  |   |  |  |  |  |
|------------------|-------------|---|--|---|--|--|--|--|
| Register         | Space:      | MMIO:   | 0/2/0                                    |   |  |  |  |  |
| Source:          |             | BSpec   |  |   |  |  |  |  |
| Access:          | :+a\.       | R/W   |  |   |  |  |  |  |
| Size (in b       |             |   | 32                                       |   |  |  |  |  |
| Address:         |             |   | -45507h                                  |   |  |  |  |  |
| Name:<br>ShortNa | ma:         | DISPIAY<br>DC_STA   | C State Enable                           |   |  |  |  |  |
| SHOLUNA          | me.         | DC_31 <i>F</i>  | NIE_EIN                                  |   |  |  |  |  |
| Power:           |             | PG0   |  |   |  |  |  |  |
| Reset:           |             | soft  |  |   |  |  |  |  |
| DWord            | Bit         |   |  | Description   |  |  |  |  |
| 0                | 31          | MODE SET in Progress  |  |   |  |  |  |  |
|                  |             |   |  |   |  |  |  |  |
|                  |             | This bit indicates that Mode set is in progress and DCPR will not generate any CSR_Start to DMC when set. Software needs to program this bit when mode set is started and software should reset it when mode set is done. |  |   |  |  |  |  |
|                  |             | Value   | Name                                     |   |  |  |  |  |
|                  |             | 0b  | CSR_start generation not gated [Default] |   |  |  |  |  |
|                  |             | 1b  | CSR_start generation is gated            |   |  |  |  |  |
|                  | 30:10       | Reserved  |  |   |  |  |  |  |
|                  |             |   |  |   |  |  |  |  |
|                  | 9           | In CSR Flow   |  |   |  |  |  |  |
|                  |             |   | Value                                    | Name  |  |  |  |  |
|                  |             | 0b  |  | Not In CSR  |  |  |  |  |
|                  |             | 1b  |  | In CSR  |  |  |  |  |
|                  |             | Restriction   |  |   |  |  |  |  |
|                  |             | This field is used for hardware communication. Software must not change this field.   |  |   |  |  |  |  |
|                  | 8           | Block Outbo   |  |   |  |  |  |  |
|                  |             |   | d/write, but hardware Value              | can also clear the value based on the PM Request.  Name |  |  |  |  |
|                  |             | 0b  |  | o Not Block   |  |  |  |  |
|                  |             | OD  |  | S NOT BIOCK   |  |  |  |  |



|   | 1   | <u> Тг</u>  |  |               | TE_EN                                      |  |  |  |
|---|-----|---|--|---------------|--|--|--|--|
|   |     | 1b Block  |  |               |  |  |  |  |
|   |     | Restriction   |  |               |  |  |  |  |
|   |     | This field is used for hardware communication. Software must not change this field. |  |               |  |  |  |  |
|   | 7:5 | Reserved  |  |               |  |  |  |  |
|   |     |   |  |               |  |  |  |  |
|   | 4   | Mask Poke This field masks the poke DC_STATE_SEL register.                          | signal   | that woul     | d otherwise be generated by a write to the |  |  |  |
|   |     | Value   |  |               | Name                                       |  |  |  |
|   |     | 0b  |  |               | Unmask                                     |  |  |  |
|   |     | 1b  |  |               | Mask                                       |  |  |  |
|   |     |   |  |               | Restriction                                |  |  |  |
|   |     |   |  |               |  |  |  |  |
|   | 3   | DC9 Allow   | his field is used for hardware communication. Software must not change this field. |               |  |  |  |  |
|   | 5   | DC9 AllOW   |  |               |  |  |  |  |
|   |     | This field indicates softwa   |  |               |  |  |  |  |
|   |     | Config context and power down display   |  |               |  |  |  |  |
|   |     | Value   |  |               | Name                                       |  |  |  |
|   |     | 0b  |  | Do not a      | llow                                       |  |  |  |
|   |     | 1b  |  | Allow         |  |  |  |  |
|   | 2   | Reserved  |  |               |  |  |  |  |
|   | 1:0 | Dynamic DC State Enabl  |  | vnamically    | enter and exit Display C states.           |  |  |  |
|   |     | Value   | ile to dy  | yriairiicaiiy | Name                                       |  |  |  |
|   |     | 00b Disable   |  |               |  |  |  |  |
|   |     | 01b Enable up to DC5  |  |               |  |  |  |  |
|   |     | 10b Enable up to DC6  |  |               |  |  |  |  |
|   |     |   |  |               |  |  |  |  |
| Restriction   |     |   |  | Restriction   |  |  |  |  |
| The Display CSR code must be loaded before this field is enabled. |     |   |  |               | ore this field is enabled.                 |  |  |  |



## DDI\_AUX\_CTL

**DDI AUX CTL** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 64010h-64013h

Name: DDI A AUX Channel Control

ShortName: DDI\_AUX\_CTL\_A

Power: PG1 Reset: soft

Address: 64110h-64113h

Name: DDI B AUX Channel Control

ShortName: DDI\_AUX\_CTL\_B

Power: PG2 Reset: soft

Address: 64210h-64213h

Name: DDI C AUX Channel Control

ShortName: DDI\_AUX\_CTL\_C

Power: PG2 Reset: soft

Address: 64310h-64313h

Name: DDI D AUX Channel Control

ShortName: DDI\_AUX\_CTL\_D

Power: PG2 Reset: soft

Address: 64410h-64413h

Name: DDI E AUX Channel Control

ShortName: DDI\_AUX\_CTL\_E



|          |     | DDI_A  | UX       | CTL            |  |  |  |
|----------|-----|--|----------|----------------|--|--|--|
| Power:   |     | PG2  |          |                |  |  |  |
| Reset:   |     | soft   |          |                |  |  |  |
| Address: |     | 64510h-64513h  |          |                |  |  |  |
| Name:    |     | DDI F AUX Channel Control  |          |                |  |  |  |
| ShortNa  | me: | DDI_AUX_CTL_F  |          |                |  |  |  |
| Power:   |     | PG2  |          |                |  |  |  |
| Reset:   |     | soft   |          |                |  |  |  |
| DWord    | Bit |  | De       | escription     |  |  |  |
| 0        | 31  | Send Busy  |          |                |  |  |  |
|          |     | Access:  |          | R/W Set        |  |  |  |
|          |     | Writing this bit with 1b initiates the transaction, when read this bit will be a 1b until the transmission completes. The transaction is completed when the response is received or when a timeout occurs. This is a sticky bit. Write a 1b to this bit to set it and initiate the transaction. Hardware will clear it when the transaction completes. |          |                |  |  |  |
|          |     | Programming Notes  |          |                |  |  |  |
|          |     | Aux IO power must be enabled in PWR_WELL_CTL prior to starting an Aux transaction.   |          |                |  |  |  |
|          |     | Restriction  |          |                |  |  |  |
|          |     | Do not change any fields while Send Busy is asserted. Do not write a 1b again until transaction completes.   |          |                |  |  |  |
|          | 30  | Done   |          |                |  |  |  |
|          |     | Access:  |          | R/W            | C  |  |  |
|          |     | A sticky bit that indicates the transaction  | n has    | completed. \   | Write a 1 to this bit to clear the event |  |  |
|          |     | Value  |          |                | Name                                     |  |  |
|          |     | 0b   | Not done |                |  |  |  |
|          |     | 1b   | Done     | <u> </u>       |  |  |  |
|          | 29  | Interrupt on Done  |          |                |  |  |  |
|          |     | Access:  |          |                | R/W                                      |  |  |
|          |     | Enable an interrupt when the transaction   | n cor    | npletes or tin |  |  |  |
|          |     | Value  |          | Name           |  |  |  |
|          |     | 0b   | Disable  |                |  |  |  |
|          |     | 1b   |          | Enable         |  |  |  |
|          | 28  | Time out error   |          |                | _  |  |  |
|          |     | Access:  |          | R/W            |  |  |  |
|          |     | A sticky bit that indicates the transaction  | n has    | timed out. W   |  |  |  |
|          |     | Value  |          |                | Name                                     |  |  |



|       |   | DDI_A           | UX_CTL              |   |  |  |
|-------|---|-----------------|---------------------|---|--|--|
|       | 0b  |                 | Not error           |   |  |  |
|       | 1b  |                 | Error               |   |  |  |
| 27:26 | Time out timer value  |                 |                     |   |  |  |
|       | Access:   |                 |                     | R/W                                       |  |  |
|       | Used to determine how los   | ng to wait fo   | r receiver response | before timing out.                        |  |  |
|       | Value   | Value Name      |                     |   |  |  |
|       | 01b   | 600us [Default] |                     |   |  |  |
|       | 10b   | 800us           | 800us               |   |  |  |
|       | 11b   | 4000us          |                     |   |  |  |
| 25    | Receive error   |                 |                     |   |  |  |
|       | Access:   |                 | R/W                 | C   |  |  |
|       | A sticky bit that indicates t<br>more than 20 bytes. Write a  |                 |                     | upted, not in multiples of a full byte, o |  |  |
|       | Value   |                 |                     | Name                                      |  |  |
|       | 0b  |                 | Not Error           |   |  |  |
|       | 1b  |                 | Error               |   |  |  |
| 24:20 | Message Size  |                 |                     |   |  |  |
|       | Access: Write/Read Status   |                 |                     |   |  |  |
|       | The value written to this field indicates the total number bytes to transmit (including the header). The value read from this field indicates the number of bytes received, including the header, in the last transaction. Sync/Stop are not part of the message or the message size. Reads of this field will give the response message size. The read value will not be valid while Send/Busy bit 31 is asserted. |                 |                     |   |  |  |
|       | Restriction   |                 |                     |   |  |  |
|       | Message sizes of 0 or >20 are not allowed. Reads and writes are valid only when the done bit is set and timeout or receive error has not occurred.  |                 |                     |   |  |  |
| 19:16 | Reserved  |                 |                     |   |  |  |
|       |   |                 |                     |   |  |  |
| 15    | Reserved  |                 |                     |   |  |  |
| 14    | Reserved  |                 |                     |   |  |  |
| 13    | Reserved  |                 |                     |   |  |  |
|       |   |                 |                     |   |  |  |
| 12    | Reserved  |                 |                     |   |  |  |
| 11    | IO Select   |                 |                     |   |  |  |
|       |   |                 |                     | 1   |  |  |



|  |  |          | DDI_AU                           | X_C               | TL  |       |  |
|--|--|----------|----------------------------------|-------------------|-----|-------|--|
|  | Access:  |          |                                  |                   | R/W |       |  |
|  | This field selects which IO will be used for the Aux transaction. It must not be switched while a transaction is in progress.  |          |                                  |                   |     |       |  |
|  | Value  | Name     | Description                      |                   |     | ption |  |
|  | 1b   | TBT      | Use Thunderbolt IO               |                   |     |       |  |
| 0b Legacy Use legacy IO. Either typeC or regular DDI, depending on project a |  |          | DI, depending on project and SKU |                   |     |       |  |
| 10   | Reserve  | ed       |                                  |                   |     |       |  |
|  |  |          |                                  |                   |     |       |  |
| 9:5  | Fast Wa  | ake Sync | Pulse Count                      | 1                 |     |       |  |
|  | Default  | : Value: |                                  | 1 0001b 18 pulses |     |       |  |
|  |  |          |                                  |                   |     |       |  |
|  | Access:  |          | R/W                              |                   |     |       |  |
|  | This field determines the total number of SYNC pulses sent during the SYNC phase of a fast wake transaction. The value programmed is the number of pulses minus 1. When this is field is set to "n" the aux controller will send "n+1" SYNC pulses before transmitting the STOP pattern. |          |                                  |                   |     |       |  |
| 4:0  | Sync Pulse Count   |          |                                  |                   |     |       |  |
|  | Default Value:   |          | 1 1111b 32 pulses                |                   |     |       |  |
|  |  |          |                                  |                   |     |       |  |
|  | Access:  |          |                                  | R/W               |     |       |  |
|  | This field determines the total number of SYNC pulses sent during the SYNC phase of a standard transaction. The value programmed is the number of pulses minus 1. When this is field is set to "n" the aux controller will send "n+1" SYNC pulses before transmitting the STOP pattern.  |          |                                  |                   |     |       |  |
|  | Restriction  |          |                                  |                   |     |       |  |
|  | This field must be programmed to at least 25 decimal to send the minimum amount of pulses required for a standard transaction.   |          |                                  |                   |     |       |  |



## DDI\_AUX\_DATA

**DDI AUX DATA** 

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Write/Read Status

Size (in bits): 32

Address: 64014h-64027h

Name: DDI A AUX Channel Data ShortName: DDI AUX DATA A \*

Power: PG1 Reset: soft

Address: 64114h-64127h

Name: DDI B AUX Channel Data ShortName: DDI\_AUX\_DATA\_B\_\*

Power: PG2 Reset: soft

Address: 64214h-64227h

Name: DDI C AUX Channel Data ShortName: DDI\_AUX\_DATA\_C\_\*

Power: PG2 Reset: soft

Address: 64314h-64327h

Name: DDI D AUX Channel Data ShortName: DDI\_AUX\_DATA\_D\_\*

Power: PG2 Reset: soft

Address: 64414h-64427h

Name: DDI E AUX Channel Data ShortName: DDI\_AUX\_DATA\_E\_\*



DDI\_AUX\_DATA

Power: PG2 Reset: soft

Address: 64514h-64527h

Name: DDI F AUX Channel Data ShortName: DDI\_AUX\_DATA\_F\_\*

Power: PG2 Reset: soft

There are 5 DWords of this register format per instance.

| DWord | Bit  | Description   |
|-------|------|---|
| 0     | 31:0 | AUX CH DATA   |
|       |      | This field contains a DWord of the AUX message. Writes to this register give the data to transmit during the transaction. The MSbyte is transmitted first. Reads to this register will give the response data after transaction complete. The read value will not be valid while the Aux Channel Control Register Send/Busy bit is asserted |



## DDI\_BUF\_CTL

**DDI BUF CTL** Register Space: MMIO: 0/2/0 Source: **BSpec** Access: R/W Size (in bits): 32 Address: 64000h-64003h Name: **DDI A Buffer Control** ShortName: DDI\_BUF\_CTL\_A Power: PG1 Reset: soft Address: 64100h-64103h Name: DDI B Buffer Control ShortName: DDI\_BUF\_CTL\_B Power: PG1 Reset: soft Address: 64200h-64203h Name: DDI C Buffer Control ShortName: DDI\_BUF\_CTL\_C Power: PG1 Reset: soft Address: 64300h-64303h Name: DDI D Buffer Control ShortName: DDI\_BUF\_CTL\_D Power: PG1 Reset: soft Address: 64400h-64403h Name: **DDI E Buffer Control** ShortName: DDI\_BUF\_CTL\_E



|            |         |  | DDI BUE              | CTI             | ·     |  |  |
|------------|---------|--|----------------------|-----------------|-------|--|--|
| Į.         |         |  | DDI_BUF              | CIL             |       |  |  |
| Power:     |         | PG1  |                      |                 |       |  |  |
| Reset:     |         | soft   |                      |                 |       |  |  |
| Address:   |         | 64500h-64503h  |                      |                 |       |  |  |
| Name:      |         | DDI F Buffer Control   |                      |                 |       |  |  |
| ShortNa    | me:     | DDI_BUF_CTL_F  |                      |                 |       |  |  |
|            |         |  |                      |                 |       |  |  |
| Power: PG1 |         |  |                      |                 |       |  |  |
| Reset:     |         | soft   |                      |                 |       |  |  |
| Do not     | read or | write the register when the  | associated powe      | r well is disab | led.  |  |  |
| DWord      | Bit     |  | D                    | escription      |       |  |  |
| 0          | 31      | DDI Buffer Enable  |                      |                 |       |  |  |
|            |         | This bit enables the DDI but   | ffer.                |                 |       |  |  |
|            |         | Value  |                      |                 | Name  |  |  |
|            |         | 0b   |                      | Disable         |       |  |  |
|            |         | 1b   |                      | Enable          |       |  |  |
|            | 30      | Reserved   |                      |                 |       |  |  |
|            |         | Format:  |                      |                 | MBZ   |  |  |
|            | 29      | Override Training Enable   |                      |                 |       |  |  |
|            |         |  |                      |                 |       |  |  |
|            |         | This field enables the override on the training enable signal that tells the DDI I/O to pick up any        |                      |                 |       |  |  |
|            |         | DDI voltage swing and pre-e  | emphasis change<br>I | <u>es.</u>      | ,,    |  |  |
|            |         | Value  | 5 11 0 11            |                 | Name  |  |  |
|            |         | 1b   | Enable Override      |                 |       |  |  |
|            |         | 0b   | Disable Overrid      | e               |       |  |  |
|            | 28      | Phy Param Adjust   |                      | <u> </u>        |       |  |  |
|            |         |  |                      |                 |       |  |  |
|            |         | Enables adjustment of Phy parameters such as voltage swing and pre emphasis outside lnik training process. |                      |                 |       |  |  |
|            |         | This field is conditioned on "override training enable" (DDI_BUF_CTL[29]).                                 |                      |                 |       |  |  |
|            |         | Value  |                      |                 | Name  |  |  |
|            |         | 1b   |                      | Enable          |       |  |  |
|            |         | 0b   |                      | Disable         |       |  |  |
|            | 27:24   |  |                      |                 |       |  |  |
|            | 21,27   | Reserved   |                      |                 |       |  |  |
|            |         | Format:  |                      |                 | MBZ   |  |  |
|            | 22.17   |  |                      |                 |       |  |  |
|            | 23:17   | Reserved Format:   |                      |                 | MBZ   |  |  |
|            |         | i Office.  |                      |                 | IVIDZ |  |  |



#### **DDI BUF CTL Port Reversal** 16 This field enables lane reversal within the port. Lane reversal swaps the data on the lanes as they are output from the port. **Value** Name 0b Not reversed 1b Reversed **Programming Notes** Type-C/TBT dynamic connections: The DDIs going to thunderbolt or USB-C DP alternate mode should not be reversed here. The reversal is taken care of in the FIA. Static/fixed connections (DP/HDMI) through FIA: In the case of static connections such as "No pin assignment (Non Type-C DP)", DDIs will use this lane reversal bit. All other connections: DDIs will use this lane reversal bit. Restriction This field must not be changed while the DDI is enabled. 15:8 **USB Type-C DP Lane Staggering Delay** Specifies the number of symbol clocks delay used to stagger assertion/deassertion of the port lane enables. The target time recommended by circuit team is 100ns or greater. The delay should be programmed based on link clock frequency. This staggering delay is ONLY required when the port is used in USB Type C mode. Otherwise the default delay is zero which means no staggering. Example: 270MHz link clock = 1/270MHz = 3.7ns. (100ns/3.7ns)=27.02 symbols. Round up to 28. 7 **DDI Idle Status** RO Access: This bit indicates when the DDI buffer is idle. **Value** Name **Buffer Not Idle** 0b 1b **Buffer Idle** 6:5 Reserved MBZ Format: 4 Reserved Format: MBZ

3:1

**DP Port Width Selection** 



#### **DDI BUF CTL**

#### **Description**

This bit selects the number of lanes to be enabled on the DDI link for DisplayPort.

| Value  | Name     | Description |
|--------|----------|-------------|
| 000b   | x1       | x1 Mode     |
| 001b   | x2       | x2 Mode     |
| 011b   | x4       | x4 Mode     |
| Others | Reserved | Reserved    |

#### Restriction

When in DisplayPort mode the value selected here must match the value selected in TRANS\_DDI\_FUNC\_CTL attached to this DDI.

This field must not be changed while the DDI is enabled.

0 Init Display Detected

Access: RO

Strap indicating whether a display was detected on this port during initialization. It signifies the level of the port detect pin at boot. This bit is only informative. It does not prevent this port from being enabled in hardware. This field only indicates the DDIA detection. Detection for other ports is read from SFUSE\_STRAP.

| Value | Name         | Description  |
|-------|--------------|--|
| 0b    | Not Detected | Digital display not detected during initialization |
| 1b    | Detected     | Digital display detected during initialization     |



## DDI\_CLK\_SEL

**DDI CLK SEL** Register Space: MMIO: 0/2/0 Source: **BSpec** Access: R/W Size (in bits): 32 Address: 46108h-4610Bh Name: DDI C Clock Select ShortName: DDI\_CLK\_SEL\_C Power: PG0 Reset: soft Address: 4610Ch-4610Fh Name: DDI D Clock Select ShortName: DDI\_CLK\_SEL\_D Power: PG0 Reset: soft Address: 46110h-46113h Name: **DDI E Clock Select** ShortName: DDI\_CLK\_SEL\_E Power: PG0 Reset: soft Address: 46114h-46117h Name: DDI F Clock Select ShortName: DDI\_CLK\_SEL\_F Power: PG0 Reset: soft Address: 46118h-4611Bh Name: DDI G Clock Select ShortName: DDI\_CLK\_SEL\_G



DDI\_CLK\_SEL

Power: PG0 Reset: soft

Address: 4611Ch-4611Fh

Name: DDI H Clock Select

ShortName: DDI\_CLK\_SEL\_H

Power: PG0 Reset: soft

#### DWord Bit Description

0 31:28 Clock Select

Select which clock to use for this DDI.

| Value | Name    | Description                                       |  |  |
|-------|---------|---|--|--|
| 0000b | None    | Nothing selected. Clock is disabled for this DDI. |  |  |
| 1000b | MG      | MG PLL output                                     |  |  |
| 1100b | TBT 162 | Thunderbolt 162 MHz                               |  |  |
| 1101b | TBT 270 | Thunderbolt 270 MHz                               |  |  |
| 1110b | TBT 540 | Thunderbolt 540 MHz                               |  |  |
| 1111b | TBT 810 | Thunderbolt 810 MHz                               |  |  |
|       |         |   |  |  |

#### Restriction

This must not be changed while the DDI is enabled or any transcoder directed to the DDI is enabled.

27:0 Reserved

Format: MBZ



#### **DE\_PIPE\_INTERRUPT**

DE PIPE INTERRUPT

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 44400h-4440Fh

Name: Display Engine Pipe A Interrupts

ShortName: DE\_PIPE\_INTERRUPT\_A

Power: PG1 Reset: soft

Address: 44410h-4441Fh

Name: Display Engine Pipe B Interrupts

ShortName: DE\_PIPE\_INTERRUPT\_B

Power: PG2 Reset: soft

Address: 44420h-4442Fh

Name: Display Engine Pipe C Interrupts

ShortName: DE\_PIPE\_INTERRUPT\_C

Power: PG2 Reset: soft

#### **Description**

This table indicates which events are mapped to each bit of the Display Engine Pipe Interrupt registers. The IER enabled Display Engine Pipe Interrupt IIR (sticky) bits are ORed together to generate the DE\_Pipe Interrupts Pending bit in the Master Interrupt Control register. There is one full set of Display Engine Pipe interrupts per display pipes A/B/C. The STEREO3D\_EVENT\_MASK selects between left eye and right eye reporting of vertical blank, vertical sync, and scanline events in stereo 3D modes.

0x44400 = ISR A, 0x44410 = ISR B, 0x44420 = ISR C 0x44404 = IMR A, 0x44414 = IMR B, 0x44424 = IMR C

0x44408 = IIR A, 0x44418 = IIR B, 0x44428 = IIR C 0x4440C = IER A, 0x4441C = IER B, 0x4442C = IER C

DWord Bit Description

0 31 Underrun

Description



|       | DE_PIPE_INTERRUPT  |                                       |
|-------|--|---------------------------------------|
|       | The ISR is an active high pulse when there is an ur this pipe. | nderrun on the transcoder attached to |
| 30    | Unused_Int_30  |                                       |
|       |  |                                       |
|       | These interrupts are currently unused.                         |                                       |
| 29    | Reserved   |                                       |
| 28    | Reserved   |                                       |
| 27:23 | Unused_Int_27_23   |                                       |
|       | These interrupts are currently unused.                         |                                       |
| 22    | Plane7_GTT_Fault_Status  |                                       |
|       | The ISR is an active high pulse when a GTT fault is            | detected for plane 7 on this pipe.    |
| 21    | Plane6_GTT_Fault_Status  |                                       |
|       | The ISR is an active high pulse when a GTT fault is            | detected for plane 6 on this pipe.    |
| 20    | Plane5_GTT_Fault_Status  |                                       |
|       | The ISR is an active high pulse when a GTT fault is            | detected for plane 5 on this pipe.    |
| 19    | Reserved   |                                       |
|       |  |                                       |
|       | Format:  | MBZ                                   |
| 18    | Plane7_Flip_Done   |                                       |
|       | The ISR is an active high pulse when the flip is dor           | ne for plane 7 on this pipe.          |
| 17    | Plane6_Flip_Done   |                                       |
|       | The ISR is an active high pulse when the flip is dor           | ne for plane 6 on this pipe.          |
| 16    | Plane5_Flip_Done   |                                       |
|       |  |                                       |
|       | The ISR is an active high pulse when the flip is dor           | 6 1 5 .1.1.1                          |



|       | DE_PIPE_INTERRUPT  |
|-------|--|
| 15:13 | Unused_Int_15_13   |
|       | These interrupts are currently unused.   |
| 12    | DPST_Histogram_event The ISR is an active high pulse on the DPST Histogram event on this pipe.   |
| 11    | Cursor_GTT_Fault_Status  |
|       | The ISR is an active high pulse when a GTT fault is detected for the cursor on this pipe.  |
| 10    | Plane4_GTT_Fault_Status  |
|       | Description  The ISR is an active high pulse when a GTT fault is detected for plane 4 on this pipe.  |
| 9     | Plane3_GTT_Fault_Status  |
|       | Description CTT (a bit in the control of the contro |
|       | The ISR is an active high pulse when a GTT fault is detected for plane 3 on this pipe.   |
| 8     | Plane2_GTT_Fault_Status  |
|       | The ISR is an active high pulse when a GTT fault is detected for plane 2 on this pipe.   |
| 7     | Plane1_GTT_Fault_Status  |
|       | The ISR is an active high pulse when a GTT fault is detected for plane 1 on this pipe.   |
| 6     | Plane4_Flip_Done   |
|       | Description  |
|       | The ISR is an active high pulse when the flip is done for plane 4 on this pipe.  |
| 5     | Plane3_Flip_Done   |
|       | Description  |
|       | The ISR is an active high pulse when the flip is done for plane 3 on this pipe.  |



| DE_PIPE_INTERRUPT |  |  |  |  |  |
|-------------------|--|--|--|--|--|
| 4                 | Plane2_Flip_Done   |  |  |  |  |
|                   |  |  |  |  |  |
|                   | The ISR is an active high pulse when the flip is done for plane 2 on this pipe.  |  |  |  |  |
| 3                 | Plane1_Flip_Done   |  |  |  |  |
|                   |  |  |  |  |  |
|                   | The ISR is an active high pulse when the flip is done for plane 1 on this pipe.  |  |  |  |  |
| 2                 | Scan_Line_Event  |  |  |  |  |
|                   | The ISR is an active high pulse on the scan line event of the transcoder attached to this                              |  |  |  |  |
|                   | pipe.  |  |  |  |  |
| 1                 | Vsync  The ISR is an active high level for the duration of the vertical sync of the transcoder attached to this pipe.  |  |  |  |  |
| 0                 | Vblank The ISR is an active high level for the duration of the vertical blank of the transcoder attached to this pipe. |  |  |  |  |



#### DE\_PLL\_ADCFG\_1

|                 | Г              | DE_PLL_ADCFG_1 |             |  |  |
|-----------------|----------------|----------------|-------------|--|--|
| Register Space: | MMIO: 0/2/0    |                |             |  |  |
| Source:         | DC mas         |                |             |  |  |
|                 | BSpec          |                |             |  |  |
| Access:         | R/W            |                |             |  |  |
| Size (in bits): | 32             |                |             |  |  |
| Address:        | 6D804h-6D807h  |                |             |  |  |
| Name:           | DE PLL Control |                |             |  |  |
| ShortName:      | DE_PLL_ADCFG_1 |                |             |  |  |
| Power:          | PG0            |                |             |  |  |
| Reset:          | global         |                |             |  |  |
| DWord           | Bit            |                | Description |  |  |
| 0               | 31             | SKIP TDCCALIB  |             |  |  |
|                 |                | Value          | Name        |  |  |
|                 |                | 0b             |             |  |  |
|                 |                | 1b             | [Default]   |  |  |
|                 | 30             | PLLEN VAL      |             |  |  |
|                 |                | Value          | Name        |  |  |
|                 |                | 0b             |             |  |  |
|                 |                | 1b             | [Default]   |  |  |
|                 | 29             | PLLEN OVRD     |             |  |  |
|                 |                | Value          | Name        |  |  |
|                 |                | 0b             |             |  |  |
|                 |                | 1b             |             |  |  |
|                 | 28:23          | PEMOD AMP      |             |  |  |
|                 | 22             | PE MINMAXRST   |             |  |  |
|                 |                | Value          | Name        |  |  |
|                 |                | 0b             |             |  |  |
|                 |                | 1b             |             |  |  |
|                 | 21             | PE MINMAXEN    |             |  |  |
|                 |                | Value          | Name        |  |  |
|                 |                | 0b             |             |  |  |
|                 |                | 1b             |             |  |  |
|                 | 20:19          | LOCKWDET WIN   |             |  |  |



| DE_PLL_ADCFG_1 |       |                 |  |     |     |  |
|----------------|-------|-----------------|--|-----|-----|--|
|                | 18:12 | LOCKTIMERCNT TH |  |     |     |  |
|                |       | Default Value:  |  | 2   | 28h |  |
|                | 11    | Reserved        |  |     |     |  |
|                |       | Format:         |  | MBZ |     |  |
|                | 10:9  | KPSCALE         |  |     |     |  |
|                | 8:7   | KPKISCALE CNT   |  |     |     |  |
|                |       | Default Value:  |  |     | 3h  |  |
|                | 6:5   | KISCALE         |  |     |     |  |
|                | 4:1   | INT COEFF       |  |     |     |  |
|                |       | Default Value:  |  |     | Ch  |  |
|                | 0     | FINE SWEEPEN    |  |     |     |  |
|                |       | Value           |  | Nam | ie  |  |
|                |       | 0b              |  |     |     |  |
|                |       | 1b              |  |     |     |  |



#### **DE\_POWER1**

|  |        |  |                                    | DE_POWE            | <b>R1</b>  |             |  |  |
|--|--------|--|------------------------------------|--------------------|------------|-------------|--|--|
| Register   | Space: | MMIO: 0/2/0  |                                    |                    |            |             |  |  |
| Source:<br>Access:                                       |        | BSpec<br>RO  |                                    |                    |            |             |  |  |
| Size (in b   | oits): | 32   |                                    |                    |            |             |  |  |
| Address:<br>Name:<br>ShortNar                            |        |  | n-42403h<br>Engine Power 1<br>WER1 |                    |            |             |  |  |
| Power:<br>Reset:   |        | PG0<br>global  |                                    |                    |            |             |  |  |
| DWord  | Bit    |  |                                    | Desc               | ription    |             |  |  |
| 0  | 31     | Power Well   | 2 State                            |                    | 1          |             |  |  |
|  |        | TI: (: 11:   | P                                  | C 1: 1             | " 2        |             |  |  |
|  |        | This field indicates the status of display power value |                                    |                    | Well 2.    |             |  |  |
|  |        | 0b   |                                    |                    |            | Off         |  |  |
|  |        | 1b   |                                    |                    | On         |             |  |  |
|  | 30     | <b>Display Pipe</b> This field ind                     |                                    | lay pipes are enal | oled.      |             |  |  |
|  |        | Value  | Name                               |                    |            | Description |  |  |
|  |        | 0b   | Disabled                           | All display pipe   | s disabled |             |  |  |
|  |        | 1b   | Enabled                            | One or more di     | splay pipe | s enabled   |  |  |
|  | 29     | Reserved   |                                    |                    |            |             |  |  |
|  |        |  |                                    |                    |            |             |  |  |
|  |        | Format: MBZ  |                                    |                    |            |             |  |  |
|  | 28     | Power Well 1 State                                     |                                    |                    |            |             |  |  |
| This field indicates the status of display power well 1. |        |  |                                    |                    |            |             |  |  |
|  |        | This field inc   | Value                              | or display power   | Name       |             |  |  |
|  | 0b     |  |                                    |                    | Off        |             |  |  |
|  |        | 1b   |                                    |                    | On         |             |  |  |
|  | 27:26  | 27:26 SRD Status                                       |                                    |                    |            |             |  |  |
|  |        |  |                                    | Desc               | ription    |             |  |  |
|  |        | 0  |                                    |                    |            |             |  |  |



|      |            |  | DE_PO                                  | WER1   |             |  |
|------|------------|--|--|--|-------------|--|
|      | This fie   | This field indicates the live status of the SRD link on eDP DDI-A. |  |  |             |  |
|      | 26.1       | Value Name   |  |  |             |  |
|      | Value      | Name   | Description                            |  |             |  |
|      | 00b        | Full Off   |  | ink is fully off. DDI lanes are disabled and most memory reads are disabled. |             |  |
|      | 01b<br>10b | Full On<br>Standby   |  | nk is fully on. Normal operation.  |             |  |
|      | 11b        |  | Reserved                               | ink is in standby. Most memory reads are disabled.                           |             |  |
| 25   | L          |  |  |  |             |  |
| 25   |            | ession Star<br>eld indicate  | <b>tus</b><br>s the status of KVM sess | sion.  |             |  |
|      |            | alue   | Name                                   |  | Description |  |
|      | 0b         |  | Disabled                               | KVM session dis  | sabled      |  |
|      | 1b         |  | Enabled                                | KVM session en   | abled       |  |
| 24:1 | 4 Reserve  | ed   |  |  |             |  |
|      |            |  |  |  |             |  |
|      | Forma      | t:   |  |  | MBZ         |  |
| 13:1 | 0 Enable   | d Pipe Sca   | lers                                   |  |             |  |
|      |            |  |  |  |             |  |
|      | Indicat    | es total us  | age of the Scaler EBBs.                |  |             |  |
| 9:8  | Enable     | d DEPLLs   |  |  |             |  |
|      |            |  |  |  |             |  |
|      | The to     | tal number   | of Display PLLs enabled                | l.   |             |  |
| 7:4  | Transm     | nit Lanes E  | nahlod                                 |  |             |  |
| 7.4  | Transn     | iit Lanes E  | паріец                                 |  |             |  |
|      | The to     | tal number   | of DDI lanes enabled.                  |  |             |  |
|      |            |  |  |  |             |  |
| 3    | Enable     | d CDPLLs   |  |  |             |  |
|      |            | Indicates if CD PLL is enabled.                                    |  |  |             |  |
|      | Indicat    |  |  |  |             |  |
| 2:0  | Enable     | d MGPLLs   |  |  |             |  |
|      |            |  |  |  |             |  |
|      | The to     | The total number of Display MG PLLs enabled.                       |  |  |             |  |
|      |            |  |  |  |             |  |



#### **DE\_POWER2**

|                      |  | DE_POWER2   |  |  |  |  |
|----------------------|--|---|--|--|--|--|
| Register             | Space  | e: MMIO: 0/2/0  |  |  |  |  |
| Source:              |  | BSpec   |  |  |  |  |
|                      |  | ·   |  |  |  |  |
| Access:              |  | RO  |  |  |  |  |
| Size (in l           | oits):   | 32  |  |  |  |  |
| Address              |  | 42404h-42407h   |  |  |  |  |
| Name:                | ne: Display Engine Power 2   |   |  |  |  |  |
| ShortName: DE_POWER2 |  | DE_POWER2   |  |  |  |  |
|                      |  |   |  |  |  |  |
| Power:               |  | PG0   |  |  |  |  |
| Reset:               |  | global  |  |  |  |  |
| DWord                | Bit  | Description   |  |  |  |  |
| 0                    | 31:0   | DE bandwidth counter  |  |  |  |  |
|                      |  | This counter increments on every cache line put arriving at the DE. The bandwidth is estimated by |  |  |  |  |
|                      |  | taking the difference between two reads at a known interval.                                      |  |  |  |  |
|                      | Access is actually a read/write variant. Writes to this register will load the write data into the |   |  |  |  |  |
|                      | counter.   |   |  |  |  |  |



#### **DE\_RR\_DEST**

DE\_RR\_DEST

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 44058h-4405Bh

Name: Render Response Destination

ShortName: DE\_RR\_DEST

Power: PG0 Reset: soft

This register selects the destination of certain render responses that may go to CS, BCS, or both. In order for a response to be sent to a particular destination, the event most occur, the event must be unmasked, and that destination must be selected.

| DWord | Bit  | Description   |                          |                                     |  |  |
|-------|------|---|--------------------------|-------------------------------------|--|--|
| 0     | 31:6 | Reserved  |                          |                                     |  |  |
|       |      |   |                          |                                     |  |  |
|       |      | Format:   |                          | MBZ                                 |  |  |
|       | 5:4  | Pipe C Vertical Blank Destina   | tion                     |                                     |  |  |
|       |      |   | on for the render respon | se sent on pipe C start of vertical |  |  |
|       |      | blank.  | 1                        |                                     |  |  |
|       |      | Value   |                          | Name                                |  |  |
|       |      | 00b   | CS                       |                                     |  |  |
|       |      | 01b   | BCS                      |                                     |  |  |
|       |      | 10b,11b   | Both CS and BCS          |                                     |  |  |
|       | 3:2  | Pipe B Vertical Blank Destina   |                          |                                     |  |  |
|       |      | This field selects the destination for the render response sent on pipe B start of vertic |                          |                                     |  |  |
|       |      | blank.  Value   |                          | Name                                |  |  |
|       |      |   | CC                       | Name                                |  |  |
|       |      | 00b   | CS                       |                                     |  |  |
|       |      | 01b   | BCS                      |                                     |  |  |
|       |      | 10b,11b   | Both CS and BCS          |                                     |  |  |
|       | 1:0  | Pipe A Vertical Blank Destina   | tion                     |                                     |  |  |
|       |      | This field selects the destination  | on for the render respon | se sent on pipe A start of vertical |  |  |

blank.



| DE_RR_DEST |         |                 |  |  |  |
|------------|---------|-----------------|--|--|--|
|            | Value   | Name            |  |  |  |
|            | 00b     | CS              |  |  |  |
|            | 01b     | BCS             |  |  |  |
|            | 10b,11b | Both CS and BCS |  |  |  |



#### DE\_RRMR\_DW1

DE\_RRMR\_DW1

Register Space: MMIO: 0/2/0

Source: **BSpec** Access: R/W Size (in bits): 32

Address: 44048h-4404Bh

Render Response Mask DW 1 Name:

DE\_RRMR\_DW1 ShortName:

Power: PG0 Reset: soft

| This register contains | the Dword 1 | of the CS/BCS rend | ler response bit mask. For more details refer to DE_RRMR. |  |
|------------------------|-------------|--------------------|---|--|
| DWord                  | Bit         | Description        |   |  |
| 0                      | 31          | Mask 31            |   |  |
|                        |             | Value              | Name  |  |
|                        |             | 0b                 | Not Masked  |  |
|                        |             | 1b                 | Masked [Default]  |  |
|                        | 30          | Mask 30            |   |  |
|                        |             | Value              | Name  |  |
|                        |             | 0b                 | Not Masked  |  |
|                        |             | 1b                 | Masked [Default]  |  |
|                        | 29          | Mask 29            |   |  |
|                        | 28          | Value              | Name  |  |
|                        |             | 0b                 | Not Masked  |  |
|                        |             | 1b                 | Masked [Default]  |  |
|                        |             | Mask 28            |   |  |
|                        |             | Value              | Name  |  |
|                        |             | 0b                 | Not Masked  |  |
|                        | 27          | 1b                 | Masked [Default]  |  |
|                        |             | Mask 27            |   |  |
|                        |             | Value              | Name  |  |
|                        |             | 0b                 | Not Masked  |  |
|                        |             | 1b                 | Masked [Default]  |  |
|                        | 26          | Mask 26            |   |  |



| DE_RRMR_DW1 |         |                  |  |  |  |
|-------------|---------|------------------|--|--|--|
|             | Value   | Name             |  |  |  |
|             | 0b      | Not Masked       |  |  |  |
|             | 1b      | Masked [Default] |  |  |  |
| 25          | Mask 25 |                  |  |  |  |
|             | Value   | Name             |  |  |  |
|             | 0b      | Not Masked       |  |  |  |
|             | 1b      | Masked [Default] |  |  |  |
| 24          | Mask 24 |                  |  |  |  |
|             | Value   | Name             |  |  |  |
|             | 0b      | Not Masked       |  |  |  |
|             | 1b      | Masked [Default] |  |  |  |
| 23          | Mask 23 |                  |  |  |  |
|             | Value   | Name             |  |  |  |
|             | 0b      | Not Masked       |  |  |  |
|             | 1b      | Masked [Default] |  |  |  |
| 22          | Mask 22 |                  |  |  |  |
|             | Value   | Name             |  |  |  |
|             | 0b      | Not Masked       |  |  |  |
|             | 1b      | Masked [Default] |  |  |  |
| 21          | Mask 21 |                  |  |  |  |
|             | Value   | Name             |  |  |  |
|             | 0b      | Not Masked       |  |  |  |
|             | 1b      | Masked [Default] |  |  |  |
| 20          | Mask 20 |                  |  |  |  |
|             | Value   | Name             |  |  |  |
|             | 0b      | Not Masked       |  |  |  |
|             | 1b      | Masked [Default] |  |  |  |
| 19          | Mask 19 |                  |  |  |  |
|             | Value   | Name             |  |  |  |
|             | 0b      | Not Masked       |  |  |  |
|             | 1b      | Masked [Default] |  |  |  |
| 18          | Mask 18 |                  |  |  |  |
|             | Value   | Name             |  |  |  |
|             | 0b      | Not Masked       |  |  |  |
|             | 1b      | Masked [Default] |  |  |  |



| DE_RRMR_DW1 |         |                  |  |
|-------------|---------|------------------|--|
| 17          | Mask 17 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 16          | Mask 16 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 15          | Mask 15 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 14          | Mask 14 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 13          | Mask 13 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 12          | Mask 12 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 11          | Mask 11 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 10          | Mask 10 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 9           | Mask 9  |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |



| DE_RRMR_DW1 |        |                  |  |  |
|-------------|--------|------------------|--|--|
|             | 1b     | Masked [Default] |  |  |
| 8           | Mask 8 | Mask 8           |  |  |
|             | Value  | Name             |  |  |
|             | 0b     | Not Masked       |  |  |
|             | 1b     | Masked [Default] |  |  |
| 7           | Mask 7 |                  |  |  |
|             | Value  | Name             |  |  |
|             | 0b     | Not Masked       |  |  |
|             | 1b     | Masked [Default] |  |  |
| 6           | Mask 6 |                  |  |  |
|             | Value  | Name             |  |  |
|             | 0b     | Not Masked       |  |  |
|             | 1b     | Masked [Default] |  |  |
| 5           | Mask 5 |                  |  |  |
|             | Value  | Name             |  |  |
|             | 0b     | Not Masked       |  |  |
|             | 1b     | Masked [Default] |  |  |
| 4           | Mask 4 |                  |  |  |
|             | Value  | Name             |  |  |
|             | 0b     | Not Masked       |  |  |
|             | 1b     | Masked [Default] |  |  |
| 3           | Mask 3 |                  |  |  |
|             | Value  | Name             |  |  |
|             | 0b     | Not Masked       |  |  |
|             | 1b     | Masked [Default] |  |  |
| 2           | Mask 2 |                  |  |  |
|             | Value  | Name             |  |  |
|             | 0b     | Not Masked       |  |  |
|             | 1b     | Masked [Default] |  |  |
| 1           | Mask 1 |                  |  |  |
|             | Value  | Name             |  |  |
|             | 0b     | Not Masked       |  |  |
|             | 1b     | Masked [Default] |  |  |
| 0           | Mask 0 |                  |  |  |
|             | Value  | Name             |  |  |



| DE_RRMR_DW1 |    |                  |  |
|-------------|----|------------------|--|
|             | 0b | Not Masked       |  |
|             | 1b | Masked [Default] |  |



#### DE\_RRMR\_DW2

DE\_RRMR\_DW2

Register Space: MMIO: 0/2/0

Source: **BSpec** Access: R/W Size (in bits): 32

Address: 4404Ch-4404Fh

Render Response Mask DW 2 Name:

DE\_RRMR\_DW2 ShortName:

Power: PG0 Reset: soft

| DWord | Bit   | Description |                  |  |
|-------|-------|-------------|------------------|--|
| 0     | 0 31  | Mask 31     |                  |  |
|       |       | Value       | Name             |  |
|       |       | 0b          | Not Masked       |  |
|       |       | 1b          | Masked [Default] |  |
|       | 30    | Mask 30     |                  |  |
|       |       | Value       | Name             |  |
|       |       | 0b          | Not Masked       |  |
|       |       | 1b          | Masked [Default] |  |
|       | 29    | Mask 29     |                  |  |
|       |       | Value       | Name             |  |
|       |       | 0b          | Not Masked       |  |
|       |       | 1b          | Masked [Default] |  |
|       | 28    | Mask 28     |                  |  |
|       |       | Value       | Name             |  |
|       |       | 0b          | Not Masked       |  |
|       |       | 1b          | Masked [Default] |  |
|       | 27    | Mask 27     |                  |  |
|       | Value | Name        |                  |  |
|       |       | 0b          | Not Masked       |  |
|       |       | 1b          | Masked [Default] |  |
|       | 26    | Mask 26     |                  |  |



| DE_RRMR_DW2 |         |                  |  |  |
|-------------|---------|------------------|--|--|
|             | Value   | Name             |  |  |
|             | 0b      | Not Masked       |  |  |
|             | 1b      | Masked [Default] |  |  |
| 25          | Mask 25 |                  |  |  |
|             | Value   | Name             |  |  |
|             | 0b      | Not Masked       |  |  |
|             | 1b      | Masked [Default] |  |  |
| 24          | Mask 24 |                  |  |  |
|             | Value   | Name             |  |  |
|             | 0b      | Not Masked       |  |  |
|             | 1b      | Masked [Default] |  |  |
| 23          | Mask 23 |                  |  |  |
|             | Value   | Name             |  |  |
|             | 0b      | Not Masked       |  |  |
|             | 1b      | Masked [Default] |  |  |
| 22          | Mask 22 |                  |  |  |
|             | Value   | Name             |  |  |
|             | 0b      | Not Masked       |  |  |
|             | 1b      | Masked [Default] |  |  |
| 21          | Mask 21 |                  |  |  |
|             | Value   | Name             |  |  |
|             | 0b      | Not Masked       |  |  |
|             | 1b      | Masked [Default] |  |  |
| 20          | Mask 20 |                  |  |  |
|             | Value   | Name             |  |  |
|             | 0b      | Not Masked       |  |  |
|             | 1b      | Masked [Default] |  |  |
| 19          | Mask 19 |                  |  |  |
|             | Value   | Name             |  |  |
|             | 0b      | Not Masked       |  |  |
|             | 1b      | Masked [Default] |  |  |
| 18          | Mask 18 |                  |  |  |
|             | Value   | Name             |  |  |
|             | 0b      | Not Masked       |  |  |
|             | 1b      | Masked [Default] |  |  |



| DE_RRMR_DW2 |         |                  |  |
|-------------|---------|------------------|--|
| 17          | Mask 17 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 16          | Mask 16 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 15          | Mask 15 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 14          | Mask 14 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 13          | Mask 13 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 12          | Mask 12 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 11          | Mask 11 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 10          | Mask 10 |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |
|             | 1b      | Masked [Default] |  |
| 9           | Mask 9  |                  |  |
|             | Value   | Name             |  |
|             | 0b      | Not Masked       |  |



|   | DE_RRI | MR_DW2           |  |
|---|--------|------------------|--|
|   | 1b     | Masked [Default] |  |
| 8 | Mask 8 |                  |  |
|   | Value  | Name             |  |
|   | 0b     | Not Masked       |  |
|   | 1b     | Masked [Default] |  |
| 7 | Mask 7 |                  |  |
|   | Value  | Name             |  |
|   | 0b     | Not Masked       |  |
|   | 1b     | Masked [Default] |  |
| 6 | Mask 6 |                  |  |
|   | Value  | Name             |  |
|   | 0b     | Not Masked       |  |
|   | 1b     | Masked [Default] |  |
| 5 | Mask 5 |                  |  |
|   | Value  | Name             |  |
|   | 0b     | Not Masked       |  |
|   | 1b     | Masked [Default] |  |
| 4 | Mask 4 |                  |  |
|   | Value  | Name             |  |
|   | 0b     | Not Masked       |  |
|   | 1b     | Masked [Default] |  |
| 3 | Mask 3 | ,                |  |
|   | Value  | Name             |  |
|   | 0b     | Not Masked       |  |
|   | 1b     | Masked [Default] |  |
| 2 | Mask 2 |                  |  |
|   | Value  | Name             |  |
|   | 0b     | Not Masked       |  |
|   | 1b     | Masked [Default] |  |
| 1 | Mask 1 |                  |  |
|   | Value  | Name             |  |
|   | 0b     | Not Masked       |  |
|   | 1b     | Masked [Default] |  |
| 0 | Mask 0 |                  |  |
|   | Value  | Name             |  |



| DE_RRMR_DW2 |    |                  |  |
|-------------|----|------------------|--|
|             | 0b | Not Masked       |  |
|             | 1b | Masked [Default] |  |



#### **DE RRMR**

**DE RRMR** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 44050h-44053h

Name: Render Response Mask

ShortName: DE\_RRMR

Power: PG0 Reset: soft

#### **Description**

This register contains a bit mask which selects which events cause and are reported in the render response message. See the render response message definition table to find the source event for each bit. The render response message is sent from the display engine to the render command streamer (CS) or blitter command streamer (BCS). The message is used to inform CS and BCS of certain display events. This register is used to control which render response message bits are masked or unmasked. Unmasked bits will cause a render response message to be sent and will be reported in that message. Masked bits will not be reported and will not cause a render response message to be sent. Vertical blank events occur periodically while the associated display pipe timing generator is running and will be reported in a render response to CS or BCS (depending on DE\_RR\_DEST destination selection) if un-masked here. Scanline events occur after they have been initiated through MMIO writes or LRI to the Display Load Scan Lines register. A flip event will be reported in a render response to BCS if un-masked here and the Display Load Scanline source is BCS. Flip done events occur after they have been initiated through MI\_DISPLAY\_FLIP or MMIO write to plane surface address registers. A flip event will be reported in a render response to CS if un-masked here and the flip source is CS. A flip event will be reported in a render response to BCS if un-masked here and the flip source is BCS.

This register defines the DWord 0 of the render response bit mask. DWord 1 and DWord 2 are defined in DE\_RRMR\_DW1 and DE\_RRMR\_DW2 registers.

#### **Programming Notes**

Programming this register can be done through MMIO or a command streamer LOAD\_REGISTER\_IMMEDIATE (LRI) command. When using LRI care must be taken to follow all the programming rules for LRI targeting the display engine. Unmasked events will wake GT as they occur, so for improved power savings it is recommended to only unmask events that are required.

#### Restriction

Events must be unmasked prior to waiting for them with a MI\_WAIT\_FOR\_EVENT ring command, or in the case of flips or scanlines, prior to starting the flip or loading the scanline.



| DWord | Bit |                  | Description        |
|-------|-----|------------------|--------------------|
| 0     | 31  | Mask 31          |                    |
|       |     |                  |                    |
|       |     |                  |                    |
|       |     | Value            | Name               |
|       |     | 0b               | Not Masked         |
|       |     | 1b               | Masked [Default]   |
|       | 30  | Mask 30          | 1                  |
|       |     |                  |                    |
|       |     | Value            | Name               |
|       |     | 0b               | Not Masked         |
|       |     | 1b               | Masked [Default]   |
|       | 20  | L                | ואומסעכת [שבומנונ] |
|       | 29  | Mask 29<br>Value | Name               |
|       |     | 0b               | Not Masked         |
|       |     | 1b               | Masked [Default]   |
|       | 20  | L                | Maskeu [Default]   |
|       | 28  | Mask 28          | 1                  |
|       |     |                  |                    |
|       |     | Value            | Name               |
|       |     | 0b               | Not Masked         |
|       |     | 1b               | Masked [Default]   |
|       | 27  | Mask 27          |                    |
|       |     |                  |                    |
|       |     |                  |                    |
|       |     | Value            | Name               |
|       |     | 0b               | Not Masked         |
|       |     | 1b               | Masked [Default]   |
|       | 26  | Mask 26          |                    |
|       |     |                  |                    |
|       |     |                  |                    |
|       |     | Value            | Name               |
|       |     | 0b               | Not Masked         |
|       |     | 1b               | Masked [Default]   |
|       | 25  | Mask 25          |                    |
|       |     |                  |                    |
|       |     |                  |                    |



|    | DE_R    | RMR              |  |
|----|---------|------------------|--|
|    | Value   | Name             |  |
|    | 0b      | Not Masked       |  |
|    | 1b      | Masked [Default] |  |
| 24 | Mask 24 |                  |  |
|    |         |                  |  |
|    |         |                  |  |
|    | Value   | Name             |  |
|    | 0b      | Not Masked       |  |
|    | 1b      | Masked [Default] |  |
| 23 | Mask 23 | 1                |  |
|    |         |                  |  |
|    | Value   | Name             |  |
|    | 0b      | Not Masked       |  |
|    | 1b      | Masked [Default] |  |
| 22 | Mask 22 |                  |  |
|    | Value   | Name             |  |
|    | 0b      | Not Masked       |  |
|    | 1b      | Masked [Default] |  |
| 21 | Mask 21 |                  |  |
|    | Value   | Name             |  |
|    | 0b      | Not Masked       |  |
|    | 1b      | Masked [Default] |  |
| 20 | Mask 20 |                  |  |
|    | Value   | Name             |  |
|    | 0b      | Not Masked       |  |
|    | 1b      | Masked [Default] |  |
| 19 | Mask 19 |                  |  |
|    |         |                  |  |
|    |         |                  |  |
|    | Value   | Name             |  |
|    | 0b      | Not Masked       |  |
|    | 1b      | Masked [Default] |  |
| 18 | Mask 18 | N.               |  |
|    | Value   | Name             |  |
|    | 0b      | Not Masked       |  |



|    | DE_R    | RMR                |  |
|----|---------|--------------------|--|
|    | 1b      | Masked [Default]   |  |
| 17 | Mask 17 |                    |  |
|    | Value   | Name               |  |
|    | 0b      | Not Masked         |  |
|    | 1b      | Masked [Default]   |  |
| 16 | Mask 16 |                    |  |
|    | Value   | Name               |  |
|    | 0b      | Not Masked         |  |
|    | 1b      | Masked [Default]   |  |
| 15 | Mask 15 |                    |  |
|    | Value   | Name               |  |
|    | 0b      | Not Masked         |  |
|    | 1b      | Masked [Default]   |  |
| 14 | Mask 14 |                    |  |
|    | Value   | Name               |  |
|    | 0b      | Not Masked         |  |
|    | 1b      | Masked [Default]   |  |
| 13 | Mask 13 |                    |  |
|    | Value   | Name               |  |
|    | 0b      | Not Masked         |  |
|    | 1b      | Masked [Default]   |  |
| 12 | Mask 12 |                    |  |
|    |         |                    |  |
|    | Value   | Nome               |  |
|    | Value   | Name<br>Nat Markad |  |
|    | 0b      | Not Masked         |  |
|    | 1b      | Masked [Default]   |  |
| 11 | Mask 11 | Nome               |  |
|    | Value   | Name               |  |
|    | 0b      | Not Masked         |  |
|    | 1b      | Masked [Default]   |  |
| 10 | Mask 10 | News               |  |
|    | Value   | Name<br>Nat Markad |  |
|    | 0b      | Not Masked         |  |
|    | 1b      | Masked [Default]   |  |



| DE_RRMR |        |                  |  |  |
|---------|--------|------------------|--|--|
| 9       | Mask 9 |                  |  |  |
|         | Value  | Name             |  |  |
|         | 0b     | Not Masked       |  |  |
|         | 1b     | Masked [Default] |  |  |
| 8       | Mask 8 |                  |  |  |
|         | Value  | Name             |  |  |
|         | 0b     | Not Masked       |  |  |
|         | 1b     | Masked [Default] |  |  |
| 7       | Mask 7 |                  |  |  |
|         | Value  | Name             |  |  |
|         | 0b     | Not Masked       |  |  |
|         | 1b     | Masked [Default] |  |  |
| 6       | Mask 6 |                  |  |  |
|         | Value  | Name             |  |  |
|         | 0b     | Not Masked       |  |  |
|         | 1b     | Masked [Default] |  |  |
| 5       | Mask 5 |                  |  |  |
|         | Value  | Name             |  |  |
|         | 0b     | Not Masked       |  |  |
|         | 1b     | Masked [Default] |  |  |
| 4       | Mask 4 |                  |  |  |
|         |        |                  |  |  |
|         |        |                  |  |  |
|         | Value  | Name             |  |  |
|         | 0b     | Not Masked       |  |  |
|         | 1b     | Masked [Default] |  |  |
| 3       | Mask 3 | Nome             |  |  |
|         | Value  | Name             |  |  |
|         | 0b     | Not Masked       |  |  |
|         | 1b     | Masked [Default] |  |  |
| 2       | Mask 2 |                  |  |  |
|         | Value  | Name             |  |  |
|         | 0b     | Not Masked       |  |  |
|         | 1b     | Masked [Default] |  |  |
| 1       | Mask 1 |                  |  |  |
|         | Value  | Name             |  |  |



| DE_RRMR |   |        |                  |
|---------|---|--------|------------------|
|         |   | 0b     | Not Masked       |
|         |   | 1b     | Masked [Default] |
|         | 0 | Mask 0 | _                |
|         |   | Value  | Name             |
|         |   | 0b     | Not Masked       |
|         |   | 1b     | Masked [Default] |



# **Decouple Register 0 DW0**

| DECOUPREGODWO - Decouple Register 0 DWO |             |   |  |     |  |
|---|-------------|---|--|-----|--|
| Register Space:                         | MMIO: 0/2/0 | MMIO: 0/2/0   |  |     |  |
| Source:<br>Size (in bits):              | BSpec<br>32 |   |  |     |  |
| Address:                                | 00F00h-00F0 | 00F00h-00F03h   |  |     |  |
| DWord                                   | Bit         | Bit Description   |  |     |  |
| 0                                       | 31:0        | DecoupReg0DW0Data  Access:  Decouple Register 0 DW0 Data. |  | R/W |  |



# **Decouple Register 0 DW1**

|                    |        | DECOUPREG0DW   | 1 - Decouple Register 0 DW1  |  |  |
|--------------------|--------|--|--|--|--|
| Register           | Space: | : MMIO: 0/2/0  |  |  |  |
|                    |        |  |  |  |  |
| Source:            | 20.00  |  |  |  |  |
| Size (in bits): 32 |        |  |  |  |  |
| Address:           |        | 00F04h-00F07h  |  |  |  |
| DWord              | Bit    |  | Description  |  |  |
| 0                  | 31     | GO   |  |  |  |
|                    |        | Access:  | R/W Lock   |  |  |
|                    |        |  | it: Software sets this bit along with attributes (full DW write) to re clears this bit to 0 when the command is complete. This bit |  |  |
|                    |        |  | pair preventing software from updating the status/values once  |  |  |
|                    |        | set.   |  |  |  |
|                    |        | -  |  |  |  |
|                    | 30:28  | OP   |  |  |  |
|                    |        | Access   | R/W Lock   |  |  |
|                    |        | Access:  | ,  |  |  |
|                    |        | Decouple Register Opcode: 3'b000 = Read, 3'b001 = Write; All others undefined (Request ignored and go/status cleared). |  |  |  |
|                    |        |  |  |  |  |
|                    | 27:24  | BE_B   |  |  |  |
|                    |        |  |  |  |  |
|                    |        | Access:  | R/W Lock   |  |  |
|                    |        | Decouple Register Active Low Byte Enables. Byte enables affect data merging into MGSR shadow                           |  |  |  |
|                    |        | storage however GT only supports full dword accesses.  |  |  |  |
|                    | 23:0   | Addr   |  |  |  |
|                    |        |  |  |  |  |
|                    |        | Access:  | R/W Lock   |  |  |
|                    |        | Decouple Register Address.   |  |  |  |
|                    |        |  |  |  |  |



# **Decouple Register 1 DW0**

|                 | DECOUPR     | EG1DW0 - Decou            | ple Registe | er 1 DW0 |
|-----------------|-------------|---------------------------|-------------|----------|
| Register Space: | MMIO: 0/2/0 | MMIO: 0/2/0               |             |          |
| Source:         | BSpec       |                           |             |          |
| Size (in bits): | 32          |                           |             |          |
| Address:        | 00F08h-00F0 | 00F08h-00F0Bh             |             |          |
| DWord           | Bit         |                           | Description |          |
| 0               | 31:0        | DecoupReg1DW0Data         |             |          |
|                 |             | Access:                   |             | R/W      |
|                 |             | Decouple Register 1 DW0 D | ata.        |          |
|                 |             |                           |             |          |



# **Decouple Register 1 DW1**

|                             |       | DECOUPREG1D  | W1 - Decouple Register 1 DW1  |  |  |  |
|-----------------------------|-------|--|---|--|--|--|
| Register Space: MMIO: 0/2/0 |       |  |   |  |  |  |
|                             |       | 20   |   |  |  |  |
| Source:                     |       |  |   |  |  |  |
| Size (in bits): 32          |       |  |   |  |  |  |
| Address:                    |       | 00F0Ch-00F0Fh  |   |  |  |  |
| DWord                       | Bit   |  | Description   |  |  |  |
| 0                           | 31    | GO   |   |  |  |  |
|                             |       | Access:  | R/W Lock  |  |  |  |
|                             |       | Decouple Register Go/Status Bit: Software sets this bit along with attributes (full DW write) to initiate a DCR request. Hardware clears this bit to 0 when the command is complete. This bit serves as a lock for the register pair preventing software from updating the status/values once set. |   |  |  |  |
|                             | 30:28 | OP   |   |  |  |  |
|                             |       |  |   |  |  |  |
|                             |       | Access:  | R/W Lock  |  |  |  |
|                             |       | Decouple Register Opcode ignored and go/status clear   | e: 3'b000 = Read, 3'b001 = Write; All others undefined (Request red). |  |  |  |
|                             | 27:24 | BE_B   |   |  |  |  |
|                             |       | Access:  | R/W Lock  |  |  |  |
|                             |       | Decouple Register Active Low Byte Enables. Byte enables affect data merging into MGSR shadow storage however GT only supports full dword accesses.   |   |  |  |  |
|                             | 23:0  | Addr   |   |  |  |  |
|                             |       | Access:  | R/W Lock  |  |  |  |
|                             |       | Decouple Register Address  |   |  |  |  |



# **Decouple Register 2 DW0**

|                 | DECOUPR    | EG2DW0 - D        | ecouple Registe | r 2 DW0 |  |
|-----------------|------------|-------------------|-----------------|---------|--|
| Register Space: | MMIO: 0/2/ | 0                 |                 |         |  |
| Source:         | BSpec      |                   |                 |         |  |
| Size (in bits): | 32         |                   |                 |         |  |
| Address:        | 00F10h-00F | 00F10h-00F13h     |                 |         |  |
| DWord           | Bit        |                   | Description     |         |  |
| 0               | 31:0       | DecoupReg2DW0     | Data            |         |  |
|                 |            | Access:           |                 | R/W     |  |
|                 |            | Decouple Register | 2 DW0 Data.     |         |  |
|                 |            |                   |                 |         |  |



# **Decouple Register 2 DW1**

|            |        | DECOUPREG2D  | W1 - Decouple Register 2 DW1  |  |
|------------|--------|--|---|--|
| Register   | Space  | MMIO: 0/2/0  |   |  |
| Source:    |        | BSpec  |   |  |
| Size (in b | oits): | 32   |   |  |
| Address    |        | 00F14h-00F17h  |   |  |
| DWord      | Bit    |  | Description   |  |
| 0          | 31     | GO   |   |  |
|            |        | Access:  | R/W Lock  |  |
|            |        | Decouple Register Go/Status Bit: Software sets this bit along with attributes (full DW write) to initiate a DCR request. Hardware clears this bit to 0 when the command is complete. This bit serves as a lock for the register pair preventing software from updating the status/values once set. |   |  |
|            | 30:28  | ОР   | ,   |  |
|            |        | Access:  Decouple Register Opcod   | R/W Lock<br>e: 3'b000 = Read, 3'b001 = Write; All others undefined (Request                     |  |
|            |        | ignored and go/status clea   | ·   |  |
|            | 27:24  | BE_B   | i   |  |
|            |        | Access:  | R/W Lock  |  |
|            |        |  | ow Byte Enables. Byte enables affect data merging into MGSR shadow upports full dword accesses. |  |
|            | 23:0   | Addr   | <u> </u>  |  |
|            |        | Access:  | R/W Lock  |  |
|            |        | Decouple Register Address  | · · · · · · · · · · · · · · · · · · ·   |  |



# **Decouple Register 3 DW0**

| DECOUPREG3DW0 - Decouple Register 3 DW0 |            |                       |             |     |  |
|---|------------|-----------------------|-------------|-----|--|
| Register Space:                         | MMIO: 0/2/ | 0                     |             |     |  |
| Source:                                 | BSpec      |                       |             |     |  |
| Size (in bits):                         | 32         | 32                    |             |     |  |
| Address:                                | 00F18h-00F | 00F18h-00F1Bh         |             |     |  |
| DWord                                   | Bit        |                       | Description |     |  |
| 0                                       | 31:0       | DecoupReg3DW0Dat      | ta          |     |  |
|   |            | Access:               |             | R/W |  |
|   |            | Decouple Register 3 D | W0 Data.    |     |  |



# **Decouple Register 3 DW1**

|               |        | DECOUPREG31  | DW1 - Decouple Register 3 DW1   |  |
|---------------|--------|--|---|--|
| Register      | Space: | MMIO: 0/2/0  |   |  |
| 6             |        | D.C.   |   |  |
| Source: BSpec |        |  |   |  |
| Size (in b    |        | 32   |   |  |
| Address:      |        | 00F1Ch-00F1Fh  |   |  |
| DWord         | Bit    |  | Description   |  |
| 0             | 31     | GO   |   |  |
|               |        | Access:  | R/W Lock  |  |
|               |        | Decouple Register Go/Status Bit: Software sets this bit along with attributes (full DW write) to initiate a DCR request. Hardware clears this bit to 0 when the command is complete. This bit serves as a lock for the register pair preventing software from updating the status/values once set. |   |  |
|               | 30:28  | OP   |   |  |
|               |        |  |   |  |
|               |        | Access:  | R/W Lock  |  |
|               |        | Decouple Register Opcocignored and go/status cle   | le: 3'b000 = Read, 3'b001 = Write; All others undefined (Request ared). |  |
|               | 27:24  | BE_B   |   |  |
|               |        | Access:  | R/W Lock  |  |
|               |        | Decouple Register Active Low Byte Enables. Byte enables affect data merging into MGSR shadow storage however GT only supports full dword accesses.   |   |  |
|               | 23:0   | Addr   |   |  |
|               |        | Access:  | R/W Lock  |  |
|               |        | Decouple Register Addres   | ,   |  |
|               |        |  |   |  |



# **Decouple Register 4 DW0**

|                             |        | DECOUPREG4DW0 -  | Decouple Register 4 DW0                                |
|-----------------------------|--------|--|--|
| Register Space: MMIO: 0/2/0 |        |  |  |
| Source:<br>Size (in l       | oits): | BSpec<br>32  |  |
| Address                     |        | 00F20h-00F23h  |  |
| DWord                       | Bit    |  | Description  |
| 0                           | 31:0   | DecoupReg4DW0Data  |  |
|                             |        | Access:  | R/W  |
|                             |        | Decouple Register 4 DW0 Data. Due to Gen10 architectural bug 19421 CPD | 20, DCR requests on the NP path will be blocked during |



# **Decouple Register 4 DW1**

|                             |        | DECOUPREG4D  | W1 - Decouple Register 4 DW1  |  |
|-----------------------------|--------|--|---|--|
| Register Space: MMIO: 0/2/0 |        |  |   |  |
| Source:                     |        | BSpec  |   |  |
| Size (in b                  | oits): | 32   |   |  |
| Address                     |        | 00F24h-00F27h  |   |  |
| <b>DWord</b>                | Bit    |  | Description   |  |
| 0                           | 31     | GO   |   |  |
|                             |        | Access:  | R/W Lock  |  |
|                             |        | Decouple Register Go/Status Bit: Software sets this bit along with attributes (full DW write) to initiate a DCR request. Hardware clears this bit to 0 when the command is complete. This bit serves as a lock for the register pair preventing software from updating the status/values once set. |   |  |
|                             | 30:28  | ОР   |   |  |
|                             |        |  |   |  |
|                             |        | Access:  | R/W Lock  |  |
|                             |        | Decouple Register Opcod ignored and go/status clea   | e: 3'b000 = Read, 3'b001 = Write; All others undefined (Request ired).                          |  |
|                             | 27:24  | BE_B   |   |  |
|                             |        | Access:  | R/W Lock  |  |
|                             |        |  | ow Byte Enables. Byte enables affect data merging into MGSR shadow upports full dword accesses. |  |
|                             | 23:0   | Addr   |   |  |
|                             |        | Access:  | R/W Lock  |  |
|                             |        | Decouple Register Address  | 5.  |  |



### **Decouple Register 5 DW0**

|                 | DECOUPR    | EG5DW0 - I        | Decouple Registe | er 5 DW0 |
|-----------------|------------|-------------------|------------------|----------|
| Register Space: | MMIO: 0/2/ | 0                 |                  |          |
| Source:         | BSpec      |                   |                  |          |
| Size (in bits): | 32         |                   |                  |          |
| Address:        | 00F28h-00F | 2Bh               |                  |          |
| DWord           | Bit        |                   | Description      |          |
| 0               | 31:0       | DecoupReg5DW0     | 0Data            |          |
|                 |            | Access:           |                  | R/W      |
|                 |            | Decouple Register | 5 DW0 Data.      |          |
|                 |            |                   |                  |          |



#### **Decouple Register 5 DW1**

|                             |   | DECOUPREG5D\   | W1 - Decouple Register 5 DW1                                      |  |  |  |  |
|-----------------------------|---|--|---|--|--|--|--|
| Register Space: MMIO: 0/2/0 |   |  |   |  |  |  |  |
| 6                           |   | D.C.   |   |  |  |  |  |
| Source:                     |   | •  | BSpec   |  |  |  |  |
| Size (in b                  | oits):  | 32   |   |  |  |  |  |
| Address:                    | •   | 00F2Ch-00F2Fh  |   |  |  |  |  |
| DWord                       | Bit   |  | Description   |  |  |  |  |
| 0                           | 31  | GO   |   |  |  |  |  |
|                             |   | Access:  | R/W Lock  |  |  |  |  |
|                             |   | Decouple Register Go/Status Bit: Software sets this bit along with attributes (full DW write) to initiate a DCR request. Hardware clears this bit to 0 when the command is complete. This bit serves as a lock for the register pair preventing software from updating the status/values once set. |   |  |  |  |  |
|                             | 30:28   | ОР   |   |  |  |  |  |
|                             |   |  |   |  |  |  |  |
|                             |   | Access:  | R/W Lock  |  |  |  |  |
|                             |   | Decouple Register Opcode: ignored and go/status cleared  | 3'b000 = Read, 3'b001 = Write; All others undefined (Request ed). |  |  |  |  |
|                             | 27:24   | BE_B   |   |  |  |  |  |
|                             |   | Access:  | R/W Lock  |  |  |  |  |
|                             | Decouple Register Active Low Byte Enables. Byte enables affect data merging into MG storage however GT only supports full dword accesses. |  |   |  |  |  |  |
|                             | 23:0  | Addr   |   |  |  |  |  |
|                             |   |  |   |  |  |  |  |
|                             |   | Access:  | R/W Lock  |  |  |  |  |
|                             |   | Decouple Register Address.   |   |  |  |  |  |



### **Decouple Register 6 DW0**

|                 | DECOUPR     | EG6DW0 - D        | Decouple Regis | ter 6 DW0 |  |
|-----------------|-------------|-------------------|----------------|-----------|--|
| Register Space: | MMIO: 0/2/0 | )                 |                |           |  |
| Source:         | BSpec       |                   |                |           |  |
| Size (in bits): | 32          |                   |                |           |  |
| Address:        | 00F30h-00F3 | 33h               |                |           |  |
| DWord           | Bit         |                   | Description    | on        |  |
| 0               | 31:0        | DecoupReg6DW0     | Data           |           |  |
|                 |             | Access:           |                | R/W       |  |
|                 |             | Decouple Register | 6 DW0 Data.    | ·         |  |



### **Decouple Register 6 DW1**

|            |        | DECOUPREG6E  | DW1 - Decouple Register 6 DW1   |  |  |  |
|------------|--------|--|---|--|--|--|
| Register   | Space: | MMIO: 0/2/0  |   |  |  |  |
|            |        |  |   |  |  |  |
| Source:    |        | BSpec  |   |  |  |  |
| Size (in b | oits): | 32   |   |  |  |  |
| Address:   |        | 00F34h-00F37h                                      |   |  |  |  |
| DWord      | Bit    |  | Description   |  |  |  |
| 0          | 31     | GO   |   |  |  |  |
|            |        | Access:  | R/W Lock  |  |  |  |
|            |        | initiate a DCR request. Har                        | tus Bit: Software sets this bit along with attributes (full DW write) to dware clears this bit to 0 when the command is complete. This bit gister pair preventing software from updating the status/values once |  |  |  |
| -          | 30:28  | ОР   |   |  |  |  |
|            |        |  |   |  |  |  |
|            |        | Access:  | R/W Lock  |  |  |  |
|            |        | Decouple Register Opcodignored and go/status clear | e: 3'b000 = Read, 3'b001 = Write; All others undefined (Request ared).  |  |  |  |
|            | 27:24  | BE_B   |   |  |  |  |
|            |        | Access:  | R/W Lock  |  |  |  |
|            |        |  | Low Byte Enables. Byte enables affect data merging into MGSR shadow supports full dword accesses.   |  |  |  |
|            | 23:0   | Addr   |   |  |  |  |
|            |        | Access:  | R/W Lock  |  |  |  |
|            |        | Decouple Register Address                          | S.  |  |  |  |



### **Decouple Register 7 DW0**

|                 | DECOUPR     | EG7DW0 -         | <b>Decouple Regi</b> | ster 7 DW | 0 |
|-----------------|-------------|------------------|----------------------|-----------|---|
| Register Space: | MMIO: 0/2/0 | 0                |                      |           |   |
| Source:         | BSpec       |                  |                      |           |   |
| Size (in bits): | 32          |                  |                      |           |   |
| Address:        | 00F38h-00F3 | 3Bh              |                      |           |   |
| DWord           | Bit         |                  | Descript             | ion       |   |
| 0               | 31:0        | DecoupReg7DW     | /0Data               |           |   |
|                 |             | Access:          |                      | R/W       |   |
|                 |             | Decouple Registe | er 7 DW0 Data.       |           |   |



### **Decouple Register 7 DW1**

|            |        | <b>DECOUPREG7DV</b>  | V1 - Decouple Register 7 DW1  |  |
|------------|--------|--|---|--|
| Register   | Space: | MMIO: 0/2/0  |   |  |
|            |        |  |   |  |
| Source:    |        | BSpec  |   |  |
| Size (in b | oits): | 32   |   |  |
| Address:   |        | 00F3Ch-00F3Fh  |   |  |
| DWord      | Bit    |  | Description   |  |
| 0          | 31     | GO   |   |  |
|            |        | Access:  | R/W Lock  |  |
|            |        | Decouple Register Go/Status Bit: Software sets this bit along with attributes (full DW write) to initiate a DCR request. Hardware clears this bit to 0 when the command is complete. This bit serves as a lock for the register pair preventing software from updating the status/values once set. |   |  |
|            | 30:28  | ОР   |   |  |
|            |        |  |   |  |
|            |        | Access:  | R/W Lock  |  |
|            |        | Decouple Register Opcode: 3 ignored and go/status cleared  | 8'b000 = Read, 3'b001 = Write; All others undefined (Request<br>네). |  |
|            | 27:24  | BE_B   |   |  |
|            |        | Access:  | R/W Lock  |  |
|            |        | Decouple Register Active Low Byte Enables. Byte enables affect data merging into MGSR sh storage however GT only supports full dword accesses.   |   |  |
|            | 23:0   | Addr   |   |  |
|            |        | Access:  | R/W Lock  |  |
|            |        | Decouple Register Address.   |   |  |



### **Decouple Register 8 DW0**

|                 | DECOUPR    | EG8DW0 -        | Decouple Re     | gister 8 DW | 10 |
|-----------------|------------|-----------------|-----------------|-------------|----|
| Register Space: | MMIO: 0/2/ | 0               |                 |             |    |
| Source:         | BSpec      |                 |                 |             |    |
| Size (in bits): | 32         |                 |                 |             |    |
| Address:        | 00F40h-00F | 00F40h-00F43h   |                 |             |    |
| DWord           | Bit        |                 | Descri          | ption       |    |
| 0               | 31:0       | DecoupReg8D\    | W0Data          |             |    |
|                 |            | Access:         |                 | R/W         |    |
|                 |            | Decouple Regist | ter 8 DW0 Data. |             |    |



### **Decouple Register 8 DW1**

|            |        | DECOUPREG8D  | W1 - Decouple Register 8 DW1  |  |  |  |
|------------|--------|--|---|--|--|--|
| Register   | Space: | MMIO: 0/2/0  |   |  |  |  |
|            |        |  |   |  |  |  |
| Source:    |        | BSpec  |   |  |  |  |
| Size (in b | oits): | 32   |   |  |  |  |
| Address:   |        | 00F44h-00F47h  |   |  |  |  |
| DWord      | Bit    |  | Description   |  |  |  |
| 0          | 31     | GO   |   |  |  |  |
|            |        | Access:  | R/W Lock  |  |  |  |
|            |        | Decouple Register Go/Status Bit: Software sets this bit along with attributes (full DW write) to initiate a DCR request. Hardware clears this bit to 0 when the command is complete. This bit serves as a lock for the register pair preventing software from updating the status/values once set. |   |  |  |  |
|            | 30:28  | OP   |   |  |  |  |
|            |        |  |   |  |  |  |
|            |        | Access:  | R/W Lock  |  |  |  |
|            |        | Decouple Register Opcode ignored and go/status clea  | e: 3'b000 = Read, 3'b001 = Write; All others undefined (Request red).                           |  |  |  |
|            | 27:24  | BE_B   |   |  |  |  |
|            |        | Access:  | R/W Lock  |  |  |  |
|            |        |  | ow Byte Enables. Byte enables affect data merging into MGSR shadow upports full dword accesses. |  |  |  |
|            | 23:0   | Addr   |   |  |  |  |
|            |        | Access:  | R/W Lock  |  |  |  |
|            |        | Decouple Register Address  |   |  |  |  |



### **Decouple Register 9 DW0**

|                 | DECOUPR    | EG9DW0 - I        | Decouple Registe | r 9 DW0 |
|-----------------|------------|-------------------|------------------|---------|
| Register Space: | MMIO: 0/2/ | 0                 |                  |         |
| Source:         | BSpec      |                   |                  |         |
| Size (in bits): | 32         |                   |                  |         |
| Address:        | 00F48h-00F | 4Bh               |                  |         |
| DWord           | Bit        |                   | Description      |         |
| 0               | 31:0       | DecoupReg9DW      | 0Data            |         |
|                 |            | Access:           |                  | R/W     |
|                 |            | Decouple Register | r 9 DW0 Data.    |         |



#### **Decouple Register 9 DW1**

|                             |        | DECOUPREG9D\   | W1 - Decouple Register 9 DW1                                      |  |  |  |
|-----------------------------|--------|--|---|--|--|--|
| Register Space: MMIO: 0/2/0 |        |  |   |  |  |  |
| 6                           |        | D.C.   |   |  |  |  |
| Source:                     |        | BSpec  |   |  |  |  |
| Size (in b                  | oits): | 32   |   |  |  |  |
| Address:                    |        | 00F4Ch-00F4Fh  |   |  |  |  |
| <b>DWord</b>                | Bit    |  | Description   |  |  |  |
| 0                           | 31     | GO   |   |  |  |  |
|                             |        | Access:  | R/W Lock  |  |  |  |
|                             |        | Decouple Register Go/Status Bit: Software sets this bit along with attributes (full DW write) to initiate a DCR request. Hardware clears this bit to 0 when the command is complete. This bit serves as a lock for the register pair preventing software from updating the status/values once set. |   |  |  |  |
|                             | 30:28  | ОР   |   |  |  |  |
|                             |        |  |   |  |  |  |
|                             |        | Access:  | R/W Lock  |  |  |  |
|                             |        | Decouple Register Opcode: ignored and go/status cleared  | 3'b000 = Read, 3'b001 = Write; All others undefined (Request ed). |  |  |  |
|                             | 27:24  | BE_B   |   |  |  |  |
|                             |        | Accord   | D AM Lock   |  |  |  |
|                             |        | Access: R/W Lock  Decouple Register Active Low Byte Enables. Byte enables affect data merging into MGSR shadow   |   |  |  |  |
|                             |        | storage however GT only sup  |   |  |  |  |
|                             | 23:0   | Addr   |   |  |  |  |
|                             |        |  |   |  |  |  |
|                             |        | Access:  | R/W Lock  |  |  |  |
|                             |        | Decouple Register Address.   |   |  |  |  |
|                             |        |  |   |  |  |  |



### **Decouple Register 10 DW0**

| DE              | DECOUPREG10DW0 - Decouple Register 10 DW0 |                          |             |     |
|-----------------|---|--------------------------|-------------|-----|
| Register Space: | MMIO: 0/2,                                | <b>'</b> 0               |             |     |
| Source:         | BSpec                                     |                          |             |     |
| Size (in bits): | 32  |                          |             |     |
| Address:        | 00F50h-00F                                | -53h                     |             |     |
| DWord           | Bit                                       |                          | Description |     |
| 0               | 31:0                                      | DecoupReg10DW0Data       |             |     |
|                 |   | Access:                  |             | R/W |
|                 |   | Decouple Register 10 DW0 | Data.       |     |
|                 |   |                          |             |     |



### **Decouple Register 10 DW1**

|            |                  | DECOUPREG10D   | W1 - Decouple Register 10 DW1 |  |  |
|------------|------------------|--|-------------------------------|--|--|
| Register   | Space:           | MMIO: 0/2/0  |                               |  |  |
|            |                  | 20   |                               |  |  |
| Source:    |                  | BSpec  |                               |  |  |
| Size (in b | oits):           | 32   |                               |  |  |
| Address:   |                  | 00F54h-00F57h  |                               |  |  |
| DWord      | Bit              |  | Description                   |  |  |
| 0          | 31               | GO   |                               |  |  |
|            |                  | Access:  | R/W Lock                      |  |  |
|            |                  | Decouple Register Go/Status Bit: Software sets this bit along with attributes (full DW write) to initiate a DCR request. Hardware clears this bit to 0 when the command is complete. This bit serves as a lock for the register pair preventing software from updating the status/values once set. |                               |  |  |
|            | 30:28            | OP   |                               |  |  |
|            |                  |  |                               |  |  |
|            |                  | Access:  | R/W Lock                      |  |  |
|            |                  | Decouple Register Opcode: 3'b000 = Read, 3'b001 = Write; All others undefined (Request ignored and go/status cleared).   |                               |  |  |
|            | 27:24            | BE_B   |                               |  |  |
|            |                  |  |                               |  |  |
|            |                  | Access:  | R/W Lock                      |  |  |
|            |                  | Decouple Register Active Low Byte Enables. Byte enables affect data merging into MGSR shado storage however GT only supports full dword accesses.  |                               |  |  |
|            | 23:0 <b>Addr</b> |  |                               |  |  |
|            |                  | Access:  | R/W Lock                      |  |  |
|            |                  | Decouple Register Address  | 5.                            |  |  |
|            |                  |  |                               |  |  |



### **Decouple Register 11 DW0**

| DECOUPREG11DW0 - Decouple Register 11 DW0 |           |                      |             |     |  |
|---|-----------|----------------------|-------------|-----|--|
| Register Space:                           | MMIO: 0/2 | 2/0                  |             |     |  |
| Source:                                   | BSpec     |                      |             |     |  |
| Size (in bits):                           | 32        |                      |             |     |  |
| Address:                                  | 00F58h-00 | F5Bh                 |             |     |  |
| DWord                                     | Bit       |                      | Description |     |  |
| 0   | 31:0      | DecoupReg11DW00      | Data        |     |  |
|   |           | Access:              |             | R/W |  |
|   |           | Decouple Register 11 | DW0 Data.   |     |  |



### **Decouple Register 11 DW1**

|            |  | DECOUPREG11DV  | V1 - Decouple Register 11 DW1 |  |  |
|------------|--|--|-------------------------------|--|--|
| Register   | Space:   | MMIO: 0/2/0  |                               |  |  |
|            |  |  |                               |  |  |
| Source:    |  | BSpec  |                               |  |  |
| Size (in b | oits):   | 32   |                               |  |  |
| Address:   |  | 00F5Ch-00F5Fh  |                               |  |  |
| DWord      | Bit  |  | Description                   |  |  |
| 0          | 31   | GO   |                               |  |  |
|            |  | Access:  | R/W Lock                      |  |  |
|            | Decouple Register Go/Status Bit: Software sets this bit along with attributes initiate a DCR request. Hardware clears this bit to 0 when the command is conserves as a lock for the register pair preventing software from updating the set. |  |                               |  |  |
| -          | 30:28  | ОР   |                               |  |  |
|            |  |  |                               |  |  |
|            |  | Access:  | R/W Lock                      |  |  |
|            |  | Decouple Register Opcode: 3'b000 = Read, 3'b001 = Write; All others undefined (Request ignored and go/status cleared).                             |                               |  |  |
|            | 27:24  | BE_B   |                               |  |  |
|            |  | Access:  | R/W Lock                      |  |  |
|            |  | Decouple Register Active Low Byte Enables. Byte enables affect data merging into MGSR shadow storage however GT only supports full dword accesses. |                               |  |  |
|            | 23:0   | Addr   |                               |  |  |
|            |  | Access:  | R/W Lock                      |  |  |
|            |  | Decouple Register Address.   |                               |  |  |



### **Decouple Register 12 DW0**

| DE              | COUPRE    | G12DW0 - Decoup              | le Registe  | er 12 DW0 |
|-----------------|-----------|------------------------------|-------------|-----------|
| Register Space: | MMIO: 0/2 | <b>'</b> 0                   |             |           |
| Source:         | BSpec     |                              |             |           |
| Size (in bits): | 32        |                              |             |           |
| Address:        | 00F60h-00 | -63h                         |             |           |
| DWord           | Bit       |                              | Description |           |
| 0               | 31:0      | DecoupReg12DW0Data           |             |           |
|                 |           | Access:                      |             | R/W       |
|                 |           | Decouple Register 12 DW0 Dat | a.          |           |



### **Decouple Register 12 DW1**

|   |        | DECOUPREG12D   | W1 - Decouple Register 12 DW1  |  |  |
|---|--------|--|--|--|--|
| Register  | Space: | MMIO: 0/2/0  |  |  |  |
| Source:   |        | BSpec  |  |  |  |
| Size (in k  | oits): | 32   |  |  |  |
| Address:  |        | 00F64h-00F67h  |  |  |  |
| DWord   | Bit    |  | Description  |  |  |
| 0   | 31     | GO   | •  |  |  |
|   |        | Access:  | R/W Lock   |  |  |
| Decouple Register Go/Status Bit: Software sets this bit along with attrinitiate a DCR request. Hardware clears this bit to 0 when the commar serves as a lock for the register pair preventing software from updatin set. |        |  | dware clears this bit to 0 when the command is complete. This bit      |  |  |
|   | 30:28  | OP   |  |  |  |
|   |        |  |  |  |  |
|   |        | Access:  | R/W Lock   |  |  |
|   |        | Decouple Register Opcode ignored and go/status clear   | e: 3'b000 = Read, 3'b001 = Write; All others undefined (Request ired). |  |  |
|   | 27:24  | BE_B   |  |  |  |
|   |        | Access:  | R/W Lock   |  |  |
|   |        | Decouple Register Active Low Byte Enables. Byte enables affect data merging into MGSR shadow storage however GT only supports full dword accesses. |  |  |  |
|   | 23:0   | Addr   |  |  |  |
|   |        | Access:  | R/W Lock   |  |  |
|   |        | Decouple Register Address  | 5.   |  |  |
|   |        |  |  |  |  |



### **Decouple Register 13 DW0**

| DI              | ECOUPR   | EG13DW0 - Decoup              | e Register 13 DW0 |  |
|-----------------|----------|-------------------------------|-------------------|--|
| Register Space: | MMIO: 0/ | 2/0                           |                   |  |
| Source:         | BSpec    |                               |                   |  |
| Size (in bits): | 32       |                               |                   |  |
| Address:        | 00F68h-0 | 0F6Bh                         |                   |  |
| DWord           | Bit      |                               | Description       |  |
| 0               | 31:0     | DecoupReg13DW0Data            |                   |  |
|                 |          | Access:                       | R/W               |  |
|                 |          | Decouple Register 13 DW0 Data |                   |  |



### **Decouple Register 13 DW1**

| Register  | Space: | MMIO: 0/2/0  |             |  |  |
|---|--------|--|-------------|--|--|
| Source:   |        | BSpec  |             |  |  |
| Size (in l  | oits): | 32   |             |  |  |
| Address   | •      | 00F6Ch-00F6Fh  |             |  |  |
| DWord   | Bit    |  | Description |  |  |
| 0   | 31     | GO   |             |  |  |
|   |        | Access:  | R/W Lock    |  |  |
| initiate a DCR request. Hardware clears this bit to 0 when the command is comple serves as a lock for the register pair preventing software from updating the status set. |        |  |             |  |  |
|   | 30:28  | ОР   |             |  |  |
|   |        |  |             |  |  |
|   |        | Access:  | R/W Lock    |  |  |
|   |        | Decouple Register Opcode: 3'b000 = Read, 3'b001 = Write; All others undefined (Request ignored and go/status cleared).                             |             |  |  |
|   | 27:24  | BE_B   |             |  |  |
|   |        | Access:  | R/W Lock    |  |  |
|   |        | Decouple Register Active Low Byte Enables. Byte enables affect data merging into MGSR shadow storage however GT only supports full dword accesses. |             |  |  |
|   | 23:0   | Addr   |             |  |  |
|   |        | Access:  | R/W Lock    |  |  |
|   |        | -  | SS.         |  |  |



### **Decouple Register 14 DW0**

| DI              | ECOUPRI   | EG14DW0 - Deco          | uple Registe | er 14 DW0 |
|-----------------|-----------|-------------------------|--------------|-----------|
| Register Space: | MMIO: 0/2 | 2/0                     |              |           |
| Source:         | BSpec     |                         |              |           |
| Size (in bits): | 32        |                         |              |           |
| Address:        | 00F70h-00 | F73h                    |              |           |
| DWord           | Bit       |                         | Description  |           |
| 0               | 31:0      | DecoupReg14DW0Data      |              |           |
|                 |           | Access:                 |              | R/W       |
|                 |           | Decouple Register 14 DW | ) Data.      |           |



### **Decouple Register 14 DW1**

|              |  | DECOUPREG140   | DW1 - Decouple Register 14 DW1 |  |  |
|--------------|--|--|--------------------------------|--|--|
| Register     | Space:   | MMIO: 0/2/0  |                                |  |  |
|              |  |  |                                |  |  |
| Source:      | urce: BSpec  |  |                                |  |  |
| Size (in b   | oits):   | 32   |                                |  |  |
| Address:     |  | 00F74h-00F77h  |                                |  |  |
| <b>DWord</b> | Bit  |  | Description                    |  |  |
| 0            | 31   | GO   |                                |  |  |
|              |  | Access:  | R/W Lock                       |  |  |
|              | Decouple Register Go/Status Bit: Software sets this bit along with attributes (full DV initiate a DCR request. Hardware clears this bit to 0 when the command is complete serves as a lock for the register pair preventing software from updating the status/v set. |  |                                |  |  |
|              | 30:28  | OP   |                                |  |  |
|              |  |  |                                |  |  |
|              |  | Access:  | R/W Lock                       |  |  |
|              |  | Decouple Register Opcode: 3'b000 = Read, 3'b001 = Write; All others undefined (Request ignored and go/status cleared).                             |                                |  |  |
|              | 27:24  | BE_B   |                                |  |  |
|              |  | Access:  | R/W Lock                       |  |  |
|              |  | Decouple Register Active Low Byte Enables. Byte enables affect data merging into MGSR shadow storage however GT only supports full dword accesses. |                                |  |  |
|              | 23:0   | Addr   |                                |  |  |
|              |  | Access:  | R/W Lock                       |  |  |
|              |  | Decouple Register Addres   | S.                             |  |  |



### **Decouple Register 15 DW0**

| DI              | COUPRI    | G15DW0 - Dec            | ouple Registe | er 15 DW0 |
|-----------------|-----------|-------------------------|---------------|-----------|
| Register Space: | MMIO: 0/2 | /0                      |               |           |
| Source:         | BSpec     |                         |               |           |
| Size (in bits): | 32        |                         |               |           |
| Address:        | 00F78h-00 | F7Bh                    |               |           |
| DWord           | Bit       |                         | Description   |           |
| 0               | 31:0      | DecoupReg15DW0Data      |               |           |
|                 |           | Access:                 |               | R/W       |
|                 |           | Decouple Register 15 DW | /0 Data.      |           |
|                 |           |                         |               |           |



### **Decouple Register 15 DW1**

|              |        | DECOUPREG15D  | W1 - Decouple Register 15 DW1         |  |  |  |
|--------------|--------|---|---------------------------------------|--|--|--|
| Register     | Space: | MMIO: 0/2/0   |                                       |  |  |  |
|              |        | 20  |                                       |  |  |  |
| Source:      |        | BSpec   |                                       |  |  |  |
| Size (in b   | oits): | 32  |                                       |  |  |  |
| Address:     |        | 00F7Ch-00F7Fh   |                                       |  |  |  |
| <b>DWord</b> | Bit    |   | Description                           |  |  |  |
| 0            | 31     | GO  |                                       |  |  |  |
|              |        | Access:   | R/W Lock                              |  |  |  |
|              |        | Decouple Register Go/Status Bit: Software sets this bit along with attributes (full DW wr initiate a DCR request. Hardware clears this bit to 0 when the command is complete. Th serves as a lock for the register pair preventing software from updating the status/value set. |                                       |  |  |  |
|              | 30:28  | OP  |                                       |  |  |  |
|              |        |   |                                       |  |  |  |
|              |        | Access:   | R/W Lock                              |  |  |  |
|              |        | Decouple Register Opcode: 3'b000 = Read, 3'b001 = Write; All others undefined (Request ignored and go/status cleared).  |                                       |  |  |  |
|              | 27:24  | BE_B  |                                       |  |  |  |
|              |        |   |                                       |  |  |  |
|              |        | Access:   | R/W Lock                              |  |  |  |
|              |        | Decouple Register Active Low Byte Enables. Byte enables affect data merging into MGSR shadow storage however GT only supports full dword accesses.  |                                       |  |  |  |
|              | 23:0   | Addr  |                                       |  |  |  |
|              |        | Access:   | R/W Lock                              |  |  |  |
|              |        | Decouple Register Address   | · · · · · · · · · · · · · · · · · · · |  |  |  |
|              |        |   |                                       |  |  |  |



#### **DE HPD Interrupt Definition**

| <b>DE HPD Interrupt Definition</b> | <b>DE HPD</b> | Interrupt | <b>Definition</b> |
|------------------------------------|---------------|-----------|-------------------|
|------------------------------------|---------------|-----------|-------------------|

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 44470h-4447Fh

Name: Display Engine HPD Interrupts

ShortName: DE\_HPD\_INTERRUPT

Power: PG0 Reset: soft

This table indicates which events are mapped to each bit of the Display Engine HPD Interrupt registers.

0x44470 = ISR0x44474 = IMR

0x44478 = IIR

0x4447C = IER

| 0x4447C | = IE | ER .   |
|---------|------|--|
| DWord   | Bit  | Description  |
| 0       | 31   | Unused 31  |
|         | 30   | Unused 30  |
|         | 29   | Unused 29  |
|         | 28   | Unused 28  |
|         | 27   | Unused 27  |
|         | 26   | Unused 26  |
|         | 25   | Unused 25  |
|         | 24   | Unused 24  |
|         | 23   | <b>TC8 Hotplug</b> The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled. |
|         | 22   | <b>TC7 Hotplug</b> The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled. |

#### 21 TC6 Hotplug

The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled.

#### 20 TC5 Hotplug

The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled.

19 TC4 Hotplug



#### **DE HPD Interrupt Definition** The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled. 18 TC3 Hotplug The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled. 17 **TC2 Hotplug** The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled. 16 TC1 Hotplug The ISR gives the live state of the HPD for typeC DP alternate mode. The IIR is set if a short or long pulse is detected when HPD input is enabled. 15 **Unused 15** 14 Unused **14** 13 **Unused 13** 12 Unused 12 11 **Unused 11** 10 Unused 10 Unused 9 **Unused 8 TBT8 Hotplug** The ISR gives the live state of the HPD for thunderbolt. The IIR is set if a short or long pulse is detected when HPD input is enabled. **TBT7 Hotplug** The ISR gives the live state of the HPD for thunderbolt. The IIR is set if a short or long pulse is detected when HPD input is enabled. TBT6 Hotplug The ISR gives the live state of the HPD for thunderbolt. The IIR is set if a short or long pulse is detected when HPD input is enabled. **TBT5 Hotplug** The ISR gives the live state of the HPD for thunderbolt. The IIR is set if a short or long pulse is detected when HPD input is enabled. **TBT4 Hotplug** The ISR gives the live state of the HPD for thunderbolt. The IIR is set if a short or long pulse is detected when HPD input is enabled. TBT3 Hotplug The ISR gives the live state of the HPD for thunderbolt. The IIR is set if a short or long pulse is detected when HPD input is enabled. TBT2 Hotplug The ISR gives the live state of the HPD for thunderbolt. The IIR is set if a short or long pulse is detected when HPD input is enabled.



#### **DE HPD Interrupt Definition**

0 **TBT1 Hotplug** 

The ISR gives the live state of the HPD for thunderbolt. The IIR is set if a short or long pulse is detected when HPD input is enabled.



# **DE Misc Interrupt Definition**

| DE Misc Interrupt Definition   |        |  |                               |  |  |
|--|--------|--|-------------------------------|--|--|
| Register S   | Space: | MMIO: 0/2/0  |                               |  |  |
|  |        |  |                               |  |  |
| Source:  |        | BSpec  |                               |  |  |
| Size (in b   | its):  | 32   |                               |  |  |
| Address:   |        | 44460h-4446Fh  |                               |  |  |
| Name:  |        | Display Engine Miscellaneous Interrupts  |                               |  |  |
| ShortNan   | ne:    | DE_MISC_INTERRUPT  |                               |  |  |
| Power:   |        | PG0  |                               |  |  |
| Reset:   |        | soft   |                               |  |  |
| This table indicates which events are mapped to each bit of the Display Engine Miscellaneo 0x44460 = ISR 0x44464 = IMR 0x44468 = IIR 0x4446C = IER |        | gine Miscellaneous Interrupt registers.  |                               |  |  |
| DWord  | Bit    | Description  |                               |  |  |
| 0  | 31     | Poison The ISR is an active high pulse on receiving the poison response to a memory transaction. |                               |  |  |
| -  | 30     | ECC_Double_Error   | ,                             |  |  |
|  |        |  |                               |  |  |
|  |        | The ISR is an active high level while any of the ECC Doub  | le Error status bits are set. |  |  |
| -  | 29:27  | Reserved   |                               |  |  |
|  |        |  |                               |  |  |
|  |        | Format: MBZ  |                               |  |  |
| -  | 26     | Reserved   |                               |  |  |
|  |        |  |                               |  |  |
|  |        | Format:  | MBZ                           |  |  |
| 25 Reserved  |        |  |                               |  |  |
|  | 24     | Reserved   |                               |  |  |
| 23 <b>WD0_Interrupts_Combined</b> The ISR is an active high level while any of the WD0_IIR bits are set.   |        |  | its are set.                  |  |  |
|  | 22:20  |  |                               |  |  |
| Format: MBZ  |        |  |                               |  |  |
|  |        | Format:  | MBZ                           |  |  |



|       | <b>DE Misc Interrupt Definition</b>                                    |            |              |  |
|-------|--|------------|--------------|--|
| 19    |  |            |              |  |
|       | The ISR is an active high level while any of the SRD_IIR bits are set. |            |              |  |
| 18    | WD1_Interrupts_Combined  |            |              |  |
|       |  |            |              |  |
|       | The ISR is an active high level while any of the V                     | VD1_IIR b  | its are set. |  |
| 17:16 | Reserved   |            |              |  |
|       | Format:  |            | MBZ          |  |
| 15    | GTC_Interrupts_Combined  |            |              |  |
|       |  |            |              |  |
|       | The ISR is an active high level while any of the G                     | STC_IIR bi | ts are set.  |  |
| 14:9  | Reserved   |            |              |  |
|       | Format:  |            | MBZ          |  |
| 8     | Reserved   |            |              |  |
|       | Format:  |            | MBZ          |  |
| 7     | Reserved   |            |              |  |
|       |  |            |              |  |
| 6     | Reserved   |            |              |  |
|       |  |            |              |  |
| 5     | Reserved   |            |              |  |
|       |  |            |              |  |
| 4     | Reserved   |            |              |  |
|       |  |            |              |  |
| 3:1   | Reserved   |            |              |  |
|       |  |            |              |  |
|       | Format:  |            | MBZ          |  |
| 0     | Reserved   |            |              |  |
|       | Format:  |            | MBZ          |  |



### **DE Port Interrupt Definition**

| Register Space: MMIO: 0/2/0  Source: BSpec Size (in bits): 32  Address: 44440h-4444Fh Name: Display Engine Port Interrupts ShortName: DE_PORT_INTERRUPT  Power: PGO Reset: soft This table indicates which events are mapped to each bit of the Display Engine Port Interrupt registers. 0x44444 = ISR 0x44444 = IIR 0x44444 = IIR 0x44444 = IR  DWord Bit Description  0 31 DSI1 The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_1.  30 DSI0 The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  29 AUX Channel E The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.  27 AUX Channel D |                               |                         | DE Port Interrupt Definition   |  |  |
|--|-------------------------------|-------------------------|--|--|--|
| Size (in bits): 32  Address: 44440h-4444Fh Name: Display Engine Port Interrupts ShortName: DE_PORT_INTERRUPT  Power: PG0 Reset: soft  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  AUX done.   | Register                      | Space:                  | : MMIO: 0/2/0  |  |  |
| Size (in bits): 32  Address: 44440h-4444Fh Name: Display Engine Port Interrupts ShortName: DE_PORT_INTERRUPT  Power: PG0 Reset: soft  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  AUX done.   | C                             |                         | DCnoo  |  |  |
| Address: 44440h-4444Fh Name: Display Engine Port Interrupts ShortName: DE_PORT_INTERRUPT  Power: PG0 Reset: soft This table indicates which events are mapped to each bit of the Display Engine Port Interrupt registers. 0x44440 = ISR 0x44444 = IMR 0x44444 = IMR 0x44444 = IBR 0x4444C = IER  Dword Bit Description  0 31 DS11 The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_1.  30 DS10 The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  29 AUX Channel E The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.   |                               | ·                       |  |  |  |
| Name: Display Engine Port Interrupts ShortName: DE_PORT_INTERRUPT  Power: PG0 Reset: soft  This table indicates which events are mapped to each bit of the Display Engine Port Interrupt registers.  0x44440 = ISR 0x44444 = IMR 0x44444 = IIR 0x44444 = IER  Dword Bit Description  0 31 DSI1  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_1.  30 DSI0  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  29 AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.  |                               | iits).                  |  |  |  |
| ShortName: DE_PORT_INTERRUPT  Power: PG0 Reset: soft  This table indicates which events are mapped to each bit of the Display Engine Port Interrupt registers. 0x44440 = ISR 0x44444 = IMR 0x44444 = IER  DWord Bit Description  0 31 DSI1  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_1.  30 DSI0  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  29 AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.  |                               |                         |  |  |  |
| Power: PG0 Reset: soft  This table indicates which events are mapped to each bit of the Display Engine Port Interrupt registers. 0x44440 = ISR 0x44444 = IMR 0x44444 = IIIR 0x44444 = IER  Dword Bit Description  0 31 DSI1  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_1.  30 DSI0  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  29 AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.   |                               |                         |  |  |  |
| Reset: soft  This table indicates which events are mapped to each bit of the Display Engine Port Interrupt registers.  0x44440 = ISR 0x44444 = IMR 0x44448 = IIR 0x4444C = IER  Dword Bit Description  31 DSI1  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_1.  30 DSI0  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  29 AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.  | ShortNar                      | ne:                     | DE_PORT_INTERRUPT  |  |  |
| Reset: soft  This table indicates which events are mapped to each bit of the Display Engine Port Interrupt registers.  0x44440 = ISR 0x44444 = IMR 0x44448 = IIR 0x4444C = IER  Dword Bit Description  31 DSI1  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_1.  30 DSI0  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  29 AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.  | Power:                        |                         | PG0  |  |  |
| This table indicates which events are mapped to each bit of the Display Engine Port Interrupt registers.  0x44440 = ISR 0x44444 = IMR 0x44444 = IIR 0x4444C = IER  Dword Bit Description  0 31 DSI1  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_1.  30 DSI0  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  29 AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.   |                               |                         |  |  |  |
| The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_1.  DSIO  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  29 AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.   | 0x44440<br>0x44444<br>0x44448 | = ISR<br>= IMR<br>= IIR |  |  |  |
| The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_1.  30 DSIO  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  29 AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.  | DWord                         | Bit                     | Description  |  |  |
| DSIO  The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  29 AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.   | 0                             | 31                      | DSI1   |  |  |
| The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0.  29 AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.   |                               |                         | The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_1. |  |  |
| 29 AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.   |                               | 30                      | DSI0   |  |  |
| 29 AUX Channel E  The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.   |                               |                         |  |  |  |
| The ISR is an active high pulse on the AUX DDI E done event. This event will not occur for SRD AUX done.  28 AUX Channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.   |                               |                         | The ISR is an active high level indicating an interrupt is set in DSI_INTER_IDENT_REG_0. |  |  |
| AUX channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.  | =                             | 29                      | AUX Channel E  |  |  |
| AUX channel F  The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.  |                               |                         |  |  |  |
| The ISR is an active high pulse on the AUX DDI F done event. This event will not occur for SRD AUX done.   |                               |                         |  |  |  |
| AUX done.  | 28 AUX Channel F              |                         | AUX Channel F  |  |  |
| 27 AUX Channel D   |                               |                         |  |  |  |
|  | -                             | 27 AUX Channel D        |  |  |  |
|  |                               |                         |  |  |  |



|       | DE Port Interrupt Definition   |  |  |
|-------|--|--|--|
|       | The ISR is an active high pulse on the AUX DDI D done event. This event will not occur for SRD AUX done. |  |  |
| 26    | AUX Channel C  |  |  |
|       |  |  |  |
|       | The ISR is an active high pulse on the AUX DDI C done event. This event will not occur for SRD AUX done. |  |  |
| 25    | AUX Channel B  |  |  |
|       | The ISR is an active high pulse on the AUX DDI B done event. This event will not occur for SRD AUX done. |  |  |
| 24    | DSI1 TE  |  |  |
|       |  |  |  |
|       | The ISR is an active high level indicating a TE interrupt is set in DSI_INTER_IDENT_REG_1.               |  |  |
| 23    | DSI0 TE  |  |  |
|       |  |  |  |
|       | The ISR is an active high level indicating a TE interrupt is set in DSI_INTER_IDENT_REG_0.               |  |  |
| 22:12 | Reserved   |  |  |
|       |  |  |  |
| 11:10 | Reserved   |  |  |
| 0.0   | <u> </u>   |  |  |
| 9:8   | Reserved   |  |  |
| 7:6   | Reserved   |  |  |
|       |  |  |  |
| 5:3   | Reserved   |  |  |
|       |  |  |  |
| 2     | Reserved   |  |  |
|       |  |  |  |
| 1     | GMbus  |  |  |
|       | The ICD is an active high pulse when any of the unreaded avertain CNDUCA leterment Navel                 |  |  |
|       | The ISR is an active high pulse when any of the unmasked events in GMBUS4 Interrupt Mask register occur. |  |  |
|       | This field is only used on projects that have GMBUS integrated into the north display. Projects          |  |  |
|       | that have GMBUS in the south display have the GMBUS interrupt in the south display interrupts.           |  |  |



| DE Port Interrupt Definition |  |  |  |
|------------------------------|--|--|--|
| 0                            | AUX_Channel_A  |  |  |
|                              | The ISR is an active high pulse on the AUX DDI A done event. This event will not occur for SRD AUX done. |  |  |



### **Device 0 Capabilities A**

|                       |        | CAPIDO_A_0_0_0_PCI - Device 0 C                         | apabilities A |
|-----------------------|--------|---|---------------|
| Register              | Space  | : PCI: 0/0/0  | -             |
| Source:<br>Size (in b | nits): | BSpec<br>32   |               |
| Address:              |        | 000E4h  |               |
| DWord                 | Bit    | Description   |               |
| 0                     | 31     | Display HD Audio Disable                                |               |
| -                     |        | Default Value:  | 0b            |
|                       |        |   |               |
|                       |        | Access:   | R/W           |
|                       |        | Unused - Bit field not relevant for the current project |               |
|                       | 30     | PEG12 Disable   |               |
|                       |        | Default Value:  | 0b            |
|                       |        |   |               |
|                       |        | Access:   | R/W           |
|                       |        | Unused - Bit field not relevant for the current project |               |
|                       | 29     | PEG11 Disable   |               |
|                       |        | Default Value:  | 0b            |
|                       |        |   |               |
|                       |        | Access:   | R/W           |
|                       |        | Unused - Bit field not relevant for the current project |               |
|                       | 28     | PEG10 Disable   |               |
|                       |        | Default Value:  | 0b            |
|                       |        |   |               |
|                       |        | Access:   | R/W           |
|                       |        | Unused - Bit field not relevant for the current project |               |
|                       | 27     | PCI Express Link Width Upconfig Disable                 |               |
|                       |        | Default Value:  | 0b            |
|                       |        |   |               |
|                       |        | Access:   | R/W           |
|                       |        | Unused - Bit field not relevant for the current project |               |



| 26 | DMI Width   |         |  |
|----|---|---------|--|
| _0 | Default Value:  | 0b      |  |
|    |   |         |  |
|    | Access:   | R/W     |  |
|    | Unused - Bit field not relevant for the curren          | project |  |
| 25 | ECC Disable   |         |  |
|    | Default Value:  | 0b      |  |
|    |   |         |  |
|    | Access:   | R/W     |  |
|    | Unused - Bit field not relevant for the current         | project |  |
| 24 | Force DRAM ECC Enabled                                  |         |  |
|    | Default Value:  | 0b      |  |
|    |   |         |  |
|    | Access:   | R/W     |  |
|    | Unused - Bit field not relevant for the current project |         |  |
| 23 | VTd Disable   |         |  |
|    | Default Value:  | 0b      |  |
|    |   |         |  |
|    | Access:   | R/W     |  |
|    | 0: Enable VTd 1: Disable VTd                            |         |  |
| 22 | DMI Gen 2 Disable                                       | 1       |  |
|    | Default Value:  | 0b      |  |
|    |   |         |  |
|    | Access:   | R/W     |  |
|    | Unused - Bit field not relevant for the current project |         |  |
| 21 | PEG Gen 2 Disable                                       |         |  |
|    | Default Value:  | 0b      |  |
|    | Access:   | R/W     |  |
|    | Unused - Bit field not relevant for the current project |         |  |



|    | Default Value:  | 00b     |  |
|----|---|---------|--|
|    |   |         |  |
|    | Access:   | R/W     |  |
|    | Unused - Bit field not relevant for the current p   | project |  |
| 18 | Bclk overclocking disable   | 1       |  |
|    | Default Value:  | 0b      |  |
|    | Access:   | R/W     |  |
|    | Unused - Bit field not relevant for the current p   | project |  |
| 17 | Disable 1N Mode   |         |  |
|    | Default Value:  | 0b      |  |
|    | Access:   | R/W     |  |
|    | Unused - Bit field not relevant for the current p   | project |  |
| 16 | Full ULT Fuse Read Disable  |         |  |
|    | Default Value:  | 0b      |  |
|    | Access:   | R/W     |  |
|    | Unused - Bit field not relevant for the current project   |         |  |
| 15 | Camarillo Device Disable  |         |  |
|    | Default Value:  | 0b      |  |
|    | Access:   | R/W     |  |
|    | 0: DPTF (Camarillo) associated memory spaces are accessible. 1: DPTF (Camarillo) associated memory and IO spaces are disabled. DEVEN_0_0_0_PCI field DPTF can not be set. |         |  |
| 14 | 2 DIMMS per Channel Disable   |         |  |
|    | Default Value:  | 0b      |  |
|    | Access:   | R/W     |  |
|    | Unused - Bit field not relevant for the current p   | roject  |  |



|    | CAPID0_A_0_0_PCI - Device 0 Capabilities A  |       |   |  |  |  |
|----|---|-------|---|--|--|--|
|    | Default Value:  | 0b    |   |  |  |  |
|    |   |       |   |  |  |  |
|    | Access:   | R/W   |   |  |  |  |
|    | Unused - Bit field not relevant for the current project   |       |   |  |  |  |
| 1  | Performance Dual Channel Disable  |       | 1 |  |  |  |
|    | Default Value:  | 0b    |   |  |  |  |
|    | Access:   | R/W   |   |  |  |  |
|    | Unused - Bit field not relevant for the current project   |       |   |  |  |  |
| 1  | Internal Graphics Disable   |       |   |  |  |  |
|    | Default Value:  | 0b    |   |  |  |  |
|    |   |       |   |  |  |  |
|    | Access:  0b: There is a graphics engine within this CPU. Internal Graph   | R/W   |   |  |  |  |
|    | all of its memory and I/O spaces are accessible. Configuration cycles to Device 2 will be completed within the CPU. All non-SMM memory and IO accesses to VGA will be handled base on Memory and IO enables of Device 2 and IO registers within Device 2 and VGA Enable of the PCI to PCI bridge control (If PCI Express GFX attach is supported). A selected amount of Graph Memory space is pre-allocated from the main memory based on Graphics Mode Select (GMS is the GGC Register). Graphics Memory is pre-allocated above TSEG Memory. 1b: There is no graphics engine within this CPU. Internal Graphics Device (Device 2) and all of its memory and I/O functions are disabled. Configuration cycle targeted to Device 2 will be passed on. All non-SMM memory and IO accesses to VGA will be handled based on VGA Enable of the PCI to PCI bridge control. Device 2 is disabled and hidden. |       |   |  |  |  |
| 1  | Reserved  |       |   |  |  |  |
| 9: | B Capability Device ID  |       |   |  |  |  |
|    | Default Value:  | 00b   |   |  |  |  |
|    |   |       |   |  |  |  |
|    | Access:   | R/W   |   |  |  |  |
| 7: | Compatibility Rev ID  |       |   |  |  |  |
|    | Default Value:  | 0000b |   |  |  |  |
|    | Access:   | R/W   |   |  |  |  |
|    | Unused - Bit field not relevant for the current project   |       |   |  |  |  |



|   | CAPIDO_A_0_0_PCI - Device 0 Capabilities A              |     |  |  |
|---|---|-----|--|--|
| 3 | DDR Overclocking  |     |  |  |
|   | Default Value:  | 0b  |  |  |
|   |   |     |  |  |
|   | Access:   | R/W |  |  |
|   | Unused - Bit field not relevant for the current project |     |  |  |
| 2 | IA Overclocking Enabled by DSKU                         |     |  |  |
|   | Default Value:  | 0b  |  |  |
|   |   |     |  |  |
|   | Access:   | R/W |  |  |
|   | Unused - Bit field not relevant for the current project |     |  |  |
| 1 | DDR Write VRef Enable                                   |     |  |  |
|   | Default Value:  | 0b  |  |  |
|   |   |     |  |  |
|   | Access:   | R/W |  |  |
|   | Unused - Bit field not relevant for the current project |     |  |  |
| 0 | DDR3L Enable  |     |  |  |
|   | Default Value:  | 0b  |  |  |
|   |   |     |  |  |
|   | Access:   | R/W |  |  |
|   | Unused - Bit field not relevant for the current project |     |  |  |
|   |   |     |  |  |



## **Device 0 Capabilities B**

|                 | CA    | NPIDO_B_0_0_0_PCI - Device 0 Capal                              | oilities B |  |
|-----------------|-------|---|------------|--|
| Register Space  | ce:   | PCI: 0/0/0  |            |  |
| Source:         |       | BSpec   |            |  |
| Size (in bits): |       | 32  |            |  |
| Address:        |       | 000E8h  |            |  |
| DWord           | Bit   | Description   |            |  |
| 0               | 31    | Reserved_31   |            |  |
|                 |       | Default Value:  | 0b         |  |
|                 |       |   | D.O.A.     |  |
|                 |       | Access: Unused - Bit field not relevant for the current project | R/W        |  |
|                 |       | Onused - Bit field not relevant for the current project         |            |  |
|                 | 30    | IA Overclocking DSKU Control Disable                            |            |  |
|                 |       | Default Value:  | 0b         |  |
|                 |       |   |            |  |
|                 |       | Access:   | R/W        |  |
|                 |       | Unused - Bit field not relevant for the current project         |            |  |
|                 | 29    | IA Overclocking Enable  |            |  |
|                 |       | Default Value:  | 0b         |  |
|                 |       |   |            |  |
|                 |       | Access:   | R/W        |  |
|                 |       | Unused - Bit field not relevant for the current project         |            |  |
|                 | 28    | SMT Capability  |            |  |
|                 |       | Default Value:  | 0b         |  |
|                 |       |   |            |  |
|                 |       | Access:   | R/W        |  |
|                 |       | Unused - Bit field not relevant for the current project         |            |  |
|                 | 27:25 | Cache Size Capability   |            |  |
|                 |       | Default Value:  | 000b       |  |
|                 |       |   |            |  |
|                 |       | Access:   | R/W        |  |
|                 |       | Unused - Bit field not relevant for the current project         | •          |  |



| 24    | SVMDIS  |                          |                    |     |  |
|-------|---|--------------------------|--------------------|-----|--|
|       |   |                          |                    |     |  |
|       | Access:   |                          | R/W                |     |  |
|       | Value   |                          | Name               |     |  |
|       | 0b  | SVM mode enabled         | [Default]          |     |  |
|       | 1b  | SVM mode disabled        |                    |     |  |
| 23:21 | DDR3 Maximu   | ım Frequency Capabili    | ty with 100 Memory |     |  |
|       |   |                          |                    |     |  |
|       | Access:   |                          | R/W                |     |  |
|       | Unused - Bit fi   | eld not relevant for the | current project    |     |  |
| 20    | Gen3 Disable  | Fuse for PCIe PEG Cont   | trollers           |     |  |
|       | Default Value:  |                          |                    | 0b  |  |
|       |   |                          |                    |     |  |
|       | Access:   |                          |                    | R/W |  |
|       | Unused - Bit field not relevant for the current project |                          |                    |     |  |
| 19    | Package Type  |                          |                    | _   |  |
|       | Default Value:  |                          |                    | 0b  |  |
|       |   |                          |                    |     |  |
|       | Access:   |                          |                    | R/W |  |
|       | Unused - Bit field not relevant for the current project |                          |                    |     |  |
| 18    | Additive Grap   | hics Enabled             |                    |     |  |
|       | Default Value:  |                          |                    | 0b  |  |
|       |   |                          |                    |     |  |
|       | Access:   |                          |                    | R/W |  |
|       | Unused - Bit field not relevant for the current project |                          |                    |     |  |
| 17    | Additive Grap   | hics Capable             |                    |     |  |
|       | Default Value:  |                          |                    | 0b  |  |
|       |   |                          |                    |     |  |
|       | Access:   |                          |                    | R/W |  |
|       | Unused - Bit fi   | eld not relevant for the | current project    |     |  |



| CA    | PID0_B_0_0_0_PCI - Device 0 Capab                       | oilities B |
|-------|---|------------|
|       | Default Value:  | 0b         |
|       |   |            |
|       | Access:   | R/W        |
|       | Unused - Bit field not relevant for the current project |            |
| 15:12 | Reserved_15_12  |            |
|       | Default Value:  | 0000b      |
|       |   |            |
|       | Access:   | R/W        |
|       | Unused - Bit field not relevant for the current project |            |
| 11    | Reserved  |            |
|       |   |            |
| 10:8  | Reserved_10_8   |            |
|       | Default Value:  | 000b       |
|       |   |            |
|       | Access:   | R/W        |
|       | Unused - Bit field not relevant for the current project |            |
| 7     | Reserved  |            |
|       |   |            |
| 6:4   | DDR3 Maximum Frequency Capability                       |            |
|       | Default Value:  | 000b       |
|       |   |            |
|       | Access:   | R/W        |
|       | Unused - Bit field not relevant for the current project |            |
| 3     | Reserved_3  |            |
|       | Default Value:  | 0b         |
|       |   |            |
|       | Access:   | R/W        |
|       | Unused - Bit field not relevant for the current project |            |
| 2     | DDR4 DSKU Enable  |            |
|       | Default Value:  | 0b         |
|       |   |            |
|       | Access:   | R/W        |



| CA | APID0_B_0_0_0_PCI - Device 0 Capa                       | bilities B |  |  |
|----|---|------------|--|--|
|    | Unused - Bit field not relevant for the current project |            |  |  |
| 1  | Dual PEG Force x1 when VGA Enabled                      |            |  |  |
|    | Default Value:  | 0b         |  |  |
|    | Access:   | R/W        |  |  |
|    | Unused - Bit field not relevant for the current project |            |  |  |
| 0  | Single PEG Force x1 when VGA Enabled                    |            |  |  |
|    | Default Value:  | 0b         |  |  |
|    | Access:   | R/W        |  |  |
|    | Unused - Bit field not relevant for the current project |            |  |  |



#### **DFSDONE**

| DFSDONE          |          |   |                     |      |  |
|------------------|----------|---|---------------------|------|--|
| Register Space   | :: N     | IMIO: 0/2/0                                     |                     |      |  |
| Source:          | В        | Spec  |                     |      |  |
| Access:          | R        | R/W   |                     |      |  |
| Size (in bits):  | 3        | 2   |                     |      |  |
| Address:         | 5        | 1080h-51083h                                    |                     |      |  |
| Name:            |          | Display Fuse Done                               |                     |      |  |
| ShortName:       |          | PESDONE   |                     |      |  |
| Power:           | P        | PG0   |                     |      |  |
| Reset:           | g        | lobal   |                     |      |  |
| This register is | not rese | et by FLR.                                      |                     |      |  |
| DWord            | Bit      |   | Description         |      |  |
| 0                | 31:1     | Reserved  |                     |      |  |
|                  |          | Format:   |                     | MBZ  |  |
|                  | 0        | Download Done This field indicates when fuse do | wnload is complete. |      |  |
|                  |          | Value   |                     | Name |  |
|                  |          | 0b  | Note Done           |      |  |
|                  |          | 1b  | Done                |      |  |



#### **DFSM**

|   |         |   |  | DFSM                       |                                 |  |  |
|---|---------|---|--|----------------------------|---------------------------------|--|--|
| Register  | Space   | e: MMIO: 0/2/0                            |  |                            |                                 |  |  |
| Source:   |         | BSpec                                     |  |                            |                                 |  |  |
| Access:   |         | R/W                                       |  |                            |                                 |  |  |
| Size (in b  | its):   | 32  | 32   |                            |                                 |  |  |
| Address:  |         | 51000h-5                                  | 51000h-51003h  |                            |                                 |  |  |
| Name:   |         | Display F                                 | use  |                            |                                 |  |  |
| ShortNar  | ne:     | DFSM                                      |  |                            |                                 |  |  |
| Power:  |         | PG0                                       |  |                            |                                 |  |  |
| Reset:  |         | global                                    |  |                            |                                 |  |  |
| This reg  | ister o | contains fuse and                         | strap settings for di  | splay. This re             | gister is not reset by FLR.     |  |  |
| DWord   | Bit     |   |  | Descr                      | iption                          |  |  |
| 0   | 31      | Reserved                                  |  |                            |                                 |  |  |
|   |         |   |  |                            |                                 |  |  |
| •   | 30      | Display PipeA D                           | isable   |                            |                                 |  |  |
|   |         |   |  |                            |                                 |  |  |
|   |         | This bit indicates                        | whether the display  | pipe A (first              | pipe) capability is disabled.   |  |  |
|   |         | Value                                     | Name   |                            | Description                     |  |  |
|   |         | 0b  |  |                            | bility Enabled                  |  |  |
| _   |         | 1b  | Disable  | Pipe A Capa                | bility Disabled                 |  |  |
|   | 29      | Reserved                                  |  |                            |                                 |  |  |
| _   |         |   |  |                            |                                 |  |  |
|   | 28      | <b>Display PipeC D</b> This bit indicates |  | pipe C (thire              | d pipe) capability is disabled. |  |  |
|   |         | Value                                     | Name   |                            | Description                     |  |  |
|   |         | 0b  | Enable   | Pipe C Capa                | bility Enabled                  |  |  |
|   |         | 1b  | Disable  | Pipe C Capability Disabled |                                 |  |  |
| <del>-</del>  | 27      | Display PM Disa                           | <b>Disable</b> cates whether the display power management FBC and DPST capabilities are disabled |                            |                                 |  |  |
|   |         | Value                                     | Name   | Name Description           |                                 |  |  |
|   |         | 0b  | Enable   |                            |                                 |  |  |
|   |         | 1b  | Disable  | PM Capability Disabled     |                                 |  |  |
| -   | 26      | Display eDP Dis                           | able   |                            |                                 |  |  |
|   | _•      |   |  | Descr                      | iption                          |  |  |
| This bit indicates whether the display embedded DisplayPort eDP DDIA capabi |         |   |  | •                          |                                 |  |  |
|   |         |   | oto. the dispid  | ,                          | ,                               |  |  |



|    |   |  | DFSN      | Л                                     |  |
|----|---|--|-----------|---------------------------------------|--|
|    | Value   | Name                                   |           | Description                           |  |
|    | 0b  | Enable                                 | eDP Ca    | apability Enabled                     |  |
|    | 1b  | Disable                                |           | apability Disabled                    |  |
| 25 | Reserved  |  | •         |                                       |  |
| 24 | Reserved  |  |           |                                       |  |
|    |   |  |           |                                       |  |
| 23 | Reserved  |  |           |                                       |  |
|    |   |  |           |                                       |  |
| 22 | Display PipeD   | Disable                                |           |                                       |  |
|    | This hit indicate   | es whather the display                 | , nine D  | (fourth pipe) capability is disabled. |  |
|    | This bit indicate   | Value                                  | y pipe D  | Name                                  |  |
|    | 0b  |  |           | Enable                                |  |
|    | 1b  |  |           | Disable                               |  |
| 21 | Display PipeB I   | Disable                                |           |                                       |  |
|    |   |  |           |                                       |  |
|    | This bit indicates whether the display pipe B (second pipe) capability is disabled. |  |           |                                       |  |
|    | Value   |  |           | Name                                  |  |
|    | 0b  | Pipe B Capabilit                       | -         |                                       |  |
|    | 1b  | Pipe B Capabilit                       | y Disable | ed                                    |  |
| 20 | Display WD Dis  | <b>sable</b><br>es whether the display | / WD car  | pability is disabled.                 |  |
|    | Value   | Name                                   |           | Description                           |  |
|    | 0b  | Enable                                 | WD Ca     | apability Enabled                     |  |
|    | 1b  | Disable                                | WD Ca     | apability Disabled                    |  |
| 19 | Reserved  |  |           |                                       |  |
|    |   |  |           |                                       |  |
| 18 | Reserved  |  |           |                                       |  |
|    |   |  |           |                                       |  |
| 17 | Spare 17  |  |           |                                       |  |
|    |   |  |           |                                       |  |
| 16 | Isolated Decod  | le Disable                             |           |                                       |  |
|    | This field indica   | ates whether the Isola                 | ted Deco  | ode feature is disabled.              |  |
|    | Value   |  |           | Name                                  |  |
|    |   |  |           |                                       |  |



|      |  |                     |                                    |       | <b>DFSM</b>                              |   |
|------|--|---------------------|------------------------------------|-------|--|---|
|      | 0b   | Is                  | solated Decode                     | Capa  | ability Enabl                            | led   |
|      | 1b Isolated Decode Capability Disabled   |                     |                                    | oled  |  |   |
| 15:8 | Audio  |                     |                                    |       |  |   |
|      |  |                     | es the lower 8 bi                  | ts of | the audio c                              | odec device ID. See the root node F00 verb for            |
|      | Value  |                     | Name                               |       |  | Description   |
|      | 0Bh  | Audio Cod [Default] | dec ID 280Bh                       |       | fault value i<br>ue for this p           | is N/A. Fuse download will override with correct project. |
| 7    | Display  | / DSC Disa          | ble                                | •     |  |   |
|      | This field indicates whether the DSC (port Display Stream Compression) feature is disabled |                     |                                    |       | Stream Compression) feature is disabled. |   |
|      |  | Value               |                                    |       | 1 7                                      | Name  |
|      | 0b DSC Capability Enabled  |                     |                                    |       |  |   |
|      | 1b   |                     | DSC Capab                          | ility | Disabled                                 |   |
| 6    |  | / RSB Enak          |                                    | note  | screen blan                              | iking feature is enabled in the display engine.           |
|      |  | 'alue               | Name                               |       |  | Description   |
|      | 0b   |                     | Disable                            |       | RSB Capab                                | oility Disabled   |
|      | 1b   |                     | Enable                             |       | RSB Capab                                | oility Enabled  |
| 5    | Reserv   | ed                  |                                    |       |  |   |
| 4    | Reserv   | ed                  |                                    |       |  |   |
| 3    | Reserv   | ed                  |                                    |       |  |   |
| 2    | Reserv   | Reserved            |                                    |       |  |   |
| 1    | Reserv   | served              |                                    |       |  |   |
| 0    |  |                     | <b>dec Disable</b> whether the dis | play  | audio code                               | c capability is disabled.                                 |
|      | Va   | lue                 | Name                               |       |  | Description   |
|      | 0b   | En                  | able A                             | udio  | Codec Cap                                | ability Enabled   |
|      | 1b   | Dis                 | sable                              | udio  | Codec Cap                                | ability Disabled  |



#### **Discard Enables for Z streams**

#### **Z DISCARD EN - Discard Enables for Z streams**

MMIO: 0/2/0 Register Space:

Source: **BSpec** Size (in bits): 32

Address: 07040h

ShortName: **Z\_DISCARD\_EN** 

Under Posh Based Tiled Rendering (aka PTBR), at the end of tile, certain streams can be discarded from the onchip caches i.e. without evicting to memory. SW programs LOAD\_REG\_MEMORY command in the RCS command buffer to program this register. HW uses this value live from the register

This register defines the discard bits for Z streams.

Setting the discard enable bit for a stream, allows HW to drop writing back dirty cachelines from on-chip caches to memory.

|   | Programming Notes |  |                  |         |   |    |  |
|---|-------------------|--|------------------|---------|---|----|--|
| This register value must not change during the render pass (aka tile pass). |                   |  |                  |         |   |    |  |
| DWord   | Bit               |  |                  | Descr   | ription                                       |    |  |
| 0   | 31:2              | Reserved   |                  |         |   |    |  |
|   |                   | Default Value:   |                  | 00000   | 0000000000Ь                                   |    |  |
|   |                   | Access:  |                  | R/W     |   |    |  |
|   | 1                 | STC Discard Enable   |                  |         |   |    |  |
|   |                   |  |                  |         |   |    |  |
|   |                   | When this bit is set, Stencil (STC) stream can be discarded at the end of tile in the PTBR |                  |         |   |    |  |
|   |                   | mode.  |                  |         |   | 1  |  |
|   |                   | Value  |                  |         | Name  |    |  |
|   |                   | 0  | Disable [De      | fault]  |   |    |  |
|   |                   | 1  | Enable           |         |   |    |  |
|   | 0                 | Z Discard Enable   |                  |         |   |    |  |
|   | Access: R/W       |  |                  |         |   |    |  |
|   |                   |  |                  |         |   |    |  |
|   | Description       |  |                  |         |   |    |  |
|   |                   | When this bit is set, all PTBR mode.   | Z streams i.e. F | liZ and | I Z can be discarded at the end of tile in th | ie |  |

| Value | Name              |
|-------|-------------------|
| 0     | Disable [Default] |
| 1     | Enable            |



### **DISPLAY\_INT\_CTL**

|                 | DISPLAY_INT_CTL           |
|-----------------|---------------------------|
| Register Space: | MMIO: 0/2/0               |
|                 |                           |
| Source:         | BSpec                     |
| Access:         | R/W, RO                   |
| Size (in bits): | 32                        |
| Address:        | 44200h-44203h             |
| Name:           | Display Interrupt Control |
| ShortName:      | DISPLAY_INT_CTL           |
| Power:          | PG0                       |
| Reset:          | soft                      |

This register has the master enable for display interrupts and gives an overview of what interrupts are pending. An interrupt pending bit will read 1b while one or more interrupts of that category are set (IIR) and enabled (IER). All Pending Interrupts are ORed together to generate the combined interrupt.

The combined interrupt is ANDed with the Display Interrupt enable to create the display enabled interrupt. The display enabled interrupt goes to graphics interrupt processing.

The master interrupt enable must be set before any of these interrupts will propagate to graphics interrupt processing.

| DWord | Bit  | Description  |         |                                    |  |  |
|-------|--|--|---------|------------------------------------|--|--|
| 0     | 31   | Display Interrupt Enable   |         |                                    |  |  |
|       |  | Access:  |         |                                    |  |  |
|       |  | This is the master control for display interru<br>to propagate to graphics interrupt processin | -       | nabled for any of these interrupts |  |  |
|       |  | Value  | g.<br>  | Name                               |  |  |
|       |  | 0b   | Disable |                                    |  |  |
|       |  | 1b Enable  |         |                                    |  |  |
|       | 30:25  | Reserved   |         |                                    |  |  |
|       | 24   | Audio Codec Interrupts Pending   |         |                                    |  |  |
|       |  | Access:  |         | RO                                 |  |  |
|       | This field indicates if interrupts of this category are pending. |  |         |                                    |  |  |
|       | 23   | DE PCH Interrupts Pending  |         |                                    |  |  |
|       |  | Access:  | RO      |                                    |  |  |
|       |  | This field indicates if interrupts of this category are pending. The PCH Display interrupt is  |         |                                    |  |  |
|       |  | configured through the SDE interrupt registers.  |         |                                    |  |  |
|       | 22   | DE Misc Interrupts Pending   |         |                                    |  |  |



|      | DISPLAY_INT_CTL  |       |
|------|--|-------|
|      | Access:  | RO    |
|      | This field indicates if interrupts of this category are pending. |       |
| 21   | DE HPD Interrupts Pending  |       |
|      | Access:  | RO    |
|      | This field indicates if interrupts of this category are pending. | ine . |
| 20   | DE Port Interrupts Pending                                       |       |
|      | Access:  | RO    |
|      | This field indicates if interrupts of this category are pending. |       |
| 19   | DE Pipe D Interrupts Pending                                     |       |
|      |  |       |
|      | Access:  | RO    |
|      | This field indicates if interrupts of this category are pending. |       |
| 18   | DE Pipe C Interrupts Pending                                     |       |
|      | Access:  | RO    |
|      | This field indicates if interrupts of this category are pending. |       |
| 17   | DE Pipe B Interrupts Pending                                     |       |
|      | Access:  | RO    |
|      | This field indicates if interrupts of this category are pending. |       |
| 16   | DE Pipe A Interrupts Pending                                     |       |
|      | Access:  | RO    |
|      | This field indicates if interrupts of this category are pending. |       |
| 15:0 | Reserved   |       |



### **Display CSR Program**

Display CSR Program

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 196608

Address: 80000h-85FFFh

Name: Display CSR Program

Power: PG0 Reset: global

This address range is used to store the display context save and restore program.

| DWord | Bit      | Description |
|-------|----------|-------------|
| 06143 | 196607:0 | Program     |



### **DISPLAY FUNCTION ID**

|                 |         | DISPLAY_FUNCII   | D - DISPLAY FU                | NCTION ID                           |  |  |  |  |
|-----------------|---------|--|-------------------------------|-------------------------------------|--|--|--|--|
| Register        | Space   | e: MMIO: 0/2/0   |                               |                                     |  |  |  |  |
| Source:         |         | BSpec  |                               |                                     |  |  |  |  |
| Size (in b      | oits):  | ): 32  |                               |                                     |  |  |  |  |
| Address:        |         | 10108Ch  |                               |                                     |  |  |  |  |
| This reg<br>HW. | ister i | s used to identify which Virtual fur   | nction, if any, is allowed to | access or configure Display-related |  |  |  |  |
| DWord           | Bit     | Description  |                               |                                     |  |  |  |  |
| 0               | 31:8    | Reserved   |                               |                                     |  |  |  |  |
|                 |         | Default Value:   |                               | 000000h                             |  |  |  |  |
|                 |         | Access:  |                               | RO                                  |  |  |  |  |
|                 |         | Reserved   |                               |                                     |  |  |  |  |
|                 | 7:0     | DISPLAY FUNCTION   |                               |                                     |  |  |  |  |
|                 |         | Default Value:   | 0000                          | 00000b                              |  |  |  |  |
| Access: R/W     |         |  |                               |                                     |  |  |  |  |
|                 |         | 0 : Display HW is accessible by the Physical function only.  1-N : Display HW is accessible by the specified Virtual Function, in addition to the Physical |                               |                                     |  |  |  |  |
|                 |         | function.  |                               |                                     |  |  |  |  |



### **Display Message Forward Status Register**

### DISPLAY\_MESSAGE\_FORWARD\_STATUS - Display Message Forward Status Register

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 022E8h-022EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_RCSUNIT

Address: 182E8h-182EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_POCSUNIT

Address: 222E8h-222EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY MESSAGE FORWARD STATUS BCSUNIT

Address: 1C02E8h-1C02EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_VCSUNITO

Address: 1C42E8h-1C42EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_VCSUNIT1

Address: 1C82E8h-1C82EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_VECSUNITO

Address: 1D02E8h-1D02EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_VCSUNIT2



### DISPLAY\_MESSAGE\_FORWARD\_STATUS - Display Message Forward Status Register

Address: 1D42E8h-1D42EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_VCSUNIT3

Address: 1D82E8h-1D82EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY MESSAGE FORWARD STATUS VECSUNIT1

Address: 1E02E8h-1E02EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_VCSUNIT4

Address: 1E42E8h-1E42EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY MESSAGE FORWARD STATUS VCSUNIT5

Address: 1E82E8h-1E82EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_VECSUNIT2

Address: 1F02E8h-1F02EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_VCSUNIT6

Address: 1F42E8h-1F42EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_VCSUNIT7

Address: 1F82E8h-1F82EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_VECSUNIT3

This register stores the internal HW status flags related to display message forward logic. This register should



# DISPLAY\_MESSAGE\_FORWARD\_STATUS - Display Message Forward Status Register

not be accessed by SW. This register is part of power context image. Note: Even though this register exists in VideoCS and VideoEnhancementCS, individual bit driven functionality is not supported.

|                                    | Programming Notes Source   |          |                     |  |  |  |  |
|------------------------------------|--|----------|---------------------|--|--|--|--|
| This register functional streamer. | his register functionality is not supported and must not be programmed for Position command treamer. |          |                     |  |  |  |  |
| DWord                              | Bit  |          | Description         |  |  |  |  |
| 0                                  | 31:30  | Reserved |                     |  |  |  |  |
|                                    |  | Source:  | RenderCS, BlitterCS |  |  |  |  |
|                                    |  | Format:  | MBZ                 |  |  |  |  |
|                                    | 29:28  | Reserved |                     |  |  |  |  |
|                                    | 27:26  | Reserved |                     |  |  |  |  |
|                                    | 25:24  | Reserved |                     |  |  |  |  |
|                                    | 23:22  | Reserved | Reserved Reserved   |  |  |  |  |
|                                    | 21:20  | Reserved |                     |  |  |  |  |
|                                    | 19:18  | Reserved |                     |  |  |  |  |
|                                    | 17:16  | Reserved |                     |  |  |  |  |
|                                    | 15:14  | Reserved |                     |  |  |  |  |
|                                    | 13:12  | Reserved |                     |  |  |  |  |
|                                    | 11:10  | Reserved |                     |  |  |  |  |
|                                    | 9:8  | Reserved |                     |  |  |  |  |
|                                    | 7:6  | Reserved |                     |  |  |  |  |
|                                    | 5:4  | Reserved |                     |  |  |  |  |
|                                    | 3:2  | Reserved |                     |  |  |  |  |
|                                    | 1:0  | Reserved |                     |  |  |  |  |



### **Display Message Forward Status Register 2**

## DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2 - Display Message Forward Status Register 2

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 02188h-0218Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2\_RCSUNIT

Address: 18188h-1818Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2\_POCSUNIT

Address: 22188h-2218Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY MESSAGE FORWARD STATUS 2 BCSUNIT

Address: 1C0188h-1C018Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2\_VCSUNIT0

Address: 1C4188h-1C418Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2\_VCSUNIT1

Address: 1C8188h-1C818Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2\_VECSUNIT0

Address: 1D0188h-1D018Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2\_VCSUNIT2



### DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2 - Display Message Forward Status Register 2

Address: 1D4188h-1D418Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2\_VCSUNIT3

Address: 1D8188h-1D818Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY MESSAGE FORWARD STATUS 2 VECSUNIT1

Address: 1E0188h-1E018Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2\_VCSUNIT4

Address: 1E4188h-1E418Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2\_VCSUNIT5

Address: 1E8188h-1E818Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2\_VECSUNIT2

Address: 1F0188h-1F018Bh

Name: DISPLAY MESSAGE FORWARD STATUS 2

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2\_VCSUNIT6

Address: 1F4188h-1F418Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2\_VCSUNIT7

Address: 1F8188h-1F818Bh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2\_VECSUNIT3

This register stores the internal HW status flags related to display message forward logic. This register should



# DISPLAY\_MESSAGE\_FORWARD\_STATUS\_2 - Display Message Forward Status Register 2

not be accessed by SW. This register is part of power context image. Note: Even though this register exists in VideoCS and VideoEnhancementCS, individual bit driven functionality is not supported.

| DWord | Bit   | Description |
|-------|-------|-------------|
| 0     | 31:30 | Reserved    |
|       | 29:28 | Reserved    |
|       | 27:26 | Reserved    |
|       | 25:24 | Reserved    |
|       | 23:22 | Reserved    |
|       | 21:20 | Reserved    |
|       | 19:18 | Reserved    |
|       | 17:16 | Reserved    |
|       | 15:14 | Reserved    |
|       | 13:12 | Reserved    |
|       | 11:10 | Reserved    |
|       | 9:8   | Reserved    |
|       | 7:6   | Reserved    |
|       | 5:4   | Reserved    |
|       | 3:2   | Reserved    |
|       | 1:0   | Reserved    |



### **Display Message Forward Status Register 3**

### DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3 - Display Message Forward Status Register 3

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 0218Ch-0218Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3\_RCSUNIT

Address: 1818Ch-1818Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3\_POCSUNIT

Address: 2218Ch-2218Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY MESSAGE FORWARD STATUS 3 BCSUNIT

Address: 1C018Ch-1C018Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3\_VCSUNITO

Address: 1C418Ch-1C418Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3\_VCSUNIT1

Address: 1C818Ch-1C818Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3\_VECSUNITO

Address: 1D018Ch-1D018Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3\_VCSUNIT2



## DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3 - Display Message Forward Status Register 3

Address: 1D418Ch-1D418Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3\_VCSUNIT3

Address: 1D818Ch-1D818Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY MESSAGE FORWARD STATUS 3 VECSUNIT1

Address: 1E018Ch-1E018Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3\_VCSUNIT4

Address: 1E418Ch-1E418Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3\_VCSUNIT5

Address: 1E818Ch-1E818Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3\_VECSUNIT2

Address: 1F018Ch-1F018Fh

Name: DISPLAY MESSAGE FORWARD STATUS 3

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3\_VCSUNIT6

Address: 1F418Ch-1F418Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3\_VCSUNIT7

Address: 1F818Ch-1F818Fh

Name: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3

ShortName: DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3\_VECSUNIT3

This register stores the internal HW status flags related to display message forward logic. This register should



# DISPLAY\_MESSAGE\_FORWARD\_STATUS\_3 - Display Message Forward Status Register 3

not be accessed by SW. This register is part of power context image. Note: Even though this register exists in VideoCS and VideoEnhancementCS, individual bit driven functionality is not supported.

| DWord | Bit   | Description |     |
|-------|-------|-------------|-----|
| 0     | 31:10 | Reserved    |     |
|       |       | Format:     | PBC |
|       | 9:8   | Reserved    |     |
|       | 7:6   | Reserved    |     |
|       | 5:4   | Reserved    |     |
|       | 3:2   | Reserved    |     |
|       | 1:0   | Reserved    |     |



#### **DOUBLE BUFFER CTL**

| DOUBLE_BUFFER_CTL |                       |  |  |  |
|-------------------|-----------------------|--|--|--|
| Register Space:   | MMIO: 0/2/0           |  |  |  |
| Source:           | BSpec                 |  |  |  |
| Access:           | R/W                   |  |  |  |
| Size (in bits):   | 32                    |  |  |  |
| Address:          | 44500h-44503h         |  |  |  |
| Name:             | Double Buffer Control |  |  |  |
| ShortName:        | DOUBLE_BUFFER_CTL     |  |  |  |
| Power:            | PG0                   |  |  |  |
| Reset:            | soft                  |  |  |  |

This register together with the Allow Double Buffer Disable fields in the plane control registers allows for the double buffer update of registers in multiple resources to be synchronized together for an atomic update.

#### **Programming Notes**

Sequence for synchronizing the double buffer updates of multiple resources:

- 1. Set the Allow Double Buffer Update Disable field for each resource to be synchronized together and write the appropriate register to arm and trigger the update. Set the Global Double Buffer Update Disable field. The order in which these fields are set does not matter.
- 2. Program the registers that need to be synchronized together.
- 3. Clear the Global Double Buffer Update Disable field. Any pending updates will take place at the next periodic udate event.
- 4. If a resource no longer needs to be synchronized, clear the Allow Double Buffer Update Disable field for that resource and write the appropriate register to arm and trigger the update. If the resource will continue to be synchronized, the field can remain set and does not need to be set again when returning to step 1 of this sequence.

| DWord | Bit  | Description  |  |
|-------|------|--|--|
| 0     | 31:1 | Reserved   |  |
|       |      | Format:  | MBZ  |
|       | 0    | Global Double Buffer Update Disable This field controls whether the double buffer update is disa allowed it to be disabled. This only disables the double buffer update for periodic ever does not change the behavior for constant events, like piper register updates as well as command streamer initiated flip When the double buffer update is disabled, the values writt will not take effect at the periodic update event. After the disabled, any pending updates will take place at the next periodic update at the next periodic update. | ents, like the start of vertical blank. It not enabled. This applies to MMIO s. en into the double buffered registers ouble buffer update is no longer eriodic update event. |



### DOUBLE\_BUFFER\_CTL

buffering.

Synchronous flips (regular and stereo 3D) initiated by MMIO or command streamers will not complete or give the flip done indication while double buffering is disabled for a plane. They will complete and give the flip done at the next start of vertical blank (selectable right or left eye vertical blank when using stereo 3D) after the double buffering is re-enabled.

| Value | Name         |
|-------|--------------|
| 0b    | Not Disabled |
| 1b    | Disabled     |



#### **DP TP CTL**

DP\_TP\_CTL

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 64040h-64043h

Name: DDI A DisplayPort Transport Control

ShortName: DP\_TP\_CTL\_A

Power: PG1 Reset: soft

Address: 64140h-64143h

Name: DDI B DisplayPort Transport Control

ShortName: DP\_TP\_CTL\_B

Power: PG2 Reset: soft

Address: 64240h-64243h

Name: DDI C DisplayPort Transport Control

ShortName: DP\_TP\_CTL\_C

Power: PG2 Reset: soft

Address: 64340h-64343h

Name: DDI D DisplayPort Transport Control

ShortName: DP\_TP\_CTL\_D

Power: PG2 Reset: soft

Address: 64440h-64443h

Name: DDI E DisplayPort Transport Control

ShortName: DP\_TP\_CTL\_E

Power: PG2



|          |       |   | DP_TP_                          | CTL                             |  |  |  |  |
|----------|-------|---|---------------------------------|---------------------------------|--|--|--|--|
| Reset:   |       | soft  |                                 |                                 |  |  |  |  |
| Address: |       | 64540h-64543h   |                                 |                                 |  |  |  |  |
| Name:    |       | DDI F DisplayPort Transport Control   |                                 |                                 |  |  |  |  |
| ShortNar | ne:   | DP_TP_CTL_F   |                                 |                                 |  |  |  |  |
|          |       |   |                                 |                                 |  |  |  |  |
| Power:   |       | PG2   |                                 |                                 |  |  |  |  |
| Reset:   |       | soft  |                                 |                                 |  |  |  |  |
| DWord    | Bit   |   | D                               | escription                      |  |  |  |  |
| 0        | 31    | Transport Ena   |                                 |                                 |  |  |  |  |
|          |       | This bit enable   | es the DisplayPort transport fu |                                 |  |  |  |  |
|          |       | 01  | Value                           | Name                            |  |  |  |  |
|          |       | 0b  |                                 | Disable                         |  |  |  |  |
|          |       | 1b  |                                 | Enable                          |  |  |  |  |
|          | 30    | FEC Enable  |                                 |                                 |  |  |  |  |
|          |       |   |                                 |                                 |  |  |  |  |
|          |       | Description   |                                 |                                 |  |  |  |  |
|          |       | Forward Error Correction (FEC) coding for Display Ports (DP).               |                                 |                                 |  |  |  |  |
|          |       | The data M and data N must account for the FEC overhead when FEC is enabled |                                 |                                 |  |  |  |  |
|          |       |   | oe enabled after DP_TP_CTL is   |                                 |  |  |  |  |
|          |       | FEC can only b  | pe disabled after DP_TP_CTL is  | s disabled.                     |  |  |  |  |
|          |       |   | ported on DDIA.                 |                                 |  |  |  |  |
|          |       | FEC is not sup  | ported for DP - x1 and DP MS    | ST cases.                       |  |  |  |  |
|          |       |   | Value                           | Nome                            |  |  |  |  |
|          |       | Oh  | value                           | Name                            |  |  |  |  |
|          |       | 0b<br>1b  |                                 | disable enable                  |  |  |  |  |
|          | 20.20 |   |                                 | enable                          |  |  |  |  |
|          | 29:28 | Reserved  |                                 |                                 |  |  |  |  |
|          | 27    | Transport Mod   |                                 | acceintion                      |  |  |  |  |
|          |       | This bit selects between DisplayPort SST and MST modes of operation.        |                                 |                                 |  |  |  |  |
|          |       |   | pes not support multistreaming. |                                 |  |  |  |  |
|          |       | This bit is igno  | ored by DDI A (EDP) SINCE IL de | bes not support muitistreaming. |  |  |  |  |
|          |       | Value   | Name                            | Description                     |  |  |  |  |
|          |       | 0b  |                                 | DisplayPort SST mode            |  |  |  |  |
|          |       | 1b  |                                 | DisplayPort MST mode            |  |  |  |  |
|          |       |   |                                 |                                 |  |  |  |  |



| _     |   |                          |  | DP_1                           | TP_CTL   |  |  |
|-------|---|--------------------------|--|--------------------------------|--|--|--|
|       |   | Restriction              |  |                                |  |  |  |
|       | The DisplayPort mode (SST or MST) selected here must match the mode selected in the Transcoder DDI Function Control registers for the transcoders attached to this transport. This field must not be changed while the DDI function is enabled. |                          |  |                                |  |  |  |
| 26    | Reserv  | Reserved                 |  |                                |  |  |  |
|       | Forma   | Format: MBZ              |  |                                |  |  |  |
| 25    | Force ACT   |                          |  |                                |  |  |  |
|       | Description   |                          |  |                                |  |  |  |
|       |   | sent, a                  |  |                                | be sent one time at the next link frame boundary. After<br>ent status bit, this bit can be cleared and set again to send |  |  |
|       | This bi   | it is ign                | ored by DDI A (                                  | EDP) since                     | e it does not support multistreaming.  |  |  |
|       | Val   | ue                       | Name   |                                | Description  |  |  |
|       | 0b  |                          | Do not force                                     |                                | Do not force ACT to be sent  |  |  |
|       | 1b Force  |                          |  | Force ACT to be sent one time  |  |  |  |
| 24:21 | Reserved  |                          |  |                                |  |  |  |
|       | Forma   | t:                       |  |                                | MBZ  |  |  |
| 20:19 | Trainin   | g Patt                   | ern 4 Select                                     |                                |  |  |  |
|       | Value   |                          | Name   |                                | Description  |  |  |
|       | 00b   | Trainir<br>[ <b>Defa</b> | ng Pattern 4a<br>ult]                            |                                | Pattern 3:SR-BS-BS-SR-248 00hs (after data symbol ling and ANSI8B/10B coding)  |  |  |
|       | 01b Training Pattern 4b CP2520 Pattern 2:SR-BF-BF-SR-248 00hs (after data symbol  |                          |  |                                |  |  |  |
|       |   |                          | .9   |                                | Pattern 2:SR-BF-BF-SR-248 00hs (after data symbol ling and ANSI8B/10B coding)  |  |  |
|       | 10b   |                          | ng Pattern 4c                                    | scrambli                       |  |  |  |
|       | 10b   |                          | ng Pattern 4c                                    | scrambli                       | ing and ANSI8B/10B coding)  Pattern 1:SR-CP-CP-SR-248 of 00hs (after data symbol)  |  |  |
| 18    | 11b   | Trainir                  | ng Pattern 4c                                    | scrambli                       | ing and ANSI8B/10B coding)  Pattern 1:SR-CP-CP-SR-248 of 00hs (after data symbol)  |  |  |
| 18    | 11b   | Trainir                  | ng Pattern 4c<br>ved                             | scrambli                       | ing and ANSI8B/10B coding)  Pattern 1:SR-CP-CP-SR-248 of 00hs (after data symbol)  |  |  |
| 18    | 11b   | Trainii<br>Reserv        | ng Pattern 4c<br>/ed<br>ming Enable              | scrambli<br>CP2520<br>scrambli | ing and ANSI8B/10B coding)  Pattern 1:SR-CP-CP-SR-248 of 00hs (after data symbol ling and ANSI8B/10B coding)             |  |  |
| 18    | 11b  Enhance This bi  | Trainin Reserved Fra     | ng Pattern 4c  ved  ming Enable  s enhanced frai | scrambli<br>CP2520<br>scrambli | Description  Description  Description  Ding and ANSI8B/10B coding)   |  |  |
| 18    | 11b  Enhance This bi  | Trainin Reserved Fra     | ng Pattern 4c  ved  ming Enable  s enhanced frai | scrambli<br>CP2520<br>scrambli | Description DisplayPort SST.   |  |  |
| 18    | 11b  Enhance This bi  | Trainin Reserved Fra     | red ming Enable s enhanced fracernally enables   | scrambli<br>CP2520<br>scrambli | Description DisplayPort SST. I framing for DisplayPort MST.  |  |  |
| 18    | 11b  Enhance  This bit  Hardw   | Trainin Reserved Fra     | red ming Enable s enhanced fracernally enables   | scrambli<br>CP2520<br>scrambli | Description DisplayPort SST. I framing for DisplayPort MST.  Name  |  |  |



|       |   |                    | DP_TP_0                    | CTL            |                            |  |
|-------|---|--------------------|----------------------------|----------------|----------------------------|--|
|       |   |                    | R                          | estriction     |                            |  |
|       | In DisplayPort MST mode this bit must be set to Disabled. This field must not be changed while the DDI function is enabled.   |                    |                            |                |                            |  |
| 17:16 | Reserved  |                    |                            |                |                            |  |
|       | Format:   |                    |                            |                | MBZ                        |  |
| 15    | Reserved  |                    |                            |                |                            |  |
|       |   |                    |                            |                |                            |  |
|       | Format:   |                    |                            |                | MBZ                        |  |
| 14:11 | Reserved  |                    |                            |                | 1                          |  |
|       | Format:   |                    |                            |                | MBZ                        |  |
|       | These bits are used for DisplayPort link initialization as defined in the DisplayPort specificat During training patterns, hardware will internally manage enabling and disabling of scramb Scrambling disable bit will be ignored at that time.  DP_TP_STATUS has an indication that the required number of idle patterns has been sent. |                    |                            |                |                            |  |
|       | Value   | Name               |                            |                | Description                |  |
|       | 000b  | Pattern 1          | Training Pattern 1 enabled |                |                            |  |
|       | 001b  | Pattern 2          | Training Pattern 2 enabled |                |                            |  |
|       | 010b  | Idle               | Idle Pattern enabled       |                |                            |  |
|       | 011b  | Normal             |                            | aining: Send r | ·                          |  |
|       | 100b  | Pattern 3          | <u> </u>                   | ern 3 enabled  |                            |  |
|       | 101b  | Pattern 4          |                            | ern 4 enabled  |                            |  |
|       | Others  | Reserved           | Reserved                   |                |                            |  |
|       |   |                    | R                          | estriction     |                            |  |
|       | When enab   | ling or re-enablir | ng the port, it m          | ust be turned  | on with pattern 1 enabled. |  |
| 7     | Reserved  |                    |                            |                |                            |  |
| 6     | Alternate SR Enable This bit enables the DisplayPort Alternate Scrambler Reset, intended for use only with embedded DisplayPort receivers.  |                    |                            |                |                            |  |
|       |   | Value              |                            |                | Name                       |  |
|       | 0b Disable  |                    |                            |                |                            |  |
|       | 1b  |                    |                            | Enable         |                            |  |
|       |   |                    | R                          | estriction     |                            |  |
|       | This field m  | ust not be chang   |                            |                | enabled.                   |  |
| 5:0   | Reserved  |                    |                            |                |                            |  |



| DP_TP_CTL |         |     |  |  |  |
|-----------|---------|-----|--|--|--|
|           | Format: | MBZ |  |  |  |



### **DP\_TP\_STATUS**

**DP TP STATUS** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 64144h-64147h

Name: DDI B DisplayPort Transport Status

ShortName: DP\_TP\_STATUS\_B

Power: PG2 Reset: soft

Address: 64244h-64247h

Name: DDI C DisplayPort Transport Status

ShortName: DP\_TP\_STATUS\_C

Power: PG2 Reset: soft

Address: 64344h-64347h

Name: DDI D DisplayPort Transport Status

ShortName: DP\_TP\_STATUS\_D

Power: PG2 Reset: soft

Address: 64444h-64447h

Name: DDI E DisplayPort Transport Status

ShortName: DP\_TP\_STATUS\_E

Power: PG2 Reset: soft

Address: 64544h-64547h

Name: DDI F DisplayPort Transport Status

ShortName: DP\_TP\_STATUS\_F



|        |         |   | DF                   | P_TP_STATUS                    |  |  |  |  |  |
|--------|---------|---|----------------------|--------------------------------|--|--|--|--|--|
| Power: | er: PG2 |   |                      |                                |  |  |  |  |  |
| Reset: |         | soft  |                      |                                |  |  |  |  |  |
| DWord  | Bit     |   | Description          |                                |  |  |  |  |  |
| 0      | 31:29   | •   |                      |                                |  |  |  |  |  |
|        |         | Format:   |                      | MBZ                            |  |  |  |  |  |
|        | 28      | FEC enable live status  |                      |                                |  |  |  |  |  |
|        |         |   |                      |                                |  |  |  |  |  |
|        |         | Access:   |                      | RO                             |  |  |  |  |  |
|        |         | This bit provides live  | status of F          | EC enable/disable in hardware. |  |  |  |  |  |
|        | 27      | Idle Link Frame State   | us                   |                                |  |  |  |  |  |
|        |         | Access:   |                      | R/WC                           |  |  |  |  |  |
|        |         | This bit indicates if a link frame boundary has been sent in idle pattern. This is a sticky bit, cleared by writing 1b to it.                     |                      |                                |  |  |  |  |  |
|        |         | Value   | 10 11.               | Name                           |  |  |  |  |  |
|        |         | 0b  | Idle link            | dle link frame not sent        |  |  |  |  |  |
|        |         | 1b  | Idle link frame sent |                                |  |  |  |  |  |
|        | 26      | Active Link Frame Status  |                      |                                |  |  |  |  |  |
|        |         | Access:   | <u></u>              | R/WC                           |  |  |  |  |  |
|        |         | This bit indicates if a link frame boundary has been sent in active (at least one VC enabled). This is a sticky bit, cleared by writing 1b to it. |                      |                                |  |  |  |  |  |
|        |         | Value   | <u>-,</u>            | Name                           |  |  |  |  |  |
|        |         | 0b  | Active link          | ive link frame not sent        |  |  |  |  |  |
|        |         | 1b  | Active link          | frame sent                     |  |  |  |  |  |
|        | 25      | Min Idles Sent  |                      |                                |  |  |  |  |  |
|        |         | Access:   |                      | RO                             |  |  |  |  |  |
|        |         | This bit indicates that the minimum required number of idle patterns has been sent when   |                      |                                |  |  |  |  |  |
|        |         | DP_TP_CTL is set to send idle patterns. This bit will clear itself when DP_TP_CTL is not longer set to send idle patterns.                        |                      |                                |  |  |  |  |  |
|        |         | Value   |                      | Name                           |  |  |  |  |  |
|        |         | 0b  | Min                  | Min idles not sent             |  |  |  |  |  |
|        |         | 1b  |                      | Min idles sent                 |  |  |  |  |  |
|        | 24      | ACT Sent Status   |                      |                                |  |  |  |  |  |
|        | 24      | Access:   |                      | R/WC                           |  |  |  |  |  |
|        |         | This bit indicates if DisplayPort MST ACT has been sent. This is a sticky bit, cleared by writing 1b  |                      |                                |  |  |  |  |  |
|        |         | to it.  |                      | Name                           |  |  |  |  |  |
|        |         | 2 3.1314  |                      |                                |  |  |  |  |  |



|             | 0b  |         | ACT not sent      |                       |             |  |  |  |  |  |
|-------------|---|---------|-------------------|-----------------------|-------------|--|--|--|--|--|
|             | 1b  |         | ACT sent          |                       |             |  |  |  |  |  |
| 23          | Mode Status   | ·       |                   |                       |             |  |  |  |  |  |
|             | Access:   |         |                   |                       | RO          |  |  |  |  |  |
|             | This bit indicates what mode the transport is currently in.   |         |                   |                       |             |  |  |  |  |  |
|             | Value   | Name    | Name              |                       | Description |  |  |  |  |  |
|             | 0b  | SST     | SST Single-stream |                       | mode        |  |  |  |  |  |
|             | 1b  | MST     | Multi-s           | tream mod             | de          |  |  |  |  |  |
| 22:19       | Reserved  |         |                   |                       | <u> </u>    |  |  |  |  |  |
|             |   |         |                   |                       |             |  |  |  |  |  |
|             | Format:   |         |                   |                       | MBZ         |  |  |  |  |  |
| 18          | Reserved  |         |                   |                       |             |  |  |  |  |  |
|             |   |         |                   |                       |             |  |  |  |  |  |
|             | Format:   |         |                   |                       | MBZ         |  |  |  |  |  |
|             | Streams Enable Access:  |         |                   |                       | RO          |  |  |  |  |  |
|             | This field indicates the number of streams (transcoders) enabled on this port during multist operation. This field should be ignored in single stream mode. |         |                   |                       |             |  |  |  |  |  |
|             | Value   | Name    |                   |                       | Description |  |  |  |  |  |
|             | 00b   | Zero    | Zero strea        | Zero streams enabled  |             |  |  |  |  |  |
|             | 01b   | One     | One strea         | One stream enabled    |             |  |  |  |  |  |
|             | 10b   | Two     | Two strea         | Two streams enabled   |             |  |  |  |  |  |
|             | 11b   | Three   | Three stre        | Three streams enabled |             |  |  |  |  |  |
| 15:13       | Reserved  |         |                   |                       |             |  |  |  |  |  |
|             |   |         |                   |                       |             |  |  |  |  |  |
|             | Format:   |         |                   |                       | MBZ         |  |  |  |  |  |
|             | Reserved  |         |                   |                       |             |  |  |  |  |  |
| 12          |   |         |                   |                       |             |  |  |  |  |  |
| 12          |   |         | Format:           |                       |             |  |  |  |  |  |
| 12          | Format:   |         |                   |                       | Reserved    |  |  |  |  |  |
| 12<br>11:10 |   |         |                   |                       |             |  |  |  |  |  |
|             |   |         |                   |                       | MBZ         |  |  |  |  |  |
|             | Reserved  | ing VC2 |                   |                       | MBZ         |  |  |  |  |  |



|     |                     | D  | P_TP_STATUS                    |        |        |  |  |
|-----|---------------------|--|--------------------------------|--------|--------|--|--|
|     | field should b      | field should be ignored in single stream mode.   |                                |        |        |  |  |
|     | Value               | Name   | Description                    |        |        |  |  |
|     | 00b                 | A  | Transcoder A mapped to this VC |        |        |  |  |
|     | 01b                 | В  | Transcoder B mapped to this VC |        |        |  |  |
|     | 10b                 | С  | Transcoder C mapped to this VC |        |        |  |  |
| 7:6 | Reserved            |  |                                |        |        |  |  |
|     | Format:             |  |                                | MBZ    |        |  |  |
| 5:4 | Payload Map         | ping VC1   |                                |        |        |  |  |
|     | Access:             |  |                                |        | RO     |  |  |
|     | operation. Th       | This field indicates which transcoder is mapped to Virtual Channel 1 during multistream operation. This field should be ignored if the number of streams enabled is less than two. This field should be ignored in single stream mode. |                                |        |        |  |  |
|     | Value               | Name   | Description                    |        |        |  |  |
|     | 00b                 | А  | Transcoder A mapped to this VC |        |        |  |  |
|     | 01b                 | В  | Transcoder B mapped to this VC |        |        |  |  |
|     | 10b                 | С  | Transcoder C mapped to this VC |        |        |  |  |
| 3:2 | Reserved            | Reserved   |                                |        |        |  |  |
|     | Format:             |  |                                | MBZ    |        |  |  |
| 1:0 | Payload Mapping VC0 |  |                                |        |        |  |  |
|     | Access:             |  |                                |        | RO     |  |  |
|     | operation. Th       | This field indicates which transcoder is mapped to Virtual Channel 0 during multistream operation. This field should be ignored if the number of streams enabled is less than one. This field should be ignored in single stream mode. |                                |        |        |  |  |
|     | Value               | Name   |                                | Descri | iption |  |  |
|     | 00b                 | А  | Transcoder A mapped to th      | is VC  |        |  |  |
|     | 01b                 | В  | Transcoder B mapped to this VC |        |        |  |  |
|     | 10b                 | С  | Transcoder C mapped to th      | is VC  |        |  |  |



### **DPCLKA\_CFGCR0**

|                 |        | DI                                 | PCLKA_CFO         | GCR0    |      |  |
|-----------------|--------|------------------------------------|-------------------|---------|------|--|
| Register Space: |        | ce: MMIO: 0/2/0                    |                   |         |      |  |
| Source:         |        | BSpec                              |                   |         |      |  |
| Access:         |        | R/W                                |                   |         |      |  |
| Size (in l      | oits): | 32                                 |                   |         |      |  |
| Address         | :      | 164280h-164283h                    |                   |         |      |  |
| Name:           |        | DPCLKA_CFGCR0                      |                   |         |      |  |
| ShortName:      |        | DPCLKA_CFGCR0                      |                   |         |      |  |
| Power:          |        | PG0                                |                   |         |      |  |
| Reset:          |        | global                             |                   |         |      |  |
| This reg        | jistei | r is not reset by the device 2 FLI | R.                |         |      |  |
| DWord           | Bit    |                                    | Descr             | iption  |      |  |
| 0               | 31     | Reserved                           |                   |         |      |  |
|                 |        |                                    |                   |         |      |  |
|                 | 30     | Reserved                           |                   |         |      |  |
|                 |        |                                    |                   |         |      |  |
|                 | 29     | Reserved                           |                   |         |      |  |
|                 |        |                                    |                   |         |      |  |
|                 | 28     | Reserved                           |                   |         |      |  |
|                 |        |                                    |                   |         |      |  |
|                 |        | Format:                            |                   |         | MBZ  |  |
|                 | 27     | Reserved                           |                   |         |      |  |
|                 |        |                                    |                   |         |      |  |
|                 | 26     | Reserved                           |                   |         |      |  |
|                 |        |                                    |                   |         |      |  |
|                 | 25     | Reserved                           |                   |         |      |  |
|                 |        |                                    |                   |         |      |  |
|                 | 24     | DDIC Clock Off                     |                   |         |      |  |
|                 |        |                                    |                   |         |      |  |
|                 |        | This field gates off the clock goi | ng to the display | engine. |      |  |
|                 |        | Value                              |                   |         | Name |  |
|                 |        | 0b                                 | On                |         |      |  |



|    |   | DPCLKA_CFGCR0                   |  |  |  |  |
|----|---|---------------------------------|--|--|--|--|
|    | 1b  | Off [Default]                   |  |  |  |  |
| 23 |   |                                 |  |  |  |  |
|    |   |                                 |  |  |  |  |
|    | This field gates off the clo                                | ck going to the display engine. |  |  |  |  |
|    | Value   | Name                            |  |  |  |  |
|    | 0b  | On                              |  |  |  |  |
|    | 1b  | Off [Default]                   |  |  |  |  |
| 22 | TC5 Clock Off   | ,                               |  |  |  |  |
|    |   |                                 |  |  |  |  |
|    |   | ck going to the display engine. |  |  |  |  |
|    | Value   | Name                            |  |  |  |  |
|    | 0b  | On                              |  |  |  |  |
|    | 1b  | Off [Default]                   |  |  |  |  |
| 21 | TC4 Clock Off   |                                 |  |  |  |  |
|    |   |                                 |  |  |  |  |
|    | This field gates off the clock going to the display engine. |                                 |  |  |  |  |
|    | Value   | Name                            |  |  |  |  |
|    | 0b  | On                              |  |  |  |  |
|    | 1b  | Off [Default]                   |  |  |  |  |
| 20 | Reserved  |                                 |  |  |  |  |
|    |   |                                 |  |  |  |  |
| 19 | Reserved  |                                 |  |  |  |  |
|    |   |                                 |  |  |  |  |
| 18 | Reserved  |                                 |  |  |  |  |
|    |   |                                 |  |  |  |  |
| 17 | Reserved  |                                 |  |  |  |  |
|    |   |                                 |  |  |  |  |
| 16 | Reserved  |                                 |  |  |  |  |
|    |   |                                 |  |  |  |  |
| 15 | Reserved  |                                 |  |  |  |  |
|    |   |                                 |  |  |  |  |
| 14 | TC3 Clock Off   |                                 |  |  |  |  |
|    |   |                                 |  |  |  |  |
|    |   | ck going to the display engine. |  |  |  |  |
|    | Value   | Name                            |  |  |  |  |
|    | 0b  | On                              |  |  |  |  |



|     |  | DPCLKA_CF             | GCR0   |  |  |  |
|-----|--|-----------------------|--|--|--|--|
|     | 1b   | Off [Default]         |  |  |  |  |
| 13  | TC2 Clock Off  |                       |  |  |  |  |
|     |  |                       |  |  |  |  |
|     | This field gates off the cloc  | k going to the displa | y engine.  |  |  |  |
|     | Value  |                       | Name   |  |  |  |
|     | 0b   | On                    |  |  |  |  |
|     | 1b   | Off [Default]         |  |  |  |  |
| 12  | TC1 Clock Off  |                       |  |  |  |  |
|     |  |                       |  |  |  |  |
|     | This field gates off the cloc  | k going to the displa | y engine.  |  |  |  |
|     | Value  |                       | Name   |  |  |  |
|     | 0b   | On                    |  |  |  |  |
|     | 1b   | Off [Default]         |  |  |  |  |
| 11  | DDIB Clock Off   |                       |  |  |  |  |
|     |  |                       |  |  |  |  |
|     | _  |                       | display engine. DSI1 clock gating is independent |  |  |  |
|     | and controlled by the MIPI   | DSI mode programm     |  |  |  |  |
|     | Value  |                       | Name   |  |  |  |
|     | 0b   | On                    |  |  |  |  |
|     | 1b   | Off [Default]         |  |  |  |  |
| 10  | DDIA Clock Off   |                       |  |  |  |  |
|     |  |                       |  |  |  |  |
|     | This field gates off the DDIA clock going to the display engine. DSI0 clock gating is independent and controlled by the MIPI DSI mode programming. |                       |  |  |  |  |
|     | Value  | D31 mode programm     | Name   |  |  |  |
|     | 0b   | On                    | Nume   |  |  |  |
|     | 1b   | Off [Default]         |  |  |  |  |
| 0.0 | Reserved   | on [Belault]          |  |  |  |  |
| 9.0 | keservea   |                       |  |  |  |  |
| 7.6 | Reserved   |                       |  |  |  |  |
| 7.0 | keservea   |                       |  |  |  |  |
| 5:4 | DDIC Clock Select  |                       |  |  |  |  |
| 5.4 | DDIC Clock Select  |                       |  |  |  |  |
|     | This field selects which DPL   | L will drive the port | clock for DDIC.                                  |  |  |  |
|     | Value  |                       | Name   |  |  |  |
|     | 00b  |                       | DPLL0  |  |  |  |
|     |  |                       |  |  |  |  |



|     | DPCLKA_(   | CFGCR0                       |  |  |  |  |
|-----|--|------------------------------|--|--|--|--|
|     | 01b  | DPLL1                        |  |  |  |  |
|     | 10b  | DPLL4                        |  |  |  |  |
| 3:2 | DDIB Clock Select  |                              |  |  |  |  |
|     | This field selects which DPLL will drive the po                            | ort clock for DDIB and DSI1. |  |  |  |  |
|     | Value  | Name                         |  |  |  |  |
|     | 00b  | DPLL0                        |  |  |  |  |
|     | 01b  | DPLL1                        |  |  |  |  |
|     | 10b  | DPLL4                        |  |  |  |  |
| 1:0 | DDIA Clock Select  |                              |  |  |  |  |
|     |  |                              |  |  |  |  |
|     | This field selects which DPLL will drive the port clock for DDIA and DSI0. |                              |  |  |  |  |
|     | Value  | Name                         |  |  |  |  |
|     | 00b  | DPLL0                        |  |  |  |  |
|     | 01b  | DPLL1                        |  |  |  |  |
|     | 10b  | DPLL4                        |  |  |  |  |



# ${\color{red} \textbf{DPFC\_CONTROL\_SA}}$

|   |          | DPFC_CTL_SA - DI  | PFC_CONTROL_SA                 |                        |  |  |
|---|----------|---|--------------------------------|------------------------|--|--|
| Register Space:   |          | MMIO: 0/2/0   |                                |                        |  |  |
| Source:   |          | BSpec   |                                |                        |  |  |
| Size (in b  | oits):   | 32  |                                |                        |  |  |
| Address:  |          | 100100h   |                                |                        |  |  |
| This reg<br>Agent.  | ister co | ontains control bits related to Display Fran  | me Buffer Compression Host I   | nvalidation in System  |  |  |
| <b>DWord</b>  | Bit      |   | Description                    |                        |  |  |
| 0   | 31:30    | Reserved  |                                | 1                      |  |  |
|   |          | Default Value:  |                                | 00b                    |  |  |
|   |          | Access:   |                                | R/W                    |  |  |
|   |          | Reserved  |                                |                        |  |  |
|   | 29       | CPUFNCEN  |                                |                        |  |  |
|   |          | Default Value:  |                                | 0b                     |  |  |
|   |          | Access:   |                                | R/W                    |  |  |
|   |          | <ul><li>0: Display Buffer is not in a CPU fence. N<br/>Buffer.</li><li>1: Display Buffer exists in a CPU fence.</li></ul> | lo modifications are allowed f | rom CPU to the Display |  |  |
|   | 28:5     | Reserved  |                                |                        |  |  |
|   |          | Default Value:  | 000000h                        |                        |  |  |
|   |          | Access:   | R/W                            |                        |  |  |
|   |          | Reserved  |                                |                        |  |  |
|   | 4:0      | CPUFNCNUM   |                                |                        |  |  |
|   |          | Default Value:  |                                | 00h                    |  |  |
|   |          | Access:   |                                | R/W                    |  |  |
| This field specifies the CPU visible FENCE number corresponding to the pluncompressed frame buffer. |          |   | e placement of the             |                        |  |  |



# DPFC\_CPU\_FENCE\_OFFSET

|                      |             | DPFC_CFO - DPFC_CPU_FEN                          | CE_OFFSE         | Т                     |
|----------------------|-------------|--|------------------|-----------------------|
| Register Space: N    |             | MIO: 0/2/0                                       |                  |                       |
| Source:              | BS          | рес  |                  |                       |
| Size (in bits):      | 32          |  |                  |                       |
| Address:             | 10          | 0104h  |                  |                       |
| This register Agent. | contains co | ontrol bits related to Display Frame Buffer Comp | oression Host Ir | nvalidation in System |
| DWord                | Bit         | Descript   | tion             |                       |
| 0                    | 31:22       | Reserved   |                  |                       |
|                      |             | Default Value:                                   |                  | 000h                  |
|                      |             | Access:  |                  | R/W                   |
| Reserved             |             |  |                  |                       |
| 21:0 YFNCDISP        |             |  |                  |                       |
|                      |             | Default Value:                                   | 000000           | h                     |
|                      |             | Access:  | R/W              |                       |
|                      |             | Y offset from the CPU fence to the Display Bu    | ffer base        |                       |



## **DPHY CLK TIMING PARAM**

**DPHY CLK TIMING PARAM** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 162180h-162183h

Name: DPHY 0 Clock Lane Timing Parameter

ShortName: DPHY\_CLK\_TIMING\_PARAM\_0

Power: PG0 Reset: global

Address: 6C180h-6C183h

Name: DPHY 1 Clock Lane Timing Parameter

ShortName: DPHY\_CLK\_TIMING\_PARAM\_1

Power: PG0 Reset: global

This register specifies the D-PHY timing parameters for the Clock Lane, if SW is overriding the HW defaults. This register is located within the combo-PHY and is used to apply the overrides to the Clock Lane. The DSI Controller within the Display Core has an identical register (DSI\_CLK\_TIMING\_PARAM) that is used to calculate the transition latencies of the Clock Lane. Both registers should be programmed by Software if an override is to be applied to the Clock Lane.

All fields are defined in number of Escape clocks.

#### Restriction

Overall restriction is that the timing parameters must be non-zero if SW is overriding the HW timing parameters.

The programming of this register must be equal to or less than the programming of it's sister register that lives within the Display Core (DSI\_CLK\_TIMING\_PARAM).

| <b>DWord</b> | Bit   | Description   |  |     |
|--------------|-------|---|--|-----|
| 0            | 31    | CLK_PREPARE Override  |  |     |
|              |       | Access:   |  | R/W |
|              |       | This field controls the override of the CLK-PREPARE timing parameter. |  |     |
|              |       | Value Name  |  |     |
|              |       | 0b HW maintains [Default]   |  |     |
|              |       | 1b SW overrides   |  |     |
|              | 30:28 | CLK_PREPARE   |  |     |
|              |       | Access:   |  | R/W |



#### **DPHY CLK TIMING PARAM** This parameter defines the time that the Host drives the Clock Lane with the LP-00 Lane state (the Bridge state) immediately before the HS-0 Line state. This field represents a hexadecimal value with a precision of 1.2 – i.e. the most significant bit is the integer and the least significant 2 bits are fraction bits. So, the field can represent a range of 0.25 to 1.75 (12.5ns to 87.5ns assuming an Escape clock with a 20MHz frequency) HW maintains this timing parameter at 1 Escape clock (minimum 50ns) **Value Name** 001b 0.25 Escape clocks 010b 0.50 Escape clocks 011b 0.75 Escape clocks 100b 1.00 Escape clocks 101b 1.25 Escape clocks 110b 1.50 Escape clocks 111b 1.75 Escape clocks Others Reserved **Programming Notes** Caution: The MIPI D-PHY specification has a maximum of 95ns for this parameter. 27 **CLK ZERO Override** R/W Access: This field controls the override of the CLK-ZERO timing parameter **Value** 0 **HW Maintains** SW overrides 26:24 Reserved Format: MB7 23:20 **CLK\_ZERO** R/W Access: This parameter defines the time that the Host drives the HS-0 Lane state on the Clock Lane. HW maintains this parameter at 5 Escape clocks (minimum 250ns) 19 **CLK\_PRE Override** R/W Access: This field controls the override of the CLK-PRE timing parameter. **Value Name** 0 **HW Maintains** 1 SW overrides

18

Reserved



|       | Format:  | MBZ   |
|-------|--|---|
| 17:16 | CLK_PRE  |   |
|       | Access:  | R/W   |
|       | Lane beginning its transition fr<br>HW maintains this parameter a  | e that the HS clock shall be driven by the Host prior to ar<br>rom the LP state to the HS state.<br>at 8 UI (1 Byte clock). This field will override the paramete<br>ks which will be much greater than 8 UI. |
| 15    | CLK_POST Override  |   |
|       | Access:  | R/W   |
|       |  | e of the CLK-POST timing parameter  |
|       | Value  | Name  |
|       | 0  | HW Maintains  |
|       | 1  | SW overrides  |
| 14:11 | Reserved   |   |
|       | Format:  | MBZ   |
| 10.0  | a.v  | <u>,                                      </u>  |
| 10:8  | CLK_POST   |   |
| 10:8  | Access: This parameter defines the time  |   |
| 7     | Access: This parameter defines the tim Lane has transitioned to the LF HW maintains this parameter a   | e the Host continues to transmit the HS clock after the la<br>P state.<br>at 1.25 Escape clocks plus 7 Byte clocks (minimum 62.5ns  |
|       | Access: This parameter defines the tim Lane has transitioned to the LF HW maintains this parameter a  CLK_TRAIL Override  Access:  | e the Host continues to transmit the HS clock after the la<br>P state.<br>at 1.25 Escape clocks plus 7 Byte clocks (minimum 62.5ns  |
|       | Access: This parameter defines the tim Lane has transitioned to the LF HW maintains this parameter a  CLK_TRAIL Override  Access: This field controls the override   | e the Host continues to transmit the HS clock after the last state.  at 1.25 Escape clocks plus 7 Byte clocks (minimum 62.5ns)  R/W  e of the CLK-TRAIL timing parameter                                      |
|       | Access: This parameter defines the tim Lane has transitioned to the LF HW maintains this parameter a  CLK_TRAIL Override  Access: This field controls the override  Value  | e the Host continues to transmit the HS clock after the last state.  P state.  At 1.25 Escape clocks plus 7 Byte clocks (minimum 62.5ns)  R/W  P of the CLK-TRAIL timing parameter  Name                      |
|       | Access: This parameter defines the tim Lane has transitioned to the LF HW maintains this parameter a  CLK_TRAIL Override  Access: This field controls the override   | R/W e of the CLK-TRAIL timing parameter  Name HW Maintains  |
| 7     | Access: This parameter defines the tim Lane has transitioned to the LF HW maintains this parameter a  CLK_TRAIL Override  Access: This field controls the override  Value  0 1                                     | e the Host continues to transmit the HS clock after the last state.  P state.  At 1.25 Escape clocks plus 7 Byte clocks (minimum 62.5ns)  R/W  P of the CLK-TRAIL timing parameter  Name                      |
|       | Access: This parameter defines the tim Lane has transitioned to the LF HW maintains this parameter a  CLK_TRAIL Override  Access: This field controls the override  Value  0  1  Reserved                          | e the Host continues to transmit the HS clock after the last state.  at 1.25 Escape clocks plus 7 Byte clocks (minimum 62.5ns)  R/W  e of the CLK-TRAIL timing parameter  Name  HW Maintains SW overrides     |
| 7     | Access: This parameter defines the tim Lane has transitioned to the LF HW maintains this parameter a  CLK_TRAIL Override  Access: This field controls the override  Value  0 1                                     | R/W e of the CLK-TRAIL timing parameter  Name HW Maintains  |
| 7     | Access: This parameter defines the tim Lane has transitioned to the LF HW maintains this parameter a  CLK_TRAIL Override  Access: This field controls the override  Value  0  1  Reserved Format:  CLK_TRAIL       | R/W e of the CLK-TRAIL timing parameter  Name  HW Maintains  SW overrides  MBZ  |
| 6:3   | Access: This parameter defines the tim Lane has transitioned to the LF HW maintains this parameter a  CLK_TRAIL Override Access: This field controls the override  Value  0 1  Reserved Format:  CLK_TRAIL Access: | e the Host continues to transmit the HS clock after the lap state.  at 1.25 Escape clocks plus 7 Byte clocks (minimum 62.5ns)  R/W  e of the CLK-TRAIL timing parameter  Name  HW Maintains SW overrides      |



## **DPHY DATA TIMING PARAM**

**DPHY DATA TIMING PARAM** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 162184h-162187h

Name: DPHY 0 Data Lane Timing Parameter ShortName: DPHY\_DATA\_TIMING\_PARAM\_0

Power: PG0 Reset: global

Address: 6C184h-6C187h

Name: DPHY 1 Data Lane Timing Parameter ShortName: DPHY\_DATA\_TIMING\_PARAM\_1

Power: PG0 Reset: global

This register specifies the D-PHY timing parameters for the Data Lane, if SW is overriding the HW defaults. This register is located within the combo-PHY and is used to apply the overrides to the Data Lanes. The DSI Controller within the Display Core has an identical register (DSI\_DATA\_TIMING\_PARAM) that is used to calculate the transition latencies of the Data Lanes. Both registers should be programmed by Software if an override is to be applied to the Clock Lane.

All fields are defined in number of Escape clocks.

#### Restriction

Overall restriction is that the timing parameters must be non-zero if SW is overriding the HW timing parameters.

The programming of this register must be equal to or less than the programming of it's sister register that lives within the Display Core (DSI\_DATA\_TIMING\_PARAM).

| DWord | Bit   | Description  |     |     |
|-------|-------|--|-----|-----|
| 0     | 31    | HS_PREPARE Override  |     |     |
|       |       | Access:  | R/W |     |
|       |       | This field controls the override of the HS-PREPARE timing parameter. |     |     |
|       |       | Value Name   |     |     |
|       |       | 0 HW maintains   |     |     |
|       |       | 1 SW overrides   |     |     |
|       | 30:27 | Reserved   |     |     |
|       |       | Format:  |     | MBZ |



| 26:24 | <del></del>   | ATA_TIMING_PA                |   |  |
|-------|---|------------------------------|---|--|
| 20.24 | Access:   |                              | R/W   |  |
|       |   | me that the Host drives a Da | ata Lane with the LP-00 Lane state  |  |
|       | Bridge state) immediately be  |                              |   |  |
|       |   |                              | of 1.2 – i.e. the most significant b                                      |  |
|       | 0.25 to 1.75 (12.5ns to 87.5ns  |                              | <li>s. So, the field can represent a ran<br/>with a 20MHz frequency)</li> |  |
|       | HW maintains this parameter   |                              | •   |  |
|       | Value   |                              | Name  |  |
|       | 001b  | 0.25 Escape clocks           |   |  |
|       | 010b  | 0.50 Escape clocks           |   |  |
|       | 011b  | 0.75 Escape clocks           |   |  |
|       | 100b  | 1.0 Escape clocks            |   |  |
|       | 101b  | 1.25 Escape clocks           |   |  |
|       | 110b  | 1.50 Escape clocks           |   |  |
|       | 111b  | 1.75 Escape clocks           |   |  |
|       | Others  | Reserved                     |   |  |
|       |   |                              |   |  |
|       | Programming Notes   |                              |   |  |
|       | Caution: The MIPI D-PHY specification has a maximum of 85ns + 6UI for this parameter. |                              |   |  |
| 23    | HS_ZERO Override  |                              |   |  |
|       | Access:   |                              | R/W   |  |
|       | This field controls the overri  | de of the HS-ZERO timing pa  |   |  |
|       | Value   |                              | Name  |  |
|       | 0   | HW maintains                 |   |  |
|       | 1   | SW overrides                 |   |  |
| 22:20 | Reserved  |                              |   |  |
|       | Format:   |                              | MBZ   |  |
| 19:16 | HS_ZERO   |                              |   |  |
|       | Access:   |                              | R/W   |  |
|       | •   |                              | HS-0 Lane state on a Data Lane.<br>/te clock (minimum 100ns + 8UI)        |  |
| 15    | HS_TRAIL Override   |                              |   |  |
|       | Access:   |                              | R/W   |  |
|       | This field controls the overri  | de of the HS-TRAIL timing p  |   |  |
|       | Value   |                              | Name  |  |
|       | 0   | HW maintains                 |   |  |



| DPHY_DATA_TIMING_PARAM |  |              |  |  |
|------------------------|--|--------------|--|--|
|                        | 1  | SW overrides |  |  |
| 14:11                  | Reserved   |              |  |  |
|                        | Format:  |              | MBZ  |  |
| 10:8                   | HS_TRAIL   |              |  |  |
|                        | Access:  |              | R/W  |  |
|                        | This parameter defines the time that the Host drives the flipped differential state of the last payload data bit of a HS transmission on a Data Lane.  HW maintains this parameter at 1.5 Escape clocks (minimum 75ns) |              |  |  |
| 7                      | HS_EXIT Override   |              |  |  |
|                        | Access:  |              | R/W  |  |
|                        | This field controls the override of the HS-EXIT timing parameter   |              |  |  |
|                        | Value  |              | Name   |  |
|                        | 0  | HW maintains |  |  |
|                        | 1  | SW overrides |  |  |
| 6:3                    | Reserved   |              |  |  |
|                        | Format:  |              | MBZ  |  |
| 2:0                    | HS_EXIT  |              |  |  |
|                        | Access:  |              | R/W  |  |
|                        | This parameter defines the time following a HS burst. HW maintains this parameter a  |              | P-11 Lane state (i.e. the Stop state) m 100ns) |  |



# DPHY\_ESC\_CLK\_DIV

| DPHY_ESC_CLK_DIV |                             |  |  |
|------------------|-----------------------------|--|--|
| Register Space:  | MMIO: 0/2/0                 |  |  |
|                  |                             |  |  |
| Source:          | BSpec                       |  |  |
| Size (in bits):  | 32                          |  |  |
| Address:         | 162190h-162193h             |  |  |
| Name:            | DPHY 0 Escape Clock Divider |  |  |
| ShortName:       | DPHY_ESC_CLK_DIV_0          |  |  |
| Power:           | PG0                         |  |  |
| Reset:           | global                      |  |  |
| Address:         | 6C190h-6C193h               |  |  |
| Name:            | DPHY 1 Escape Clock Divider |  |  |
| ShortName:       | DPHY_ESC_CLK_DIV_1          |  |  |
| Power:           | PG0                         |  |  |
| Reset:           | global                      |  |  |

This register defines the clock divider variable M needed to generate an Escape clock from the 8X clock. This register is located within the combo-PHY. There is an identical register (DSI\_ESC\_CLK\_DIV) located within the Display Core. Both of these registers should be programmed by Software.

#### Restriction:

The programming of this register must be identical to the programming of its sister register that lives within the Display Core (DSI\_ESC\_CLK\_DIV).

If operating in Dual Link mode, then both Combo-PHY registers (DPHY\_ESC\_CLK\_DIV\_0 and DPHY\_ESC\_CLK\_DIV\_1) have to be programmed to the same value as the sister register that lives within the Display Core's master port (DSI\_ESC\_CLK\_DIV\_0)

| DWord      | Bit   | Description  |                    |  |
|------------|-------|--|--------------------|--|
| 0          | 31:21 | Reserved   |                    |  |
|            | 20:16 | Byte Clocks per Escape Clock   |                    |  |
| Access: RO |       |  | RO                 |  |
|            |       | This field reports the number of Byte clocks present within transcoder calculates this variable based off of the Escape N = Ceiling(M/8)  The DSI complex (transcoder and D-PHY) use this informathe Byte clock. | e clock divider M. |  |
|            | 15:9  | Reserved   |                    |  |
|            | 8:0   | Escape Clock Divider M   |                    |  |
|            |       | Access:  | R/W                |  |



# DPHY\_ESC\_CLK\_DIV

This field specifies the divider variable (M) needed to derive the Escape clock from the Link clock (i.e. the 8X frequency)

Escape frequency = 8X frequency / M

The DSI transcoder does not use a physical Escape clock, so there is no physical divider, but the transcoder needs to know the value of M to emulate the Escape clock in Byte clocks.

#### Restriction

The Escape clock frequency must be as close to, but not greater than 20MHz. Therefore, the programming of M should be:

M = Ceiling(8X Frequency (in MHz) / 20 MHz)



## **DPHY\_TA\_TIMING\_PARAM**

**DPHY TA TIMING PARAM** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 162188h-16218Bh

Name: DPHY 0 Turnaround Timing Parameter

ShortName: DPHY\_TA\_TIMING\_PARAM\_0

Power: PG0 Reset: global

Address: 6C188h-6C18Bh

Name: DPHY 1 Turnaround Timing Parameter

ShortName: DPHY\_TA\_TIMING\_PARAM\_1

Power: PG0 Reset: global

This register specifies the D-PHY timing parameters used for the Bus Turn-Around flow, if SW is overriding the HW defaults.

All fields are defined in number of Escape clocks.

#### **Restriction**

Overall restriction is that the timing parameters must be non-zero if SW is overriding the HW timing parameters.

If operating in Dual Link mode, then SW should program both Combo-PHY registers (DPHY\_TA\_TIMING\_PARAM\_0 and DPHY\_TA\_TIMING\_PARAM\_1), if necessary.

| <b>DWord</b> | Bit        | Description  |      |     |  |  |
|--------------|------------|--|------|-----|--|--|
| 0            | 31         | TA_SURE Override   |      |     |  |  |
|              |            | Access:  |      | R/W |  |  |
|              |            | This field controls the override of the TA-SURE timing parameter |      |     |  |  |
|              | Value Name |  | Name |     |  |  |
|              |            | 0 HW maintains   |      |     |  |  |
|              |            | 1 SW overrides   |      |     |  |  |
|              | 30:21      | Reserved   |      |     |  |  |
|              |            | Format: MBZ  |      | MBZ |  |  |
|              | 20:16      | TA_SURE  |      |     |  |  |
|              |            | Access:  |      | R/W |  |  |



#### **DPHY TA TIMING PARAM** This parameter defines the time that the new transmitter waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround. This field represents a hexadecimal value with a precision of 3.2 – i.e. the most significant 3 bits are the integer and the least significant 2 bits are fraction bits. So, the field can represent a range of 0.25 to 7.75 (12.5ns to 387.5ns assuming an Escape clock with a 20MHz frequency) HW maintains this parameter at 1 Escape clock (minimum 50ns). **Programming Notes** 1. Caution: The MIPI D-PHY specification has a maximum of 2 Escape clocks for this parameter 2. If operating at or below an 800MHz Link frequency, this parameter should be overridden and programmed to a value of 0 15 **TA GO Override** R/W Access: This field controls the override of the TA-GO timing parameter **Value** Name 0 **HW** maintains SW overrides 14:12 Reserved Format: MBZ 11:8 **TA GO** R/W Access: This parameter defines the time that the transmitter drives the Bridge state (LP-00) before releasing control during a Link Turnaround. HW maintains this parameter at 4 Escape clocks (minimum 200ns) **Programming Notes** Caution: The MIPI D-PHY specification has a fixed requirement of 4 Escape clocks for this parameter 7 **TA\_GET Override** R/W Access: This field controls the override of the TA-GET timing parameter Value Name 0 **HW** maintains SW overrides 6:4 Reserved Format: MBZ 3:0 TA GET R/W Access: This parameter defines the time that the new transmitter drives the Bridge state (LP-00) after



# DPHY\_TA\_TIMING\_PARAM

accepting control during a Link Turnaround.

HW maintains this parameter at 5 Escape clocks (minumum 250ns)

#### **Programming Notes**

Caution: The MIPI D-PHY specification has a fixed requirement of 5 Escape clocks for this parameter



# **DPHY\_TRIG\_EXT**

|                 |         | DPHY  | TRIG_EXT                           |  |  |
|-----------------|---------|---|------------------------------------|--|--|
| Register Space: |         | MMIO: 0/2/0   |                                    |  |  |
| Source:         |         | BSpec   |                                    |  |  |
| Access:         |         | R/W   |                                    |  |  |
| Size (in b      | oits):  | 32  |                                    |  |  |
| Address:        |         | 16218Ch-16218Fh   |                                    |  |  |
| Name:           |         | DPHY 0 Trigger Extension  |                                    |  |  |
| ShortNa         | me:     | DPHY_TRIG_EXT_0   |                                    |  |  |
| Power:          |         | PG0   |                                    |  |  |
| Reset:          |         | global  |                                    |  |  |
| Address:        |         | 6C18Ch-6C18Fh   |                                    |  |  |
| Name:           |         | DPHY 1 Trigger Extension  | DPHY 1 Trigger Extension           |  |  |
| ShortNa         | me:     | DPHY_TRIG_EXT_1   |                                    |  |  |
| Power:          |         | PG0   |                                    |  |  |
| Reset:          |         | global  |                                    |  |  |
| This regi       | ster sp | ecifies the amount of time to extend a  | Trigger message to the Peripheral. |  |  |
| <b>DWord</b>    | Bit     |   | Description                        |  |  |
| 0               | 31:16   | Reserved  |                                    |  |  |
|                 |         | Format: MBZ   |                                    |  |  |
|                 | 15:0    | Trigger Extension   |                                    |  |  |
|                 |         | Access:   | R/W                                |  |  |
|                 |         | This field specifies the number of Escape clocks to extend a trigger message by.  This effectively extends the duration that the trigger is asserted at the Peripheral's Protocol Lay This field is only used if a Trigger Message is initiated from the DSI_LP_MSG register. |                                    |  |  |



# **DPLC\_CTL**

**DPLC CTL** 

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

**Update Point:** 

Address: 49400h-49403h

Name: Pipe A LDPST Control

ShortName: DPLC\_CTL\_A

Power: PG1 Reset: soft

#### **Description**

Restriction: LDPST is supported for horizontal and vertical pipe sizes up to 4096 pixels.

#### Restriction

The following programming sequence should be followed.

- 1. Enable LDPST with the Orientation and the Tile Size bits programmed correctly.
- 2. Program IE coefficients
- 3. Enable pipe.

Orientation and Tile Size must not be changed when the LDPST function is enabled.

| DWord      | Bit | Description  |             |  |  |
|------------|-----|--|-------------|--|--|
| 0          | 31  | Function Enable  |             |  |  |
|            |     | This field enables the LDPST funct                     |             |  |  |
|            |     | Histogram is enabled directly by t                     | this field. |  |  |
|            |     | Value  | Name        |  |  |
| 0b Disable |     |  | Disable     |  |  |
|            |     | 1b   | Enable      |  |  |
|            | 30  | Reserved   |             |  |  |
|            | 29  | Load IE  |             |  |  |
|            |     | R/W Set  |             |  |  |
|            |     | Hardware clears this field after the load is complete. |             |  |  |
|            |     | Value Name   |             |  |  |
|            |     | 0b   | Ready/Done  |  |  |



|   |             |   |                | DF                         | PLC_C  | CTL            |        |   |               |
|---|-------------|---|----------------|----------------------------|--|----------------|--------|---|---------------|
|   |             | 1b  |                | Lo                         | pading   |                |        |   |               |
| 2 |             |   |                |                            | •  | load when the  |        | a change in Orientation for next                                    | <del></del> - |
|   |             | Value   |                | Name                       |  | •              |        | Description   |               |
|   |             | 0b  | Landscap       | е                          |  | 16x9 tile arra | ngem   | ent   |               |
|   |             | 1b  | Portrait       | rait 9x16 tile arrangement |  |                |        | ent   |               |
| 2 | 27          | Frame Histog  | gram Done      |                            |  |                |        |   |               |
|   |             |   |                |                            |  |                |        |   |               |
|   |             | Access:   |                |                            |  |                |        | RO  |               |
|   | \           |   | ould start rea |                            |  |                |        | lid tiles (based on hsize and<br>en this bit is set at Vblank. This |               |
|   |             | Value   | Nar            | ne                         |  |                | De     | scription   |               |
|   |             | 0b  | Not Done       |                            | Histog   | ram creation i | not do | one   |               |
|   |             | 1b  | Done           |                            | Histog   | ram creation o | done   |   |               |
| 2 | 26 <b>I</b> | Histogram B   | uffer ID       |                            |  |                |        | T   |               |
|   |             | Access:   |                |                            |  |                |        | RO  |               |
|   | 0           | This bit is set or cleared by H/W to indicate which double buffered BANK H/W is working on for creating histogram for current frame. This bit toggles one clk after Vblank if Hist_buffer_delay bit is not set. |                |                            |  |                |        |   |               |
|   |             | Value   | Name           | e                          |  |                | Desc   | ription   |               |
|   |             | 0b  | Bank0          | Cre                        | eating Histogram in Bank0  |                |        |   |               |
|   |             | 1b  | Bank1          | Cre                        | eating Histogram in Bank1  |                |        |   |               |
| 2 | 25 <b>I</b> | IE Buffer ID  |                |                            |  |                |        |   |               |
|   |             | Access:   |                |                            |  |                |        | RO  |               |
|   |             |   |                |                            | to indicate which double buffered BANK H/W is using for rent frame. This bit will toggle at Vblank when load IE bit is set.  Description |                |        | t.  |               |
|   |             |   | Bank0          | Reading                    | correction factors from Bank 0   |                |        |   |               |
|   |             |   | Bank1          |                            |  |                |        |   |               |
|   | 24 <b>I</b> |   |                |                            |  |                |        |   |               |
|   |             | Reserved  |                |                            |  |                |        |   |               |
|   |             | Format:   |                |                            |  |                | MBZ    |   |               |
|   | <u> </u>    | Reserved  |                |                            |  |                | 1      |   |               |
|   | <br>        |   |                |                            |  |                |        |   |               |
|   |             | Format:   |                |                            |  |                | MBZ    |   |               |
|   |             |   |                |                            |  |                |        |   |               |



|      |                      | DPLO  | C_CTL           |  |  |  |
|------|----------------------|---|-----------------|--|--|--|
| 22:2 | Reserved             |   |                 |  |  |  |
|      |                      |   |                 |  |  |  |
|      | Format:              |   |                 | MBZ                                      |  |  |
| 19   | Reserved             | eserved   |                 |  |  |  |
|      |                      |   |                 |  |  |  |
|      | Format:              |   |                 | MBZ                                      |  |  |
| 18:1 | 4 Reserved           |   |                 |  |  |  |
|      | Format:              |   |                 | MBZ                                      |  |  |
| 13:1 | 2 Enhancemen         | nt mode   | 1               |  |  |  |
|      |                      |   |                 |  |  |  |
|      |                      |   | between Look u  | p table mode and Multiplier mode.        |  |  |
|      | Value                | Name  |                 | Description                              |  |  |
|      | 00b                  | Direct [Default]  |                 | ect look up Mode                         |  |  |
|      | 01b                  | Multiplicative  |                 | tiplicative Mode                         |  |  |
|      | 10b                  | Reserved  |                 | erved                                    |  |  |
|      | 11b                  | Reserved  | Res             | erved                                    |  |  |
| 11   | Reserved             |   |                 |  |  |  |
| 10   |                      |   |                 |  |  |  |
| 9    | Reserved             |   |                 |  |  |  |
| 8    | Reserved             |   |                 |  |  |  |
| 7    | Reserved             |   |                 |  |  |  |
| 6    | Reserved             |   |                 |  |  |  |
| 5    | Reserved             |   |                 |  |  |  |
| 3    | Reserved             |   |                 |  |  |  |
| 2    | Reserved<br>Reserved |   |                 |  |  |  |
| 1    | Hist Buffer D        | <b>Dalay</b>  |                 |  |  |  |
| '    | Access:              | Delay   |                 | R/W                                      |  |  |
|      |                      | This field controls when the histogram readback buffer is loaded in H/W. S/W can set this bit |                 |  |  |  |
|      |                      | hile reading the histogram bin registers to ensure that the H/W does not overwrite the        |                 |  |  |  |
|      |                      | _   | new frame. This | s bit must be cleared by the S/W as soon |  |  |
|      | as the histog        | ram bin read is complete.   |                 |  |  |  |
| 0    | Reserved             |   |                 |  |  |  |
| U    | INCOCI VEG           |   |                 |  |  |  |



# **DPLC\_HIST\_DATA**

**DPLC HIST DATA** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: RO
Size (in bits): 32

Address: 49408h-4940Bh

Name: Pipe A LDPST Histogram Data

ShortName: DPLC\_HIST\_DATA\_A

Power: PG1 Reset: soft

This register contains the histogram values for the array of LDPST Histogram table entries.

The data format is arranged as 32 dwords for each tile, containing 32 bins. The index register controls which bin and dword is accessed.

| DWord | Bit   | Description            |     |  |  |
|-------|-------|------------------------|-----|--|--|
| 0     | 31:17 | Reserved               |     |  |  |
|       |       | Format:                | MBZ |  |  |
|       | 16:0  | Bin                    |     |  |  |
|       |       | Histogram Data for Bin |     |  |  |



# **DPLC\_HIST\_INDEX**

| DPI | HIST | IND | FX |
|-----|------|-----|----|
|     |      |     |    |

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 49404h-49407h

Name: Pipe A LDPST Histogram Index

ShortName: DPLC\_HIST\_INDEX\_A

Power: PG1 Reset: soft

#### **Description**

The LDPST Histogram table tile entries are accessed through index and data registers.

Each tile is composed of 32 histogram bins in 32 data Dwords.

The index fields address the individual tiles and Dwords.

Hardware will automatically walk the indexes through each Dword and raster scan through the X and Y, starting from the upper left corner of the display. The automatic walk is based on the programmed pipe source size. Software can manually program the index to access specific tiles and Dwords.

There are 144 tiles arranged in a 16x9 (horizontal x vertical) or 9x16 array, depending on the DPLC\_CTL Orientation setting.

| DWord | Bit   | Description  |                  |   |     |  |  |
|-------|-------|--|------------------|---|-----|--|--|
| 0     | 31:21 | Reserved   | Reserved         |   |     |  |  |
|       |       | Format:  |                  |   | MBZ |  |  |
|       | 20    | Reserved   |                  |   |     |  |  |
|       |       |  |                  |   |     |  |  |
|       |       | Format:  |                  |   | MBZ |  |  |
|       | 19:16 | Y Index  |                  |   |     |  |  |
|       |       |  |                  |   |     |  |  |
|       |       | Access:  | Write/Read Statu | S |     |  |  |
|       |       | This index points to the curre                             |                  |   |     |  |  |
|       |       | This index auto increments by                              |                  |   | •   |  |  |
|       |       | automatically rollover when the final (16th or 9th) vertic |                  |   | '   |  |  |
|       |       | Value Name   |                  |   |     |  |  |
|       |       | [0,15]   |                  |   |     |  |  |
|       | 15:13 | Reserved   |                  |   |     |  |  |
|       |       | Format:  |                  |   | MBZ |  |  |



|      | DPLC_HIST_INDEX   |  |             |        |  |  |
|------|---|--|-------------|--------|--|--|
| 12   | Reserved  |  |             |        |  |  |
|      |   |  |             |        |  |  |
|      | Format:   | MBZ  |             |        |  |  |
| 11:8 | X Index   |  |             |        |  |  |
|      |   |  |             |        |  |  |
|      | Access:   | Write/Read Statu   | IS          |        |  |  |
|      | •   | This index points to current horizontal tile in the array. |             |        |  |  |
|      | This index auto increments by one after the final (32nd) Dword is accessed. It will automatically |  |             |        |  |  |
|      | rollover when the final (16th or 9th) horizontal tile is completed.                               |  |             |        |  |  |
|      | Value   |  | Name        |        |  |  |
|      | [0,15]  |  |             |        |  |  |
| 7:5  | Reserved  |  |             |        |  |  |
|      | Format:   |  | MBZ         |        |  |  |
| 4:0  | DW Index  |  |             |        |  |  |
|      | Access:   | Write/Read Statu   | IS          |        |  |  |
|      | This index points to the next Dword within the tile.  |  |             |        |  |  |
|      | This index auto increments by one after each read to the data register is completed. It will      |  |             |        |  |  |
|      | automatically rollover when t   | he final (32nd) Dw   | ord is acce | essed. |  |  |
|      | Value   |  | Name        |        |  |  |
|      | [0,31]  |  |             |        |  |  |



# DPLL\_CFGCR0

|                             | DPLL_CFGCR0 |   |  |  |  |  |
|-----------------------------|-------------|---|--|--|--|--|
| Register Space: MMIO: 0/2/0 |             |   |  |  |  |  |
| Source:                     | irce: RSnec |   |  |  |  |  |
| Access:                     | ·           |   |  |  |  |  |
| Size (in b                  | itc)·       | 32  |  |  |  |  |
| Address:                    | 113).       | 164000h-164003h   |  |  |  |  |
| Name:                       |             | DPLL0_CFGCR0  |  |  |  |  |
| ShortNar                    | 00.         | DPLL0_CFGCR0  |  |  |  |  |
| SHOLLINAL                   | ne.         | DFLLO_CFGCR0  |  |  |  |  |
| Power:                      |             | PG0   |  |  |  |  |
| Reset:                      |             | global  |  |  |  |  |
| Address:                    |             | 164080h-164083h   |  |  |  |  |
| Name:                       |             | DPLL1_CFGCR0  |  |  |  |  |
| ShortNar                    | ne:         | DPLL1_CFGCR0  |  |  |  |  |
|                             |             |   |  |  |  |  |
| Power:                      |             | PG0   |  |  |  |  |
| Reset:                      |             | global  |  |  |  |  |
| Address:                    |             | 164100h-164103h   |  |  |  |  |
| Name:                       |             | TBTPLL_CFGCR0   |  |  |  |  |
| ShortNar                    | ne:         | TBTPLL_CFGCR0   |  |  |  |  |
|                             |             |   |  |  |  |  |
| Power:                      |             | PGO   |  |  |  |  |
| Reset:                      |             | global  |  |  |  |  |
| Address:                    |             | 164200h-164203h   |  |  |  |  |
| Name:                       |             | DPLL4_CFGCR0  |  |  |  |  |
| ShortName:                  |             | DPLL4_CFGCR0  |  |  |  |  |
|                             |             |   |  |  |  |  |
|                             |             | PG0   |  |  |  |  |
| Reset:                      |             | global  |  |  |  |  |
|                             |             | sed to configure the DPLL mode, frequency, and SSC.  not reset by the device 2 FLR. |  |  |  |  |
| DWord                       | Bit         | Description   |  |  |  |  |
| 0                           |             | Reserved  |  |  |  |  |
|                             |             |   |  |  |  |  |
|                             |             |   |  |  |  |  |



| DPLL_CFGCR0 |   |                |  |      |
|-------------|---|----------------|--|------|
|             | Format: MBZ   |                |  |      |
| 25          | SSC Enable  |                |  |      |
|             | SSC enable  |                |  |      |
|             | Value   |                |  | Name |
|             | 0b  | Disable        |  |      |
|             | 1b Enable   |                |  |      |
| 24:10       | DCO Fraction  |                |  |      |
|             | Default Value:  |                |  | 4000 |
|             | (DCO Frequency/Reference Frequency - INT(DCO Frequency/Reference Frequency)) * 2^15 |                |  |      |
| 9:0         | DCO Integer   |                |  |      |
|             | Default Value:  | Default Value: |  |      |
|             | INT (DCO Frequency/Reference Frequency)   |                |  |      |



## **DPLL CFGCR1**

**DPLL CFGCR1** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 164004h-164007h
Name: DPLL0\_CFGCR1
ShortName: DPLL0\_CFGCR1

Power: PG0 Reset: global

Address: 164084h-164087h
Name: DPLL1\_CFGCR1
ShortName: DPLL1\_CFGCR1

Power: PG0 Reset: global

Address: 164104h-164107h
Name: TBTPLL\_CFGCR1
ShortName: TBTPLL\_CFGCR1

Power: PG0 Reset: global

Address: 164204h-164207h
Name: DPLL4\_CFGCR1
ShortName: DPLL4\_CFGCR1

Power: PG0 Reset: global

**Description** 

This register, together with DPLL\_CFGCR0, is used to configure the DPLL frequency.

This register is not reset by the device 2 FLR.

**Programming Notes** 

The post divider is P\*Q\*K



| DWord | Bit   |  |                       | Description   |  |  |  |  |
|-------|-------|--|-----------------------|---|--|--|--|--|
| 0     | 31:18 | Reserved   |                       |   |  |  |  |  |
|       |       | Format: MBZ  |                       |   |  |  |  |  |
|       | 17:10 | <b>Qdiv Ratio</b> This field specifies the Q divider ratio. This field is only used when Qdiv Mode is set to Enable to get a divider value other than 1. |                       |   |  |  |  |  |
|       | 9     | <b>Qdiv Mode</b> This field enables the Q divider when the ratio is not 1.   |                       |   |  |  |  |  |
|       |       | Value  | Name                  | Description   |  |  |  |  |
|       |       | 0b   | Disable               | Q divider = 1   |  |  |  |  |
|       |       | 1b   | Enable                | Q divider = Qdiv Ratio  |  |  |  |  |
|       |       |  |                       |   |  |  |  |  |
|       |       | 1517   | ICT I d               | Restriction   |  |  |  |  |
|       |       |  | JST be 1 to ensure    | 50% duty cycle.   |  |  |  |  |
|       | 8:6   | · ·  | s the K divider ratio | io.   |  |  |  |  |
|       |       | Val  | ue                    | Name  |  |  |  |  |
|       |       | 001b   |                       | 1 [Default]   |  |  |  |  |
|       |       | 010b   |                       | 2   |  |  |  |  |
|       |       | 100b   |                       | 3   |  |  |  |  |
|       | 5:2   | Pdiv This field specifies the P divider ratio.   |                       |   |  |  |  |  |
|       |       | ·  | lue                   | Name  |  |  |  |  |
|       |       | 0001b  | iuc                   | 2   |  |  |  |  |
|       |       | 0010b  |                       | 3 [Default]   |  |  |  |  |
|       |       | 0100b  |                       | 5   |  |  |  |  |
|       |       | 1000b  |                       | 7   |  |  |  |  |
|       | 1:0   | Central Frequency  |                       |   |  |  |  |  |
|       | 1.0   |  | ,                     |   |  |  |  |  |
|       |       |  |                       | ncy. I at the default value. It no longer needs to be configured as |  |  |  |  |
|       |       | Value  |                       | Name  |  |  |  |  |
|       |       | 00b  | 9600 MHz              |   |  |  |  |  |
|       |       | 01b  | 9000 MHz              |   |  |  |  |  |
|       |       | 10b  | Reserved              |   |  |  |  |  |
|       |       | 11b  | 8400 MHz <b>[</b>     | [Default]   |  |  |  |  |



# **DPLL\_ENABLE**

| DPLL_ENABLE      |                        |  |  |  |
|------------------|------------------------|--|--|--|
| Register Space:  | MMIO: 0/2/0            |  |  |  |
| Source:          | BSpec                  |  |  |  |
| Access:          | R/W                    |  |  |  |
| Size (in bits):  | 32                     |  |  |  |
| Address:         | 46010h-46013h          |  |  |  |
| Name:            | DPLL 0 Enable          |  |  |  |
| ShortName:       | DPLL0_ENABLE           |  |  |  |
| Power:           | Always on              |  |  |  |
| Reset:           | soft                   |  |  |  |
| Address:         | 46014h-46017h          |  |  |  |
| Name:            | DPLL 1 Enable          |  |  |  |
| ShortName:       | DPLL1_ENABLE           |  |  |  |
| Power:           | Always on              |  |  |  |
| Reset:           | soft                   |  |  |  |
| Address:         | 46020h-46023h          |  |  |  |
| Name:            | Thunderbolt PLL Enable |  |  |  |
| ShortName:       | TBT_PLL_ENABLE         |  |  |  |
| Power:           | Always on              |  |  |  |
| Reset:           | soft                   |  |  |  |
| Address:         | 46030h-46033h          |  |  |  |
| Name:            | MG PLL 1 Enable        |  |  |  |
| ShortName:       | MGPLL1_ENABLE          |  |  |  |
| Shortivame.      | 141G1 EE 1_E1 4 15 EE  |  |  |  |
| Power:           | Always on              |  |  |  |
| Reset:           | soft                   |  |  |  |
| Address:         | 46034h-46037h          |  |  |  |
| Name:            | MG PLL 2 Enable        |  |  |  |
| ShortName:       | MGPLL2_ENABLE          |  |  |  |
| Dower            | Always on              |  |  |  |
| Power:<br>Reset: | Always on              |  |  |  |
| Neset.           | soft                   |  |  |  |



DPLL\_ENABLE

Address: 46038h-4603Bh Name: MG PLL 3 Enable

ShortName: MGPLL3\_ENABLE

Power: Always on

Reset: soft

Address: 4603Ch-4603Fh
Name: MG PLL 4 Enable
ShortName: MGPLL4\_ENABLE

Power: Always on Reset: soft

Address: 46040h-46043h
Name: MG PLL 5 Enable
ShortName: MGPLL5\_ENABLE

Power: Always on Reset: soft

Address: 46044h-46047h
Name: MG PLL 6 Enable
ShortName: MGPLL6\_ENABLE

Power: Always on Reset: soft

Address: 46048h-4604Bh
Name: MG PLL 7 Enable
ShortName: MGPLL7\_ENABLE

Power: Always on

Reset: soft

Address: 4604Ch-4604Fh
Name: MG PLL 8 Enable
ShortName: MGPLL8\_ENABLE

Power: Always on

Reset: soft



|                 | DPLL_ENABLE |  |                      |       |          |      |  |
|-----------------|-------------|--|----------------------|-------|----------|------|--|
| These registers | are used to | o enable the PLLs fo                                       | <del></del>          |       | <u> </u> |      |  |
| DWord           |             |  |                      |       |          |      |  |
| 0               | 31          | PLL Enable   |                      |       | · ·      |      |  |
|                 |             | This field enables or disables the PLL.                    |                      |       |          |      |  |
|                 |             | Value  |                      |       |          | Name |  |
|                 |             | 0b   |                      |       | Disable  |      |  |
|                 |             | 1b   |                      |       | Enable   |      |  |
|                 | 30          | PLL Lock   |                      |       |          |      |  |
|                 |             | Access:  |                      |       |          | RO   |  |
|                 |             |  | es the status of the | e PL  |          |      |  |
|                 |             | Value  |                      |       |          | ime  |  |
|                 |             | 0b   | Not locked or no     | t ena | abled    |      |  |
|                 |             | 1b   | Locked               |       |          |      |  |
|                 | 29          | Reserved   |                      |       |          |      |  |
|                 |             |  |                      |       |          |      |  |
|                 |             | Format:  |                      |       |          | MBZ  |  |
|                 | 28          | Reserved   |                      |       |          |      |  |
|                 | 27          | Power Enable This field enables or disables the PLL power. |                      |       |          |      |  |
|                 |             | Value  |                      |       | Name     |      |  |
|                 |             | 0b   |                      |       | Disable  |      |  |
|                 |             | 1b Enable  |                      |       | Enable   |      |  |
|                 | 26          | Power State  |                      |       |          |      |  |
|                 |             | Access:  |                      |       |          | RO   |  |
|                 |             | This fields indicates the status of the PLL power.         |                      |       |          |      |  |
|                 |             |  | lue                  |       |          | Name |  |
|                 |             | 0b   |                      | 1     | abled    |      |  |
|                 |             | 1b Enabled   |                      |       | abled    |      |  |
|                 | 25:12       | Reserved   |                      |       |          |      |  |
|                 |             | Format:  |                      |       |          | MBZ  |  |
|                 | 11          | Reserved   |                      |       |          |      |  |
|                 |             |  |                      |       |          |      |  |
|                 |             | Format:  |                      |       |          | MBZ  |  |
|                 | 10:0        | Reserved   |                      |       |          |      |  |
|                 |             | Format:  |                      |       |          | MBZ  |  |



# **DPST\_BIN**

|                    | DPST BIN      |   |  |  |  |  |  |
|--------------------|---------------|---|--|--|--|--|--|
| Register           | Space:        | MMIO: 0/2/0   |  |  |  |  |  |
|                    |               |   |  |  |  |  |  |
| Source:            | '             |   |  |  |  |  |  |
| Access:            |               | Double Buffered   |  |  |  |  |  |
| Size (in l         | oits):        | 32  |  |  |  |  |  |
| Double I<br>Update |               | Start of vertical blank   |  |  |  |  |  |
| Address            |               | 490C4h-490C7h   |  |  |  |  |  |
| Name:              |               | Pipe DPST Bin Data  |  |  |  |  |  |
| ShortNa            | me:           | DPST_BIN_A  |  |  |  |  |  |
| Power:             |               | PG1   |  |  |  |  |  |
| Reset:             |               | soft  |  |  |  |  |  |
| Address            | 491C4h-491C7h |   |  |  |  |  |  |
| Name:              |               | Pipe DPST Bin Data  |  |  |  |  |  |
| ShortNa            | me:           | DPST_BIN_B  |  |  |  |  |  |
| Power:             |               | PG2   |  |  |  |  |  |
| Reset:             |               | soft  |  |  |  |  |  |
| Address            |               | 492C4h-492C7h   |  |  |  |  |  |
| Name:              |               | Pipe DPST Bin Data  |  |  |  |  |  |
| ShortNa            | me:           | DPST_BIN_C  |  |  |  |  |  |
| Power:             |               | PG2   |  |  |  |  |  |
| Reset:             |               | soft  |  |  |  |  |  |
|                    |               | address are steered to the correct register by programming the Bin Register Function Select and r Index. Updates take place at the start of vertical blank.   |  |  |  |  |  |
| DWord              | Bit           | Description Description   |  |  |  |  |  |
| 0                  | 31            | Busy Bit  If (DPST_CTL:Bin Register Function Select = Threshold Count) {This is a read only bit. If set, the engine is busy and the rest of the register is undefined. If clear, the register contains valid data.}  Else (Image Enhancement) {This bit is reserved.} |  |  |  |  |  |
|                    | 30:24         | Reserved  |  |  |  |  |  |
|                    |               |   |  |  |  |  |  |

If (DPST\_CTL: Bin Register Function Select = Threshold Count) {Bits 23:0 are read only bits. They

indicate the total number of pixels in this bin. The bin value is updated when guardband interrupt delay is met, and is not valid until after a histogram event has occurred. The bin value will stop incrementing once the maximum has been reached.} Else (Image Enhancement) {Bits

23:0 **Data** 



# 23:10 are reserved and should be written as zeroes. Bits 9:0 are R/W double-buffered and program the correction value for this bin. Writes to this register are double buffered on the next vblank. The value written here is the 10bit corrected channel value for the lowest point of the bin.}



# **DPST\_CTL**

| DPST_CTL        |                |               |                        |      |               |                     |   |  |
|-----------------|----------------|---------------|------------------------|------|---------------|---------------------|---|--|
| Register Space: |                | MMIO: 0/      | MMIO: 0/2/0            |      |               |                     |   |  |
|                 |                | DCnos         | DC                     |      |               |                     |   |  |
| Source:         |                | ·             | BSpec                  |      |               |                     |   |  |
| Access:         | oite).         | R/W           |                        |      |               |                     |   |  |
| Size (in l      |                |               | 32                     |      |               |                     |   |  |
| Address         |                |               | 490C0h-490C3h          |      |               |                     |   |  |
| Name:           |                | Pipe DPS1     |                        |      |               |                     |   |  |
| ShortNa         | me:            | DPST_CTL      | _A                     |      |               |                     |   |  |
| Power:          |                | PG1           |                        |      |               |                     |   |  |
| Reset:          |                | soft          |                        |      |               |                     |   |  |
| Address         |                | 491C0h-4      |                        |      |               |                     |   |  |
| Name:           |                | Pipe DPS1     |                        |      |               |                     |   |  |
| ShortNa         | me:            | DPST_CTL      | _B                     |      |               |                     |   |  |
| Power:          |                |               | PG2                    |      |               |                     |   |  |
| Reset:          |                | soft          | oft                    |      |               |                     |   |  |
| Address         | :              | 492C0h-4      | 492C0h-492C3h          |      |               |                     |   |  |
| Name:           |                | Pipe DPS1     | Pipe DPST Control      |      |               |                     |   |  |
| ShortName:      |                | DPST_CTL      | DPST_CTL_C             |      |               |                     |   |  |
| Power:          |                | PG2           | PG2                    |      |               |                     |   |  |
| Reset:          |                | soft          |                        |      |               |                     |   |  |
| DWord           | Bit            |               |                        |      | Descr         | iption              |   |  |
|                 | 31:25          | Reserved      |                        |      |               |                     |   |  |
|                 | 24             | Histogram Mod | de Select              |      | 1             |                     | 1 |  |
|                 |                | Value         |                        | Name |               | Description         |   |  |
|                 |                | 0b            | YUV                    |      | YUV Luma Mode |                     |   |  |
|                 |                | 1b            | HSV HSV Intensity Mode |      |               |                     |   |  |
|                 | 23:15 Reserved |               |                        |      |               |                     |   |  |
|                 | 14:13          | Enhancement r | node                   |      |               |                     |   |  |
|                 |                | Value         |                        | Name |               | Description         |   |  |
|                 |                | 00b           | Direct                 |      |               | Direct look up mode |   |  |
|                 |                | 01b           | Additive               |      |               | Additive mode       |   |  |
|                 |                | 10b           | Multiplicative         |      |               | Multiplicative mode |   |  |
|                 |                | 11b           | Reserved               |      |               | Reserved            |   |  |
|                 |                | 1.000.100     |                        |      |               |                     |   |  |



| DPST_CTL |  |   |      |  |  |  |  |  |  |
|----------|--|---|------|--|--|--|--|--|--|
|          | 12   | Reserved  |      |  |  |  |  |  |  |
|          | 11   | Bin Register Function Select This field indicates what data is being written to or read from the bin data register. |      |  |  |  |  |  |  |
|          |  | Value   | Name | Description  |  |  |  |  |  |
|          |  | 0b  | TC   | Threshold Count. A read from the bin data register returns that bin's threshold value from the most recent vblank load event (guardband threshold trip). Valid range for the Bin Index is 0 to 31. |  |  |  |  |  |
|          | 1b Reserved  |   |      |  |  |  |  |  |  |
| 10       | 10:7 Reserved  |   |      |  |  |  |  |  |  |
| 6        | 6:0 <b>Bin Register Index</b> This field indicates the bin number whose data can be accessed through the bin data restricted is not set. |   |      |  |  |  |  |  |  |



# **DPST\_GUARD**

DPST\_GUARD

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank

**Update Point:** 

Address: 490C8h-490CBh

Name: Pipe DPST Threshold Guardband

ShortName: DPST\_GUARD\_A

Power: PG1 Reset: soft

Address: 491C8h-491CBh

Name: Pipe DPST Threshold Guardband

ShortName: DPST\_GUARD\_B

Power: PG2 Reset: soft

Address: 492C8h-492CBh

Name: Pipe DPST Threshold Guardband

ShortName: DPST\_GUARD\_C

Power: PG2 Reset: soft

Updates take place at the start of vertical blank.

| opdates take place at the start of vertical blank.                                |   |                            |         |   |      |                     |  |  |  |  |
|---|---|----------------------------|---------|---|------|---------------------|--|--|--|--|
| <b>DWord</b>  | Bit   | Description                |         |   |      |                     |  |  |  |  |
| 0   | 31  | Histogram Interrupt enable |         |   |      |                     |  |  |  |  |
|   |   | Value                      | Name    | Description   |      |                     |  |  |  |  |
|   |   | 0b                         | Disable | Disabled  |      |                     |  |  |  |  |
|   |   | 1b                         | Enable  | This generates a histogram interrupt once a Histogram event occurs. |      |                     |  |  |  |  |
|   | 30 Histogram Event status   |                            |         |   |      |                     |  |  |  |  |
|   |   | Access:                    |         |   | R/WC |                     |  |  |  |  |
|   | When a Histogram event has occurred, this will get set by the hardware. For any |                            |         |   |      |                     |  |  |  |  |
| Histogram events to occur, clear this bit by writing a '1'.  Value Name Descripti |   |                            |         |   |      | '1'.                |  |  |  |  |
|   |   |                            |         |   |      | Description         |  |  |  |  |
|   | 0b Not Occurred Histogram event has not occurred                                |                            |         |   |      | nt has not occurred |  |  |  |  |



|  | DPST_GUARD                   |   |  |   |  |  |  |  |  |
|--|------------------------------|---|--|---|--|--|--|--|--|
|  | Histogram event has occurred |   |  |   |  |  |  |  |  |
|  | 29:22                        | 2 Guardband Interrupt Delay An interrupt is always generated after this many consecutive frames of the guardband threshold being surpassed. This value is double buffered on start of vblank.  Restriction A value of 0 is invalid. |  |   |  |  |  |  |  |
|  | 21:0                         | This value is value is  | s used to determine the g<br>d for all the segments. Thi | uardband for the threshold interrupt generation. This single s value is double buffered on start of vblank. This value is use with the 24 bit bin values. |  |  |  |  |  |



## **Driver Render Force Wake Ack**

## **DRIVER\_RENDER\_FWAKE\_ACK - Driver Render Force Wake Ack**

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 00D84h

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To set bit0, for example, the data would be 0x0001\_0001.

To clear bit0, for example, the data would be 0x0001\_0000.

Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.

| DWord | Bit     | Description  |     |  |  |
|-------|---------|--|-----|--|--|
| 0     | 31:16   | Reserved   |     |  |  |
|       |         | Access:  | RO  |  |  |
|       | 15:0    | GPM Driver ForceWake Ack   |     |  |  |
|       | Access: |  | R/W |  |  |
|       |         | 1'b0 : GT Render Can be powered down (default) 1'b1 : GT Render cannot be powered down |     |  |  |



## **Driver VDBox0 Force Wake Ack**

DRIVER\_VDBOX0\_FWAKE\_ACK - Driver VDBox0 Force Wake Ack

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 00D50h

Name: Driver VDBox0 Force Wake Ack
ShortName: DRIVER\_VDBOX0\_FWAKE\_ACK

This register is used for GPM to handshake the driver's VDBox0 forcewake request

| DWord | Bit   | Description   |  |  |  |
|-------|-------|---|--|--|--|
| 0     | 31:16 | Reserved  |  |  |  |
|       |       | Access: RO  |  |  |  |
|       | 15:0  | GPM Driver Vdbox0 ForceWake Ack   |  |  |  |
|       |       | Access: R/W   |  |  |  |
|       |       | 1'b0 : GT Media Slice 0 can be powered down (default)<br>1'b1 : GT Media Slice 0 cannot be powered down |  |  |  |



## **Driver VDBox1 Force Wake Ack**

DRIVER\_VDBOX1\_FWAKE\_ACK - Driver VDBox1 Force Wake Ack

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 00D54h

Name: Driver VDBox1 Force Wake Ack
ShortName: DRIVER\_VDBOX1\_FWAKE\_ACK

This register is used for GPM to handshake the driver's VDBox1 forcewake request

| DWord | Bit   | Description  |   |    |  |
|-------|-------|--|---|----|--|
| 0     | 31:16 | Reserved   |   |    |  |
|       |       | Access:  |   | RO |  |
|       | 15:0  | GPM Driver Vdbox1 ForceWake Ack  |   |    |  |
|       |       | Access:  | 1   |    |  |
|       |       | 1'b0 : GT Media Slice 0 can be powered do<br>1'b1 : GT Media Slice 0 cannot be powered | GT Media Slice 0 can be powered down (default)<br>GT Media Slice 0 cannot be powered down |    |  |



### **Driver VDBox2 Force Wake Ack**

DRIVER\_VDBOX2\_FWAKE\_ACK - Driver VDBox2 Force Wake Ack

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 00D58h

Name: Driver VDBox2 Force Wake Ack
ShortName: DRIVER\_VDBOX2\_FWAKE\_ACK

This register is used for GPM to handshake the driver's VDBox2 forcewake request

| DWord | Bit   | Description   |     |    |  |
|-------|-------|---|-----|----|--|
| 0     | 31:16 | Reserved  |     |    |  |
|       |       | Access:   |     | RO |  |
|       | 15:0  | GPM Driver Vdbox2 ForceWake Ack   |     |    |  |
|       |       | Access:   | R/W | ,  |  |
|       |       | 1'b0 : GT Media Slice 1 can be powered down (default)<br>1'b1 : GT Media Slice 1 cannot be powered down |     |    |  |



### **Driver VDBox3 Force Wake Ack**

DRIVER\_VDBOX3\_FWAKE\_ACK - Driver VDBox3 Force Wake Ack

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 00D5Ch

Name: Driver VDBox3 Force Wake Ack
ShortName: DRIVER\_VDBOX3\_FWAKE\_ACK

This register is used for GPM to handshake the driver's VDBox3 forcewake request

| DWord | Bit   | Description  |   |    |  |
|-------|-------|--|---|----|--|
| 0     | 31:16 | Reserved   |   |    |  |
|       |       | Access:  |   | RO |  |
|       | 15:0  | GPM Driver Vdbox3 ForceWake Ack  |   |    |  |
|       |       | Access:  | 1 |    |  |
|       |       | 1'b0 : GT Media Slice 1 can be powered down (default) 1'b1 : GT Media Slice 1 cannot be powered down |   |    |  |



### **Driver VDBox4 Force Wake Ack**

DRIVER\_VDBOX4\_FWAKE\_ACK - Driver VDBox4 Force Wake Ack

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 00D60h

Name: Driver VDBox4 Force Wake Ack
ShortName: DRIVER\_VDBOX4\_FWAKE\_ACK

This register is used for GPM to handshake the driver's VDBox4 forcewake request

| DWord | Bit   | Description   |     |    |  |
|-------|-------|---|-----|----|--|
| 0     | 31:16 | Reserved  |     |    |  |
|       |       | Access:   |     | RO |  |
|       | 15:0  | GPM Driver Vdbox4 ForceWake Ack   |     |    |  |
|       |       | Access:   | R/W | ,  |  |
|       |       | 1'b0 : GT Media Slice 2 can be powered down (default)<br>1'b1 : GT Media Slice 2 cannot be powered down |     |    |  |



### **Driver VDBox5 Force Wake Ack**

DRIVER\_VDBOX5\_FWAKE\_ACK - Driver VDBox5 Force Wake Ack

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 00D64h

Name: Driver VDBox5 Force Wake Ack
ShortName: DRIVER\_VDBOX5\_FWAKE\_ACK

This register is used for GPM to handshake the driver's VDBox5 forcewake request

| DWord | Bit   | Description   |   |    |  |  |
|-------|-------|---|---|----|--|--|
| 0     | 31:16 | Reserved  |   |    |  |  |
|       |       | Access:   |   | RO |  |  |
|       | 15:0  | GPM Driver Vdbox5 ForceWake Ack                       |   |    |  |  |
|       |       | Access:   | I |    |  |  |
|       |       | 1'b0 : GT Media Slice 2 can be powered down (default) |   |    |  |  |
|       |       | 1'b1 : GT Media Slice 2 cannot be powered down        |   |    |  |  |
|       |       |   |   |    |  |  |



### **Driver VDBox6 Force Wake Ack**

DRIVER\_VDBOX6\_FWAKE\_ACK - Driver VDBox6 Force Wake Ack

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 00D68h

Name: Driver VDBox6 Force Wake Ack
ShortName: DRIVER\_VDBOX6\_FWAKE\_ACK

This register is used for GPM to handshake the driver's VDBox6 forcewake request

| DWord | Bit   | Description   |  |    |  |
|-------|-------|---|--|----|--|
| 0     | 31:16 | Reserved  |  |    |  |
|       |       | Access:   |  | RO |  |
|       | 15:0  | GPM Driver Vdbox6 ForceWake Ack   |  |    |  |
|       |       | Access:   |  |    |  |
|       |       | 1'b0 : GT Media Slice 3 can be powered down (default)<br>1'b1 : GT Media Slice 3 cannot be powered down |  |    |  |



### **Driver VDBox7 Force Wake Ack**

DRIVER\_VDBOX7\_FWAKE\_ACK - Driver VDBox7 Force Wake Ack

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 00D6Ch

Name: Driver VDBox7 Force Wake Ack
ShortName: DRIVER\_VDBOX7\_FWAKE\_ACK

This register is used for GPM to handshake the driver's VDBox7 forcewake request

| DWord | Bit   | Description  |     |    |  |
|-------|-------|--|-----|----|--|
| 0     | 31:16 | Reserved   |     |    |  |
|       |       | Access:  |     | RO |  |
|       | 15:0  | GPM Driver Vdbox7 ForceWake Ack  |     |    |  |
|       |       | Access:  | R/W | '  |  |
|       |       | 1'b0 : GT Media Slice 3 can be powered down (default) 1'b1 : GT Media Slice 3 cannot be powered down |     |    |  |



## **Driver VEBox0 Force Wake Ack**

| DRIVER              | VEBOX       | 0_FWAKE_ACK  | - Driver VEBox         | 0 Force V | Vake Ack |
|---------------------|-------------|--|------------------------|-----------|----------|
| Register Space:     | MMIO:       | 0/2/0  |                        |           |          |
| Source:             | BSpec       |  |                        |           |          |
| Size (in bits):     | 32          |  |                        |           |          |
| Address:            | 00D70h      |  |                        |           |          |
| Name:               | Driver \    | EBox0 Force Wake Ack   |                        |           |          |
| ShortName:          | DRIVER      | _VEBOX0_FWAKE_ACK  |                        |           |          |
|                     |             |  |                        |           |          |
| This register is us | sed for GPM | o handshake the driver's   | VEBox0 forcewake reque | st        |          |
| DWord               | Bit         |  | Description            |           |          |
| 0                   | 31:16       | Reserved   |                        |           |          |
|                     |             | Access:  |                        | RO        |          |
|                     | 15:0        | GPM Driver Vebox0 Fo   | rceWake Ack            |           |          |
|                     |             | Access:  |                        | R/W       |          |
|                     |             | 1'b0 : GT Media Slice 0 can be powered down (default) 1'b1 : GT Media Slice 0 cannot be powered down |                        |           |          |



### **Driver VEBox1 Force Wake Ack**

DRIVER\_VEBOX1\_FWAKE\_ACK - Driver VEBox1 Force Wake Ack

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 00D74h

Name: Driver VEBox1 Force Wake Ack
ShortName: DRIVER\_VEBOX1\_FWAKE\_ACK

This register is used for GPM to handshake the driver's VEBox1 forcewake request

| DWord | Bit   | Description   |     |    |  |  |
|-------|-------|---|-----|----|--|--|
| 0     | 31:16 | Reserved  |     |    |  |  |
|       |       | Access:   |     | RO |  |  |
|       | 15:0  | GPM Driver Vebox1 ForceWake Ack                       |     |    |  |  |
|       |       | Access:   | R/W | I  |  |  |
|       |       | 1'b0 : GT Media Slice 1 can be powered down (default) |     |    |  |  |
|       |       | 1'b1 : GT Media Slice 1 cannot be powered down        |     |    |  |  |
|       |       |   |     |    |  |  |



#### **Driver Vebox2 Force Wake Ack**

### DRIVER\_VEBOX2\_FWAKE\_ACK - Driver Vebox2 Force Wake Ack

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 00D78h

Name: Driver Vebox2 Force Wake Ack
ShortName: DRIVER\_VEBOX2\_FWAKE\_ACK

This register stores the ACK, from GPMunit, once the driver forcewake has been serviced

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To set bit0, for example, the data would be 0x0001\_0001.

To clear bit0, for example, the data would be 0x0001\_0000.

Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.

| DWord | Bit   | Description   |     |    |
|-------|-------|---|-----|----|
| 0     | 31:16 | Reserved  |     |    |
|       |       | Access:   |     | RO |
|       | 15:0  | GPM Driver Vebox2 ForceWake Ack                           |     |    |
|       |       | Access:   | R/V | V  |
|       |       | 1'b0 : GT Media Can be pow<br>1'b1 : GT Media cannot be p |     |    |



#### **Driver Vebox3 Force Wake Ack**

### DRIVER\_VEBOX3\_FWAKE\_ACK - Driver Vebox3 Force Wake Ack

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 00D7Ch

Name: Driver Vebox3 Force Wake Ack
ShortName: DRIVER\_VEBOX3\_FWAKE\_ACK

This rgeister stores the Force wake ACK, from GPM, for driver forcewake to VEBOX3

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To set bit0, for example, the data would be 0x0001\_0001.

To clear bit0, for example, the data would be 0x0001\_0000.

Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.

| DWord | Bit   | Description  |     |    |
|-------|-------|--|-----|----|
| 0     | 31:16 | Reserved   |     |    |
|       |       | Access:  |     | RO |
|       | 15:0  | GPM Driver Vebox3 ForceWake Ack                        |     |    |
|       |       | Access:  | R/V | V  |
|       |       | 1'b0 : GT Media Can be po<br>1'b1 : GT Media cannot be |     |    |



# DSC\_CRC\_CTL

| DSC_CRC_CTL     |                 |  |  |  |  |
|-----------------|-----------------|--|--|--|--|
| Register Space: | MMIO: 0/2/0     |  |  |  |  |
| Source:         | BSpec           |  |  |  |  |
| Access:         | R/W             |  |  |  |  |
| Size (in bits): | 32              |  |  |  |  |
| Address:        | 6B284h-6B287h   |  |  |  |  |
| Name:           | DSC_CRC_CTL_A   |  |  |  |  |
| ShortName:      | DSC_CRC_CTL_A   |  |  |  |  |
| Power:          | PG1             |  |  |  |  |
| Reset:          | soft            |  |  |  |  |
| Address:        | 6BA84h-6BA87h   |  |  |  |  |
| Name:           | DSC_CRC_CTL_C   |  |  |  |  |
| ShortName:      | DSC_CRC_CTL_C   |  |  |  |  |
| Power:          | PG1             |  |  |  |  |
| Reset:          | soft            |  |  |  |  |
| Address:        | 7822Ch-7822Fh   |  |  |  |  |
| Name:           | DSC0_CRC_CTL_PB |  |  |  |  |
| ShortName:      | DSC0_CRC_CTL_PB |  |  |  |  |
| Power:          | PG3             |  |  |  |  |
| Reset:          | soft            |  |  |  |  |
| Address:        | 7832Ch-7832Fh   |  |  |  |  |
| Name:           | DSC1_CRC_CTL_PB |  |  |  |  |
| ShortName:      | DSC1_CRC_CTL_PB |  |  |  |  |
| Power:          | PG3             |  |  |  |  |
| Reset:          | soft            |  |  |  |  |
| Address:        | 7842Ch-7842Fh   |  |  |  |  |
| Name:           | DSC0_CRC_CTL_PC |  |  |  |  |
| ShortName:      | DSC0_CRC_CTL_PC |  |  |  |  |
|                 |                 |  |  |  |  |



|         |  |  | DSC_C  | CRC     | _CTL   |  |       |  |
|---------|--|--|--|---------|--|--|-------|--|
| Power:  |  | PG4                                    |  |         |  |  |       |  |
| Reset:  |  | soft                                   |  |         |  |  |       |  |
| Address | •  | 7852Ch-7852Fh                          |  |         |  |  |       |  |
| Name:   |  | DSC1_CRC_CTL_F                         | PC   |         |  |  |       |  |
| ShortNa | me:  | DSC1_CRC_CTL_F                         |  |         |  |  |       |  |
| Power:  |  | PG4                                    |  |         |  |  |       |  |
| Reset:  |  | soft                                   |  |         |  |  |       |  |
|         | Ť  |  |  |         |  |  |       |  |
| DWord   | Bit  |  |  | De      | scription  |  |       |  |
| 0       | 31   | Enable CRC                             |  |         |  | 1                                      |       |  |
|         | Access:  |  |  |         |  | R/W                                    |       |  |
|         |  | Enables the CRC calculat each frame.   | nables the CRC calculations. The CRC will give a done indication and a new result at the end of ach frame. |         |  |  |       |  |
|         |  | Valu                                   | e  |         |  | Name                                   |       |  |
|         |  | 0b                                     |  | Disable |  |  |       |  |
|         |  | 1b                                     |  | Enable  |  |  |       |  |
|         | 30   | CRC Done                               |  |         |  |  |       |  |
|         |  | Access:                                |  | R/WC    |  |  |       |  |
|         |  | This bit is set on the risil 1b to it. | ng edge of the C   | CRC de  | one indicatio  | on.This is a sticky bit, cleared by wr | iting |  |
|         |  | Value                                  |  |         |  | Name                                   |       |  |
|         |  | 0b                                     | N  | Not D   | Done   |  |       |  |
|         |  | 1b                                     | С  | Done    |  |  |       |  |
|         | 29   | CRC Change                             |  |         |  |  |       |  |
|         |  | Access:                                |  |         | R/W  | IC                                     |       |  |
|         | This bit is set if the CRC result value by writing 1b to it. |  |  |         | e changes from the previous value. This is a sticky bit, cleared |  |       |  |
|         |  | Value                                  |  |         |  | Name                                   |       |  |
|         |  | 0b                                     | No   | Chan    | ge   |  |       |  |
|         |  | 1b                                     | Cha  | inge    |  |  |       |  |
|         | 28:0   | Reserved                               |  |         |  |  |       |  |
|         |  | Format:                                |  |         |  | MBZ                                    |       |  |



# DSC\_CRC\_RES

|                 |                 | DSC_CRC_RES |
|-----------------|-----------------|-------------|
| Register Space: | MMIO: 0/2/0     |             |
| Source:         | BSpec           |             |
| Access:         | RO              |             |
| Size (in bits): | 32              |             |
| Address:        | 6B288h-6B28Bh   |             |
| Name:           | DSC_CRC_RES_A   |             |
| ShortName:      | DSC_CRC_RES_A   |             |
| Power:          | PG1             |             |
| Reset:          | soft            |             |
| Address:        | 6BA88h-6BA8Bh   |             |
| Name:           | DSC_CRC_RES_C   |             |
| ShortName:      | DSC_CRC_RES_C   |             |
| Power:          | PG1             |             |
| Reset:          | soft            |             |
| Address:        | 78230h-78233h   |             |
| Name:           | DSC0_CRC_RES_PB |             |
| ShortName:      | DSC0_CRC_RES_PB |             |
| Power:          | PG3             |             |
| Reset:          | soft            |             |
| Address:        | 78330h-78333h   |             |
| Name:           | DSC1_CRC_RES_PB |             |
| ShortName:      | DSC1_CRC_RES_PB |             |
| Power:          | PG3             |             |
| Reset:          | soft            |             |
| Address:        | 78430h-78433h   |             |
| Name:           | DSC0_CRC_RES_PC |             |
| ShortName:      | DSC0_CRC_RES_PC |             |
|                 |                 |             |



DSC\_CRC\_RES

Power: PG4 Reset: soft

Address: 78530h-78533h

Name: DSC1\_CRC\_RES\_PC

ShortName: DSC1\_CRC\_RES\_PC

Power: PG4 Reset: soft

DWord Bit Description

O 31:0 CRC Result Value
This field contains the CRC result at the end of a CRC frame. The CRC done bit indicates when the result is valid.



**DSC PICTURE PARAMETER SET 0** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B200h-6B203h

Name: DSCA\_PICTURE\_PARAMETER\_SET\_0
ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_0

Power: PG1 Reset: soft

Address: 6BA00h-6BA03h

Name: DSCC\_PICTURE\_PARAMETER\_SET\_0 ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_0

Power: PG1 Reset: soft

Address: 78270h-78273h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_0\_PB ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_0\_PB

Power: PG3 Reset: soft

Address: 78370h-78373h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_0\_PB ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_0\_PB

Power: PG3 Reset: soft

Address: 78470h-78473h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_0\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_0\_PC



|          | DSC_PICTURE_PARAMETER_SET_0  |                                 |  |                |                           |   |                                      |
|----------|--|---------------------------------|--|----------------|---------------------------|---|--------------------------------------|
| Power:   |  | PG4                             |  |                |                           |   |                                      |
| Reset:   |  | soft                            |  |                |                           |   |                                      |
| Address: |  | 78570h-78573h                   |  |                |                           |   |                                      |
| Name:    |  | DSC1_PICTURE_PARAMETER_SET_0_PC |  |                |                           |   |                                      |
| ShortNa  | me:  |                                 |  |                | <br>_PARAMETER_SET_0_PC   |   |                                      |
|          | Shorthame. But I introduce in the wine real part of the second of the se |                                 |  |                |                           |   |                                      |
| Power:   | r: PG4   |                                 |  |                |                           |   |                                      |
| Reset:   |  | S                               | oft  |                |                           |   |                                      |
|          |  |                                 |  |                |                           |   |                                      |
| DWord    | Bit  |                                 |  |                | D                         | escription                              |                                      |
| 0        | 31   | Reserv                          | ed   |                |                           |   |                                      |
|          |  |                                 |  |                |                           |   |                                      |
|          | 30:21  | Reserv                          | ed   |                |                           |   |                                      |
|          |  | Forma                           | t:   |                |                           |   | MBZ                                  |
|          | 20   | Reserv                          | ed   |                |                           |   |                                      |
|          |  |                                 |  |                |                           |   |                                      |
|          | 19   | vbr_enable                      |  |                |                           |   |                                      |
|          |  | Access                          | :  |                |                           |   | R/W                                  |
|          |  | Restrict                        | tion : DSC variable bit rate modeis not supported. |                |                           |   |                                      |
|          |  | Value                           | Na   | me             |                           | Des                                     | cription                             |
|          |  | 0b                              | , ,  |                |                           | end of a slice to ensure that the total |                                      |
|          |  | 41                              | [Defau   |                |                           |   | qual to the slice bit budget.        |
|          |  | 1b                              | Enable   | <u> </u>       | Bit stuffing is bypassed  |   |                                      |
|          | 18   | enable                          |  |                |                           |   | 1                                    |
|          |  | Access: R/W                     |  |                | R/W                       |   |                                      |
|          |  | Va                              | lue  |                | Name                      |   | Description                          |
|          |  | 0b                              |  | 444 [ <b>[</b> | Default]                  | Input uses 4                            | 4:4 sampling                         |
|          |  | 1b                              |  | 422            |                           |   | :2:2 sampling                        |
|          | 17   | conver                          | t rab  |                |                           | <u>'</u>                                | 1 3                                  |
|          | .,   | Access                          |  |                |                           |   | R/W                                  |
|          |  |                                 |  | ther DS        | SC color space conversion | on is active.                           |                                      |
|          |  | Value                           | Nar  | me             | ·                         | Desc                                    | ription                              |
|          |  | 0b                              | YCbCr  |                | Color space is YCbCr      |   |                                      |
|          |  | 1b                              | conver   | rt_rgb         | Encoder converts RGB      | to YCoCg-R, a                           | and decoder converts YCoCg-R to RGB. |
|          | 16   | block_p                         | ored_er  | nable          |                           |   |                                      |
| -1 -     |  |                                 |  |                |                           |   |                                      |



|                     | DSC_PICTURE_PARAMETER_SET_0                           |   |  |          |  |  |  |
|---------------------|---|---|--|----------|--|--|--|
|                     | Acces   | Access: R/W   |  |          |  |  |  |
|                     | Valu  | Value Name Description  |  |          |  |  |  |
|                     | •   |   |  |          |  |  |  |
|                     | 0b<br>1b  | disable<br>enable   | BP is not used to code any groups of Decoder must select between BP ar |          |  |  |  |
| 15:12 linebuf_depth |   |   |  | 10 10100 |  |  |  |
| '                   |   | Access: R/W   |  |          |  |  |  |
|                     | (after of values) 0x8 = 0x9 = 0xA = 0xB = 0xC = 0xD = | Contains the line buffer bit depth used to generate the bitstream. If a component's bit depth (after color space conversion) is greater than this value, the line storage rounds the reconstructed values to this number of bits.  0x8 = 8 bits  0x9 = 9 bits  0xA = 10 bits  0xB = 11 bits  0xC = 12 bits  0xD = 13 bits  All other encodings are RESERVED |  |          |  |  |  |
| 1                   | 1:8 <b>bits_p</b>                                     | er_component  |  |          |  |  |  |
|                     | Acces   |   |  | R/W      |  |  |  |
|                     | 0x8 =<br>0xA =<br>0xC =                               | Indicates the number of bits per component for the original pixels of the encoded picture.  0x8 = 8bpc  0xA = 10bpc  0xC = 12bpc  All other encodings are RESERVED  |  |          |  |  |  |
| -                   | 7:4 <b>dsc_v</b> e                                    | ersion_minor  |  |          |  |  |  |
|                     | Acces   | SS:   |  | R/W      |  |  |  |
|                     |   | Description   |  |          |  |  |  |
|                     | Contains the major version of DSC.                    |   |  |          |  |  |  |
|                     |   | ersion_major  |  | Day      |  |  |  |
|                     | Conta   | Access:  Contains the major version of DSC.  0x1 = Encoder implements DSC   |  |          |  |  |  |



DSC\_PICTURE\_PARAMETER\_SET\_1

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 6B204h-6B207h

Name: DSCA\_PICTURE\_PARAMETER\_SET\_1
ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_1

Power: PG1 Reset: soft

Address: 6BA04h-6BA07h

Name: DSCC\_PICTURE\_PARAMETER\_SET\_1
ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_1

Power: PG1 Reset: soft

Address: 78274h-78277h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_1\_PB ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_1\_PB

Power: PG3 Reset: soft

Address: 78374h-78377h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_1\_PB ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_1\_PB

Power: PG3 Reset: soft

Address: 78474h-78477h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_1\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_1\_PC



|                        | DSC_PICTURE_PARAMETER_SET_1 |  |     |  |  |  |
|------------------------|-----------------------------|--|-----|--|--|--|
| Power:                 | Power: PG4                  |  |     |  |  |  |
| Reset: soft            |                             |  |     |  |  |  |
| Address: 78574h-78577h |                             |  |     |  |  |  |
| Name:                  |                             | DSC1_PICTURE_PARAMETER_SET_1_PC  |     |  |  |  |
| ShortNa                | me:                         | DSC1_PICTURE_PARAMETER_SET_1_PC  |     |  |  |  |
| Power:                 |                             | PG4  |     |  |  |  |
| Reset:                 |                             | soft   |     |  |  |  |
|                        |                             |  |     |  |  |  |
| DWord                  | Bit                         | Description  |     |  |  |  |
| 0                      | 31:20                       | RESERVED   |     |  |  |  |
|                        |                             |  |     |  |  |  |
|                        |                             | Format:  | MBZ |  |  |  |
|                        | 19:10                       | RESERVED   |     |  |  |  |
|                        |                             | Format:  | MBZ |  |  |  |
|                        | 9:0                         | bits_per_pixel   |     |  |  |  |
| Access: R/W            |                             |  |     |  |  |  |
|                        |                             | Specifies the target bits/pixel (bpp) rate that is used by the encoder, in steps of 1/16 of a bit per pixel (four fractional bits). Only values greater than or equal to 6.0 are allowed. If vbr_enable is cleared to 0, this value must be less than or equal to the sustained rate that would apply if MPP is always selected with QP = 0, which is a function of bits_per_component, convert_rgb, and rc_range_parameters[0]. If native_422 or native_420 is set to 1, this value shall be programmed to double the target bits per pixel rate. |     |  |  |  |



**DSC PICTURE PARAMETER SET 2** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B208h-6B20Bh

Name: DSCA\_PICTURE\_PARAMETER\_SET\_2 ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_2

Power: PG1 Reset: soft

Address: 6BA08h-6BA0Bh

Name: DSCC\_PICTURE\_PARAMETER\_SET\_2 ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_2

Power: PG1 Reset: soft

Address: 78278h-7827Bh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_2\_PB ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_2\_PB

Power: PG3 Reset: soft

Address: 78378h-7837Bh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_2\_PB ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_2\_PB

Power: PG3 Reset: soft

Address: 78478h-7847Bh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_2\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_2\_PC



Power: PG4 Reset: soft

Address: 78578h-7857Bh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_2\_PC ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_2\_PC

Power: PG4 Reset: soft

| DWord | Bit   | Description   |  |  |  |  |
|-------|-------|---|--|--|--|--|
| 0     | 31:16 | pic_width   |  |  |  |  |
|       |       | Access:   | Double Buffered  |  |  |  |
|       |       | frame picture_width. On a single pipe if we are using picture_width divided by 2. | 2 VDSC instance, picture_width of that VDSC instance = input 2 VDSC instances, picture_width of each instance =input frame sed by2*N VDSC instancesfromN pipes, picture_width of each vidth divivded by 2*N. |  |  |  |
|       | 15:0  | pic_height  |  |  |  |  |
|       |       | Access: Double Buffered   |  |  |  |  |
|       |       | This field is always programmed to input frame picture height.                    |  |  |  |  |



**DSC PICTURE PARAMETER SET 3** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B20Ch-6B20Fh

Name: DSCA\_PICTURE\_PARAMETER\_SET\_3
ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_3

Power: PG1 Reset: soft

Address: 6BA0Ch-6BA0Fh

Name: DSCC\_PICTURE\_PARAMETER\_SET\_3
ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_3

Power: PG1 Reset: soft

Address: 7827Ch-7827Fh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_3\_PB
ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_3\_PB

Power: PG3 Reset: soft

Address: 7837Ch-7837Fh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_3\_PB ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_3\_PB

Power: PG3 Reset: soft

Address: 7847Ch-7847Fh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_3\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_3\_PC



Power: PG4 Reset: soft

Address: 7857Ch-7857Fh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_3\_PC ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_3\_PC

Power: PG4 Reset: soft

| R/W |
|-----|
|     |
| ls  |
|     |
|     |
| R/W |
| ((  |



DSC\_PICTURE\_PARAMETER\_SET\_4

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B210h-6B213h

Name: DSCA\_PICTURE\_PARAMETER\_SET\_4
ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_4

Power: PG1 Reset: soft

Address: 6BA10h-6BA13h

Name: DSCC\_PICTURE\_PARAMETER\_SET\_4
ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_4

Power: PG1 Reset: soft

Address: 78280h-78283h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_4\_PB
ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_4\_PB

Power: PG1 Reset: soft

Address: 78380h-78383h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_4\_PB
ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_4\_PB

Power: PG1 Reset: soft

Address: 78480h-78483h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_4\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_4\_PC



Power: PG1 Reset: soft

Address: 78580h-78583h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_4\_PC ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_4\_PC

Power: PG1 Reset: soft

|       | 1     |                    |     |  |
|-------|-------|--------------------|-----|--|
| DWord | Bit   | Description        |     |  |
| 0     | 31:16 | initial_dec_delay  |     |  |
|       |       | Access:            | R/W |  |
|       | 15:10 | RESERVED           |     |  |
|       |       | Format:            | MBZ |  |
|       | 9:0   | initial_xmit_delay |     |  |
|       |       | Access:            | R/W |  |



**DSC PICTURE PARAMETER SET 5** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B214h-6B217h

Name: DSCA\_PICTURE\_PARAMETER\_SET\_5
ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_5

Power: PG1 Reset: soft

Address: 6BA14h-6BA17h

Name: DSCC\_PICTURE\_PARAMETER\_SET\_5 ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_5

Power: PG1 Reset: soft

Address: 78284h-78287h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_5\_PB ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_5\_PB

Power: PG3 Reset: soft

Address: 78384h-78387h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_5\_PB
ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_5\_PB

Power: PG3 Reset: soft

Address: 78484h-78487h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_5\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_5\_PC



Power: PG4 Reset: soft

Address: 78584h-78587h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_5\_PC ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_5\_PC

Power: PG4 Reset: soft

| DWord | Bit   | Description              |     |
|-------|-------|--------------------------|-----|
| 0     | 31:28 | RESERVED                 |     |
|       |       | Format:                  | MBZ |
|       | 27:16 | scale_decrement_interval |     |
|       |       | Access:                  | R/W |
|       | 15:0  | scale_increment_interval |     |
|       |       | Access:                  | R/W |



**DSC PICTURE PARAMETER SET 6** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B218h-6B21Bh

Name: DSCA\_PICTURE\_PARAMETER\_SET\_6
ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_6

Power: PG1 Reset: soft

Address: 6BA18h-6BA1Bh

Name: DSCC\_PICTURE\_PARAMETER\_SET\_6 ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_6

Power: PG1 Reset: soft

Address: 78288h-7828Bh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_6\_PB ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_6\_PB

Power: PG3 Reset: soft

Address: 78388h-7838Bh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_6\_PB ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_6\_PB

Power: PG3 Reset: soft

Address: 78488h-7848Bh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_6\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_6\_PC



| e:   | PG4 soft  78588h-7858Bh  DSC1_PICTURE_PARAMETER_SET_6_PC  DSC1_PICTURE_PARAMETER_SET_6_PC  PG4 |  |
|------|--|--|
| e:   | 78588h-7858Bh  DSC1_PICTURE_PARAMETER_SET_6_PC  DSC1_PICTURE_PARAMETER_SET_6_PC                |  |
| e:   | DSC1_PICTURE_PARAMETER_SET_6_PC DSC1_PICTURE_PARAMETER_SET_6_PC                                |  |
| e:   | DSC1_PICTURE_PARAMETER_SET_6_PC  |  |
| e:   |  |  |
|      | PG4  |  |
|      | . 🤝 .  |  |
|      | soft   |  |
|      |  |  |
| Bit  | Descrip  | otion  |
| 1:29 | RESERVED   |  |
|      | Format:  | MBZ  |
| 8:24 | flatness_max_qp  |  |
|      | Access:  | R/W  |
| 3:21 | RESERVED   |  |
|      | Format:  | MBZ  |
| 0:16 | flatness_min_qp  |  |
|      | Access:  | R/W  |
| 5:13 | RESERVED   |  |
|      | Format:  | MBZ  |
| 12:8 | first_line_bpg_offset  |  |
|      | Access:  | R/W  |
| 7:6  | RESERVED   |  |
|      | Format:  | MBZ  |
| 5:0  | initial_scale_value  |  |
|      | Access:  | R/W  |
| 11   | 3:24<br>3:21<br>3:21<br>2:8<br>2:8   | RESERVED Format:  3:24 flatness_max_qp Access:  3:21 RESERVED Format:  3:13 RESERVED Format:  5:13 RESERVED Format:  6:14 first_line_bpg_offset Access:  7:6 RESERVED Format:  6:0 initial_scale_value |



**DSC PICTURE PARAMETER SET 7** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B21Ch-6B21Fh

Name: DSCA\_PICTURE\_PARAMETER\_SET\_7
ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_7

Power: PG1 Reset: soft

Address: 6BA1Ch-6BA1Fh

Name: DSCC\_PICTURE\_PARAMETER\_SET\_7
ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_7

Power: PG1 Reset: soft

Address: 7828Ch-7828Fh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_7\_PB
ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_7\_PB

Power: PG3 Reset: soft

Address: 7838Ch-7838Fh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_7\_PB
ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_7\_PB

Power: PG3 Reset: soft

Address: 7848Ch-7848Fh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_7\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_7\_PC



DSC\_PICTURE\_PARAMETER\_SET\_7 PG4 Power: Reset: soft Address: 7858Ch-7858Fh Name: DSC1\_PICTURE\_PARAMETER\_SET\_7\_PC ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_7\_PC Power: PG4 Reset: soft **DWord Bit Description** 31:16 nfl\_bpg\_offset 0 R/W Access: Specifies the number of bits (including fractional bits) that are deallocated for each group, for groups after the first line of a slice. This is an unsigned value with 11 fractional bits. 15:0 | slice\_bpg\_offset Access: R/W Specifies the number of bits (including fractional bits) that are deallocated for each group to enforce the slice constraint (i.e., the final buffer model fullness cannot exceed the initial transmission delay times bits per group), while allowing a programmable initial\_offset. This is an

unsigned value with 11 fractional bits.



**DSC PICTURE PARAMETER SET 8** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B220h-6B223h

Name: DSCA\_PICTURE\_PARAMETER\_SET\_8 ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_8

Power: PG1 Reset: soft

Address: 6BA20h-6BA23h

Name: DSCC\_PICTURE\_PARAMETER\_SET\_8 ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_8

Power: PG1 Reset: soft

Address: 78290h-78293h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_8\_PB ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_8\_PB

Power: PG3 Reset: soft

Address: 78390h-78393h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_8\_PB
ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_8\_PB

Power: PG3 Reset: soft

Address: 78490h-78493h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_8\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_8\_PC



Power: PG4 Reset: soft

Address: 78590h-78593h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_8\_PC ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_8\_PC

Power: PG4 Reset: soft

| DWord | Bit   | Description    |     |  |
|-------|-------|----------------|-----|--|
| 0     | 31:16 | initial_offset |     |  |
|       |       | Access:        | R/W |  |
|       | 15:0  | final_offset   |     |  |
|       |       | Access:        | R/W |  |



**DSC PICTURE PARAMETER SET 9** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B224h-6B227h

Name: DSCA\_PICTURE\_PARAMETER\_SET\_9
ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_9

Power: PG1 Reset: soft

Address: 6BA24h-6BA27h

Name: DSCC\_PICTURE\_PARAMETER\_SET\_9
ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_9

Power: PG1 Reset: soft

Address: 78294h-78297h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_9\_PB ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_9\_PB

Power: PG3 Reset: soft

Address: 78394h-78397h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_9\_PB
ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_9\_PB

Power: PG3 Reset: soft

Address: 78494h-78497h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_9\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_9\_PC



Power: PG4 Reset: soft

Address: 78594h-78597h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_9\_PC ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_9\_PC

Power: PG4 Reset: soft

| DWord | Bit                  | Description   |     |
|-------|----------------------|---------------|-----|
| 0     | 31:20                | RESERVED      |     |
|       |                      | Format:       | MBZ |
|       | 19:16 rc_edge_factor |               |     |
|       |                      | Access:       | R/W |
|       | 15:0                 | rc_model_Size |     |
|       |                      | Access:       | R/W |



DSC\_PICTURE\_PARAMETER\_SET\_10

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B228h-6B22Bh

Name: DSCA\_PICTURE\_PARAMETER\_SET\_10 ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_10

Power: PG1 Reset: soft

Address: 6BA28h-6BA2Bh

Name: DSCC\_PICTURE\_PARAMETER\_SET\_10 ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_10

Power: PG1 Reset: soft

Address: 78298h-7829Bh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_10\_PB ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_10\_PB

Power: PG1 Reset: soft

Address: 78398h-7839Bh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_10\_PB
ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_10\_PB

Power: PG1 Reset: soft

Address: 78498h-7849Bh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_10\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_10\_PC



Power: PG1 Reset: soft

Address: 78598h-7859Bh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_10\_PC ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_10\_PC

| DWord | Bit   | Description          |     |
|-------|-------|----------------------|-----|
| 0     | 31:24 | RESERVED             |     |
|       |       | Format:              | MBZ |
|       | 23:20 | rc_tgt_offset_lo     |     |
|       |       | Access:              | R/W |
|       | 19:16 | rc_tgt_offset_hi     |     |
|       |       | Access:              | R/W |
|       | 15:13 | RESERVED             |     |
|       |       | Format:              | MBZ |
|       | 12:8  | rc_quant_incr_limit1 |     |
|       |       | Access:              | R/W |
|       | 7:5   | RESERVED             |     |
|       |       | Format:              | MBZ |
|       | 4:0   | rc_quant_incr_limit0 |     |
|       |       | Access:              | R/W |
|       |       | *                    |     |



DSC\_PICTURE\_PARAMETER\_SET\_11

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 6B22Ch-6B22Fh

Name: DSCA\_PICTURE\_PARAMETER\_SET\_11
ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_11

Power: PG1 Reset: soft

Address: 6BA2Ch-6BA2Fh

Name: DSCC\_PICTURE\_PARAMETER\_SET\_11
ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_11

Power: PG1 Reset: soft

Address: 7829Ch-7829Fh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_11\_PB
ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_11\_PB

Power: PG3 Reset: soft

Address: 7839Ch-7839Fh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_11\_PB
ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_11\_PB

Power: PG3 Reset: soft

Address: 7849Ch-7849Fh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_11\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_11\_PC



Power: PG4 Reset: soft

Address: 7859Ch-7859Fh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_11\_PC ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_11\_PC

| DWord | Bit  | Description |     |  |
|-------|------|-------------|-----|--|
| 0     | 31:0 | RESERVED    |     |  |
|       |      | Format:     | MBZ |  |



**DSC PICTURE PARAMETER SET 12** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B260h-6B263h

Name: DSCA\_PICTURE\_PARAMETER\_SET\_12 ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_12

Power: PG1 Reset: soft

Address: 6BA60h-6BA63h

Name: DSCC\_PICTURE\_PARAMETER\_SET\_12 ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_12

Power: PG1 Reset: soft

Address: 782A0h-782A3h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_12\_PB ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_12\_PB

Power: PG3 Reset: soft

Address: 783A0h-783A3h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_12\_PB
ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_12\_PB

Power: PG3 Reset: soft

Address: 784A0h-784A3h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_12\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_12\_PC



Power: PG4 Reset: soft

Address: 785A0h-785A3h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_12\_PC ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_12\_PC

| DWord | Bit  | Description |     |  |
|-------|------|-------------|-----|--|
| 0     | 31:0 | RESERVED    |     |  |
|       |      | Format:     | MBZ |  |



**DSC PICTURE PARAMETER SET 13** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B264h-6B267h

Name: DSCA\_PICTURE\_PARAMETER\_SET\_13 ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_13

Power: PG1 Reset: soft

Address: 6BA64h-6BA67h

Name: DSCC\_PICTURE\_PARAMETER\_SET\_13 ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_13

Power: PG1 Reset: soft

Address: 782A4h-782A7h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_13\_PB ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_13\_PB

Power: PG3 Reset: soft

Address: 783A4h-783A7h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_13\_PB ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_13\_PB

Power: PG3 Reset: soft

Address: 784A4h-784A7h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_13\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_13\_PC



Power: PG4 Reset: soft

Address: 785A4h-785A7h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_13\_PC ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_13\_PC

| DWord | Bit  | Description | <u> </u> |  |
|-------|------|-------------|----------|--|
| 0     | 31:0 | RESERVED    |          |  |
|       |      | Format:     | MBZ      |  |



**DSC PICTURE PARAMETER SET 14** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B268h-6B26Bh

Name: DSCA\_PICTURE\_PARAMETER\_SET\_14
ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_14

Power: PG1 Reset: soft

Address: 6BA68h-6BA6Bh

Name: DSCC\_PICTURE\_PARAMETER\_SET\_14
ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_14

Power: PG1 Reset: soft

Address: 782A8h-782ABh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_14\_PB ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_14\_PB

Power: PG3 Reset: soft

Address: 783A8h-783ABh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_14\_PB
ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_14\_PB

Power: PG3 Reset: soft

Address: 784A8h-784ABh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_14\_PC
ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_14\_PC



Power: PG4 Reset: soft

Address: 785A8h-785ABh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_14\_PC ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_14\_PC

| DWord | Bit  | Description |     |  |
|-------|------|-------------|-----|--|
| 0     | 31:0 | RESERVED    |     |  |
|       |      | Format:     | MBZ |  |



**DSC PICTURE PARAMETER SET 15** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B26Ch-6B26Fh

Name: DSCA\_PICTURE\_PARAMETER\_SET\_15 ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_15

Power: PG1 Reset: soft

Address: 6BA6Ch-6BA6Fh

Name: DSCC\_PICTURE\_PARAMETER\_SET\_15 ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_15

Power: PG1 Reset: soft

Address: 782ACh-782AFh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_15\_PB ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_15\_PB

Power: PG3 Reset: soft

Address: 783ACh-783AFh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_15\_PB
ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_15\_PB

Power: PG3 Reset: soft

Address: 784ACh-784AFh

Name: DSC0\_PICTURE\_PARAMETER\_SET\_15\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_15\_PC



Power: PG4 Reset: soft

Address: 785ACh-785AFh

Name: DSC1\_PICTURE\_PARAMETER\_SET\_15\_PC ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_15\_PC

| DWord | Bit  | Description | 1   |  |
|-------|------|-------------|-----|--|
| 0     | 31:0 | RESERVED    |     |  |
|       |      | Format:     | MBZ |  |



**DSC PICTURE PARAMETER SET 16** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B270h-6B273h

Name: DSCA\_PICTURE\_PARAMETER\_SET\_16 ShortName: DSCA\_PICTURE\_PARAMETER\_SET\_16

Power: PG1 Reset: soft

Address: 6BA70h-6BA73h

Name: DSCC\_PICTURE\_PARAMETER\_SET\_16 ShortName: DSCC\_PICTURE\_PARAMETER\_SET\_16

Power: PG1 Reset: soft

Address: 782B0h-782B3h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_16\_PB ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_16\_PB

Power: PG3 Reset: soft

Address: 783B0h-783B3h

Name: DSC1\_PICTURE\_PARAMETER\_SET\_16\_PB ShortName: DSC1\_PICTURE\_PARAMETER\_SET\_16\_PB

Power: PG3 Reset: soft

Address: 784B0h-784B3h

Name: DSC0\_PICTURE\_PARAMETER\_SET\_16\_PC ShortName: DSC0\_PICTURE\_PARAMETER\_SET\_16\_PC



|         |   | DSC_PICTU   | <b>RE_PARAMETER</b>   | _SET_16 |  |  |  |  |
|---------|---|---|---|---------|--|--|--|--|
| Power:  |   | PG4   | PG4   |         |  |  |  |  |
| Reset:  |   | soft  | soft  |         |  |  |  |  |
| Address | •   | 785B0h-785B3h   | 785B0h-785B3h   |         |  |  |  |  |
| Name:   |   | DSC1_PICTURE_PARAM  | DSC1_PICTURE_PARAMETER_SET_16_PC  |         |  |  |  |  |
| ShortNa | me:   | DSC1_PICTURE_PARAM  | ETER_SET_16_PC  |         |  |  |  |  |
| Power:  |   | PG4   |   |         |  |  |  |  |
| Reset:  |   | soft  |   |         |  |  |  |  |
|         |   |   |   |         |  |  |  |  |
| DWord   | Bit   |   | Description   |         |  |  |  |  |
| 0       | 31:20   | slice_row_per_frame   | ·   |         |  |  |  |  |
|         |   | Access:   | •   |         |  |  |  |  |
|         |   | There is another field in DSC_I<br>onPSR2 SU region size.<br>This field indicates number of<br>Example:<br>Input to DSS unit: 3840x2160 | nis field indicates number of slices stacked in the vertical direction.  kample: put to DSS unit: 3840x2160 to be compressed as 4 slices put to each VDSC instance: 1920x2160 ice_per_line: 1 |         |  |  |  |  |
|         | 19  | RESERVED  | RESERVED  |         |  |  |  |  |
|         |   | Format: MBZ   |   |         |  |  |  |  |
|         | 18:16   | slice_per_line  |   |         |  |  |  |  |
|         |   | Access: R/W   |   |         |  |  |  |  |
|         | Refer to the description under slice_row_per_frame. |   |   |         |  |  |  |  |
|         | 15:0  | slice_chunk_size  |   |         |  |  |  |  |
|         |   | Access: R/W   |   |         |  |  |  |  |



DSC RC BUF THRESH 0

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 64

Address: 6B230h-6B237h

Name: DSCA\_RC\_BUF\_THRESH\_0
ShortName: DSCA\_RC\_BUF\_THRESH\_0

Power: PG1 Reset: soft

Address: 6BA30h-6BA37h

Name: DSCC\_RC\_BUF\_THRESH\_0
ShortName: DSCC\_RC\_BUF\_THRESH\_0

Power: PG1 Reset: soft

Address: 78254h-7825Bh

Name: DSC0\_RC\_BUF\_THRESH\_0\_PB
ShortName: DSC0\_RC\_BUF\_THRESH\_0\_PB

Power: PG3 Reset: soft

Address: 78354h-7835Bh

Name: DSC1\_RC\_BUF\_THRESH\_0\_PB ShortName: DSC1\_RC\_BUF\_THRESH\_0\_PB

Power: PG3 Reset: soft

Address: 78454h-7845Bh

Name: DSC0\_RC\_BUF\_THRESH\_0\_PC ShortName: DSC0\_RC\_BUF\_THRESH\_0\_PC



Power: PG4 Reset: soft

Address: 78554h-7855Bh

Name: DSC1\_RC\_BUF\_THRESH\_0\_PC ShortName: DSC1\_RC\_BUF\_THRESH\_0\_PC

| DWord | Bit   | Description     |     |
|-------|-------|-----------------|-----|
| 0     | 31:24 | rc_buf_thresh_3 |     |
|       |       | Access:         | R/W |
|       | 23:16 | rc_buf_thresh_2 |     |
|       |       | Access:         | R/W |
|       | 15:8  | rc_buf_thresh_1 | 1   |
|       |       | Access:         | R/W |
|       | 7:0   | rc_buf_thresh_0 |     |
|       |       | Access:         | R/W |
| 1     | 31:24 | rc_buf_thresh_7 |     |
|       |       | Access:         | R/W |
|       | 23:16 | rc_buf_thresh_6 | _   |
|       |       | Access:         | R/W |
|       | 15:8  | rc_buf_thresh_5 |     |
|       |       | Access:         | R/W |
|       | 7:0   | rc_buf_thresh_4 |     |
|       |       | Access:         | R/W |



**DSC RC BUF THRESH 1** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 64

Address: 6B238h-6B23Fh

Name: DSCA\_RC\_BUF\_THRESH\_1
ShortName: DSCA\_RC\_BUF\_THRESH\_1

Power: PG1 Reset: soft

Address: 6BA38h-6BA3Fh

Name: DSCC\_RC\_BUF\_THRESH\_1
ShortName: DSCC\_RC\_BUF\_THRESH\_1

Power: PG1 Reset: soft

Address: 7825Ch-78263h

Name: DSC0\_RC\_BUF\_THRESH\_1\_PB
ShortName: DSC0\_RC\_BUF\_THRESH\_1\_PB

Power: PG3 Reset: soft

Address: 7835Ch-78363h

Name: DSC1\_RC\_BUF\_THRESH\_1\_PB
ShortName: DSC1\_RC\_BUF\_THRESH\_1\_PB

Power: PG3 Reset: soft

Address: 7845Ch-78463h

Name: DSC0\_RC\_BUF\_THRESH\_1\_PC ShortName: DSC0\_RC\_BUF\_THRESH\_1\_PC



Power: PG4 Reset: soft

Address: 7855Ch-78563h

Name: DSC1\_RC\_BUF\_THRESH\_1\_PC ShortName: DSC1\_RC\_BUF\_THRESH\_1\_PC

| DWord | Bit   | Description            |     |
|-------|-------|------------------------|-----|
| 0     | 31:24 | rc_buf_thresh_11       |     |
|       |       | Access:                | R/W |
|       | 23:16 | 23:16 rc_buf_thresh_10 |     |
|       |       | Access:                | R/W |
|       | 15:8  | rc_buf_thresh_9        |     |
|       |       | Access:                | R/W |
|       | 7:0   | rc_buf_thresh_8        |     |
|       |       | Access:                | R/W |
| 1     | 31:16 | RESERVED               | _   |
|       |       | Format:                | MBZ |
|       | 15:8  | rc_buf_thresh_13       |     |
|       |       | Access:                | R/W |
|       | 7:0   | rc_buf_thresh_12       |     |
|       |       | Access:                | R/W |
|       |       |                        |     |



**DSC RC RANGE PARAMETERS 0** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 64

Address: 6B240h-6B247h

Name: DSCA\_RC\_RANGE\_PARAMETERS\_0 ShortName: DSCA\_RC\_RANGE\_PARAMETERS\_0

Power: PG1 Reset: soft

Address: 6BA40h-6BA47h

Name: DSCC\_RC\_RANGE\_PARAMETERS\_0 ShortName: DSCC\_RC\_RANGE\_PARAMETERS\_0

Power: PG1 Reset: soft

Address: 78208h-7820Fh

Name: DSC0\_RC\_RANGE\_PARAMETERS\_0\_PB ShortName: DSC0\_RC\_RANGE\_PARAMETERS\_0\_PB

Power: PG3 Reset: soft

Address: 78308h-7830Fh

Name: DSC1\_RC\_RANGE\_PARAMETERS\_0\_PB ShortName: DSC1\_RC\_RANGE\_PARAMETERS\_0\_PB

Power: PG3 Reset: soft

Address: 78408h-7840Fh

Name: DSC0\_RC\_RANGE\_PARAMETERS\_0\_PC ShortName: DSC0\_RC\_RANGE\_PARAMETERS\_0\_PC



Power: PG4 Reset: soft

Address: 78508h-7850Fh

Name: DSC1\_RC\_RANGE\_PARAMETERS\_0\_PC ShortName: DSC1\_RC\_RANGE\_PARAMETERS\_0\_PC

| DWord | Bit   | Description     |     |
|-------|-------|-----------------|-----|
| 0     | 31:26 | rc_bpg_offset_1 |     |
|       |       | Access:         | R/W |
|       | 25:21 | rc_max_qp_1     |     |
|       | 20:16 | rc_min_qp_1     |     |
|       | 15:10 | rc_bpg_offset_0 |     |
|       |       | Access:         | R/W |
|       | 9:5   | rc_max_qp_0     |     |
|       | 4:0   | rc_min_qp_0     |     |
| 1     | 31:26 | rc_bpg_offset_3 |     |
|       |       | Access:         | R/W |
|       | 25:21 | rc_max_qp_3     |     |
|       | 20:16 | rc_min_qp_3     |     |
|       | 15:10 | rc_bpg_offset_2 |     |
|       |       | Access:         | R/W |
|       | 9:5   | rc_max_qp_2     |     |
|       | 4:0   | rc_min_qp_2     |     |



**DSC RC RANGE PARAMETERS 1** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 64

Address: 6B248h-6B24Fh

Name: DSCA\_RC\_RANGE\_PARAMETERS\_1 ShortName: DSCA\_RC\_RANGE\_PARAMETERS\_1

Power: PG1 Reset: soft

Address: 6BA48h-6BA4Fh

Name: DSCC\_RC\_RANGE\_PARAMETERS\_1 ShortName: DSCC\_RC\_RANGE\_PARAMETERS\_1

Power: PG1 Reset: soft

Address: 78210h-78217h

Name: DSC0\_RC\_RANGE\_PARAMETERS\_1\_PB ShortName: DSC0\_RC\_RANGE\_PARAMETERS\_1\_PB

Power: PG3 Reset: soft

Address: 78310h-78317h

Name: DSC1\_RC\_RANGE\_PARAMETERS\_1\_PB ShortName: DSC1\_RC\_RANGE\_PARAMETERS\_1\_PB

Power: PG3 Reset: soft

Address: 78410h-78417h

Name: DSC0\_RC\_RANGE\_PARAMETERS\_1\_PC ShortName: DSC0\_RC\_RANGE\_PARAMETERS\_1\_PC



Power: PG4 Reset: soft

Address: 78510h-78517h

Name: DSC1\_RC\_RANGE\_PARAMETERS\_1\_PC ShortName: DSC1\_RC\_RANGE\_PARAMETERS\_1\_PC

| DWord | Bit   | Description     |     |
|-------|-------|-----------------|-----|
| 0     | 31:26 | rc_bpg_offset_5 |     |
|       |       | Access:         | R/W |
|       | 25:21 | rc_max_qp_5     |     |
|       | 20:16 | rc_min_qp_5     |     |
|       | 15:10 | rc_bpg_offset_4 |     |
|       |       | Access:         | R/W |
|       | 9:5   | rc_max_qp_4     |     |
|       | 4:0   | rc_min_qp_4     |     |
| 1     | 31:26 | rc_bpg_offset_7 |     |
|       |       | Access:         | R/W |
|       | 25:21 | rc_max_qp_7     |     |
|       | 20:16 | rc_min_qp_7     |     |
|       | 15:10 | rc_bpg_offset_6 |     |
|       |       | Access:         | R/W |
|       | 9:5   | rc_max_qp_6     |     |
|       | 4:0   | rc_min_qp_6     |     |



**DSC RC RANGE PARAMETERS 2** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 64

Address: 6B250h-6B257h

Name: DSCA\_RC\_RANGE\_PARAMETERS\_2 ShortName: DSCA\_RC\_RANGE\_PARAMETERS\_2

Power: PG1 Reset: soft

Address: 6BA50h-6BA57h

Name: DSCC\_RC\_RANGE\_PARAMETERS\_2 ShortName: DSCC\_RC\_RANGE\_PARAMETERS\_2

Power: PG1 Reset: soft

Address: 78218h-7821Fh

Name: DSC0\_RC\_RANGE\_PARAMETERS\_2\_PB ShortName: DSC0\_RC\_RANGE\_PARAMETERS\_2\_PB

Power: PG3 Reset: soft

Address: 78318h-7831Fh

Name: DSC1\_RC\_RANGE\_PARAMETERS\_2\_PB ShortName: DSC1\_RC\_RANGE\_PARAMETERS\_2\_PB

Power: PG3 Reset: soft

Address: 78418h-7841Fh

Name: DSC0\_RC\_RANGE\_PARAMETERS\_2\_PC ShortName: DSC0\_RC\_RANGE\_PARAMETERS\_2\_PC



Power: PG4 Reset: soft

Address: 78518h-7851Fh

Name: DSC1\_RC\_RANGE\_PARAMETERS\_2\_PC ShortName: DSC1\_RC\_RANGE\_PARAMETERS\_2\_PC

| DWord | Bit   |                  | Description |
|-------|-------|------------------|-------------|
| 0     | 31:26 | rc_bpg_offset_9  |             |
|       |       | Access:          | R/W         |
|       | 25:21 | rc_max_qp_9      |             |
|       | 20:16 | rc_min_qp_9      |             |
|       | 15:10 | rc_bpg_offset_8  |             |
|       |       | Access:          | R/W         |
|       | 9:5   | rc_max_qp_8      |             |
|       | 4:0   | rc_min_qp_8      |             |
| 1     | 31:26 | rc_bpg_offset_11 |             |
|       |       | Access:          | R/W         |
|       | 25:21 | rc_max_qp_11     |             |
|       | 20:16 | rc_min_qp_11     |             |
|       | 15:10 | rc_bpg_offset_10 |             |
|       |       | Access:          | R/W         |
|       | 9:5   | rc_max_qp_10     |             |
|       | 4:0   | rc_min_qp_10     |             |



**DSC RC RANGE PARAMETERS 3** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 64

Address: 6B258h-6B25Fh

Name: DSCA\_RC\_RANGE\_PARAMETERS\_3 ShortName: DSCA\_RC\_RANGE\_PARAMETERS\_3

Power: PG1 Reset: soft

Address: 6BA58h-6BA5Fh

Name: DSCC\_RC\_RANGE\_PARAMETERS\_3 ShortName: DSCC\_RC\_RANGE\_PARAMETERS\_3

Power: PG1 Reset: soft

Address: 78220h-78227h

Name: DSC0\_RC\_RANGE\_PARAMETERS\_3\_PB ShortName: DSC0\_RC\_RANGE\_PARAMETERS\_3\_PB

Power: PG3 Reset: soft

Address: 78320h-78327h

Name: DSC1\_RC\_RANGE\_PARAMETERS\_3\_PB ShortName: DSC1\_RC\_RANGE\_PARAMETERS\_3\_PB

Power: PG3 Reset: soft

Address: 78420h-78427h

Name: DSC0\_RC\_RANGE\_PARAMETERS\_3\_PC ShortName: DSC0\_RC\_RANGE\_PARAMETERS\_3\_PC



Power: PG4 Reset: soft

Address: 78520h-78527h

Name: DSC1\_RC\_RANGE\_PARAMETERS\_3\_PC ShortName: DSC1\_RC\_RANGE\_PARAMETERS\_3\_PC

| DWord | Bit   |                  | Description      |  |
|-------|-------|------------------|------------------|--|
| 0     | 31:26 | rc_bpg_offset_13 | rc_bpg_offset_13 |  |
|       |       | Access:          | R/W              |  |
|       | 25:21 | rc_max_qp_13     |                  |  |
|       | 20:16 | rc_min_qp_13     |                  |  |
|       | 15:10 | rc_bpg_offset_12 |                  |  |
|       |       | Access:          | R/W              |  |
|       | 9:5   | rc_max_qp_12     |                  |  |
|       | 4:0   | rc_min_qp_12     |                  |  |
| 1     | 31:26 | Reserved         |                  |  |
|       | 25:21 | Reserved         |                  |  |
|       | 20:16 | Reserved         |                  |  |
|       | 15:10 | rc_bpg_offset_14 |                  |  |
|       |       | Access:          | R/W              |  |
|       | 9:5   | rc_max_qp_14     |                  |  |
|       | 4:0   | rc_min_qp_14     |                  |  |



### **DSI CALIB TO**

**DSI CALIB TO** 

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 6B050h-6B053h

Name: DSI 0 Calibration Timeout

ShortName: DSI\_CALIB\_TO\_0

Power: PG1 Reset: soft

Address: 6B850h-6B853h

Name: DSI 1 Calibration Timeout

ShortName: DSI\_CALIB\_TO\_1

Power: PG1 Reset: soft

This register specifies the amount of time that the Host will drive the Link with the HS calibration sequence. The values are specified in Byte clocks and the values specified should be zero based (i.e. value of 1 = 2 Byte clocks, value of 2 = 3 Byte clocks, etc)

Restriction: The timeout values should be greater than zero if the respective calibration type is enabled.

| DWord | Bit     | Bit Description   |  |  |
|-------|---------|---|--|--|
| 0     | 31:20   | Periodic Calibration Timeout  | ,  |  |
|       |         | Default Value:  | 07Fh   |  |
|       | Access: |   | R/W  |  |
|       |         | This field represents the amount of time that the H calibration sequence for Periodic Calibrations. The transcoder will ignore this field if Periodic Calib TRANS_DSI_FUNC_CONF register. The default value will be set to 128 Byte clocks                            | 3  |  |
|       |         | Restriction: When periodic calibration is enabled in Video Mod packets must be great enough to support the HS consynchronous packets. Software will need to ensure prevent synchronization packet loss: Periodic Calib Duration < (H. Size * Bits per Pixel) / Notes: | alibration burst without the loss of that the following equation is met to |  |
|       |         | 1. The "H. Size" term is dependent on the mod   | le of operation (i.e. Sync Pulse or Sync Event                             |  |



### **DSI CALIB TO** In Sync Pulse, H. Size = H. Sync Start + (H. Total – H. Sync End). In Sync Event, H. Size = H. Total. 2. HS bursts and calibrations cannot be concatenated together on Data Lanes which means the Data Lanes have to enter the LP state on either end of the calibration. The "16\*N" term within the equation is used to account for the HS to HS latency of transitioning the Data Lanes on either end of the calibration. The variable N is the number of Byte clocks within an Escape clock (N = ceiling(((8X Frequency (in MHz) / 20 MHz) / 8)) 19:16 **Reserved** 15:0 **Initial Calibration Timeout** Default Value: 0FFFh R/W Access: This field represents the amount of time the Host will give to transmitting the HS calibration sequence for the Initial Calibration, if enabled. The transcoder will ignore this field if Calibration is not enabled within the TRANS\_DSI\_FUNC\_CONF register. The default value will be set to 4096 Byte clocks



## DSI\_CLK\_TIMING\_PARAM

**DSI CLK TIMING PARAM** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 6B080h-6B083h

Name: DSI 0 Clock Lane Timing Parameter

ShortName: DSI\_CLK\_TIMING\_PARAM\_0

Power: PG1 Reset: soft

Address: 6B880h-6B883h

Name: DSI 1 Clock Lane Timing Parameter

ShortName: DSI\_CLK\_TIMING\_PARAM\_1

Power: PG1 Reset: soft

This register specifies the D-PHY timing parameters for the Clock Lane, if SW is overriding the HW defaults. This register is located within the Core Display and is used by the DSI Controller to calculate Link transition latencies of the Clock Lane. There is an identical register (DPHY\_CLK\_TIMING\_PARAM) located within the combo-PHY that actually applies the overrides to the D-PHY Clock Lane. Both registers should be programmed by Software if an override needs to be applied to the Clock Lane within the D-PHY.

Since this register is being used to calculate the Link transition latencies of the Clock Lane, but does not actually affect the transition times within the D-PHY, this register can be used to add guardbands to the DSI Controller's transition latency calculations.

The lower 12 bits of the offset address for this register should correspond to the lower offset address of its sister D-PHY register within the combo-PHY.

All fields are defined in number of Escape clocks.

#### Restriction

Overall restriction is that the timing parameters must be non-zero if SW is overriding the HW timing parameters.

The programming of this register must be equal to or greater than the programming of it's sister register that lives within the combo-PHY (DPHY\_CLK\_TIMING\_PARAM).

| <b>DWord</b> | Bit | Description   |                        |  |
|--------------|-----|---|------------------------|--|
| 0            | 31  | CLK_PREPARE Override  |                        |  |
|              |     | Access: R/W   |                        |  |
|              |     | This field controls the override of the CLK-PREPARE timing parameter. |                        |  |
|              |     | Value Name  |                        |  |
|              |     | 0b  | HW maintains [Default] |  |



|       | DSI_C   | LK_TIMING_PARA   | AM   |
|-------|---|--|--|
|       | 1b SW ov  | errides  |  |
| 30:28 | CLK_PREPARE   |  |  |
|       | Access:   |  | R/W  |
|       | (the Bridge state) immediate<br>This field represents a hexad<br>the integer and the least sig<br>0.25 to 1.75 (12.5ns to 87.5n | ly before the HS-0 Line state<br>ecimal value with a precision | of 1.2 – i.e. the most significant bit is<br>s. So, the field can represent a range<br>vith a 20MHz frequency) |
|       | Value   |  | Name   |
|       | 001b  | 0.25 Escape clocks   |  |
|       | 010b  | 0.50 Escape clocks   |  |
|       | 011b  | 0.75 Escape clocks   |  |
|       | 100b  | 1.00 Escape clocks   |  |
|       | 101b  | 1.25 Escape clocks   |  |
|       | 110b 1.50 Escape clocks   |  |  |
|       | 111b 1.75 Escape clocks   |  |  |
|       | Others  | Reserved   |  |
|       | Programming Notes   |  |  |
|       | Caution: The MIPI D-PHY specification has a maximum of 95ns for this parameter.   |  |  |
| 27    | CLK_ZERO Override   |  |  |
|       | Access:   |  | R/W  |
|       | This field controls the overr   | de of the CLK-ZERO timing p                                    | parameter  |
|       | Value   |  | Name   |
|       | 0   | HW Maintains   |  |
|       | 1   | SW overrides   |  |
| 26:24 | Reserved  |  | 1  |
|       | Format:   |  | MBZ  |
| 23:20 |   |  |  |
|       | Access: R/W  This parameter defines the time that the Host drives the HS-0 Lane state on the Clock Lane.                        |  |  |
|       | •   | me that the Host drives the I<br>r at 5 Escape clocks (minimul |  |
| 19    | CLK_PRE Override  |  |  |
|       | Access:   |  | R/W  |
|       |   | de of the CLK-PRE timing par                                   |  |
|       | Value   |  | Name   |



|       | 0  | HW Maintains  |                                       |
|-------|--|---|---------------------------------------|
|       | 1  | SW overrides  |                                       |
| 18    | Reserved   |   |                                       |
|       | Format:  |   | MBZ                                   |
| 17:16 | CLK_PRE  |   |                                       |
|       | Access:  |   | R/W                                   |
|       | Lane beginning its transition  | from the LP state to the Hr at 8 UI (1 Byte clock). Thi | s field will override the parameter w |
| 15    | CLK_POST Override  |   |                                       |
|       | Access:  |   | R/W                                   |
|       | This field controls the overri   | de of the CLK-POST timing                               | parameter                             |
|       | Value  |   | Name                                  |
|       | 0  | HW Maintains  |                                       |
|       | 1  | SW overrides  |                                       |
| 14:11 | Reserved   |   |                                       |
|       | Format:  |   | MBZ                                   |
| 10:8  | CLK_POST   |   |                                       |
|       | Access:  |   | R/W                                   |
|       | This parameter defines the time the Host continues to transmit the HS clock after the last Data<br>Lane has transitioned to the LP state.<br>HW maintains this parameter at 1.25 Escape clocks plus 7 Byte clocks (minimum 62.5ns + 56 L |   |                                       |
| 7     | CLK_TRAIL Override   |   |                                       |
|       | Access:  |   | R/W                                   |
|       | This field controls the overri   | de of the CLK-TRAIL timing                              | •                                     |
|       | Value  |   | Name                                  |
|       | 0  | HW Maintains  |                                       |
|       | 1  | SW overrides  |                                       |
| 6:3   | Reserved   |   |                                       |
|       | Format:  |   | MBZ                                   |
| 2:0   | CLK_TRAIL  |   |                                       |
|       | Access:  |   | R/W                                   |
|       | This narameter defines the ti  | me that the Host drives the                             | e HS-0 Lane state on the Clock Lane   |



# ${\bf DSI\_CMD\_FRMCTL}$

| DSI_CMD_FRMCTL       |  |  |
|----------------------|--|--|
| Register Space:      | MMIO: 0/2/0  |  |
| Source:              | BSpec  |  |
| Access:              | R/W  |  |
| Size (in bits):      | 32   |  |
| Address:             | 6B034h-6B037h  |  |
| Name:                | DSI Transcoder 0 Command Mode Frame Control                              |  |
| ShortName:           | DSI_CMD_FRMCTL_0   |  |
| Power:               | PG1  |  |
| Reset:               | soft   |  |
| Address:             | 6B834h-6B837h  |  |
| Name:                | DSI Transcoder 1 Command Mode Frame Control                              |  |
| ShortName:           | DSI_CMD_FRMCTL_1   |  |
| Power:               | PG1  |  |
| Reset:               | soft   |  |
| This register is use | ed to control initiating frame updates to the Peripheral in Command Mode |  |

This register is used to control initiating frame updates to the Peripheral in Command Mode
The fields within this register are only observed by the DSI transcoder when it is in the Command Mode of operation

| -     |     |   |                                  |           |   |
|-------|-----|---|----------------------------------|-----------|---|
| DWord | Bit | Description                             |                                  |           |   |
| 0     | 31  | Frame Update Request                    |                                  |           |   |
|       |     | Access:                                 | R/\                              | W Set     |   |
|       |     | This bit controls whe                   | en the transcoder will start the | next fran | me when it is in Command Mode.  |
|       |     | The transcoder will a enabled (TRANS_CO |                                  | n the Con | nmand Mode and the Transcoder is  |
|       |     | Software can write to                   | this bit, but Hardware will be   | e respons | ible for clearing it.   |
|       |     | Value Name                              |                                  |           | ame   |
|       |     | 0b No frame request present             |                                  |           |   |
|       |     | 1b                                      | 1b Frame request present         |           |   |
|       | 30  | Reserved                                | Reserved                         |           |   |
|       | 29  | Periodic Frame Upo                      | date Enable                      |           |   |
|       |     |   |                                  |           |   |
|       |     | Access:                                 |                                  |           | R/W   |
|       |     | present, or pre-boot                    | time) there will be no frame u   | update re | r is uninstalled, the OS basic driver is equests to the DSI transcoder through ield will enable a mechanism that will |



### **DSI CMD FRMCTL**

initiate periodic frame update requests when TE events are received from the Panel. When enabling this feature, the expectation will be that SW has configured the Panel to send TE events to the Host (i.e. set\_tear\_on, etc.). HW will do the following when this bit is set:

- It will override the TE Source bit of the TRANS\_DSI\_FUNC\_CONF register to the GPIO setting. The DSI transcoder HW does not have a mechanism to automatically send Bus Turn-Around's to the Panel to receive in-band TE events
- 2. It will override the Mode of Operation of the TRANS\_DSI\_FUNC\_CONF register to a non-gating Command Mode of operation

| Value | Name                           |
|-------|--------------------------------|
| 0b    | Periodic Frame Update disabled |
| 1b    | Periodic Frame Update Enabled  |

### **Programming Notes**

Note that when the Takeover MIPI DBI bit is set within the MSG\_MEDE\_KVMR\_SPR\_CTL register then HW will do the following if the DSI transcoder is operating in a Command Mode (i.e. DBI):

- 1. It will enable the Periodic Frame Update mode of operation
- 2. It will override the TE Source bit of the TRANS\_DSI\_FUNC\_CONF register to the GPIO setting
- 3. It will override the Mode of Operation of the TRANS\_DSI\_FUNC\_CONF register to a non-gating Command Mode of operation

If the DSI transcoder is not operating in a DBI mode, then the transcoder will ignore the Takeover MIPI DBI bit.

#### 28 Null Packet Enable

Access:

This bit controls whether Null Packets will be transmitted between Pixel Packets in Command Mode operation.

If a Pixel Packet ends and the next Pixel Packet is within the transcoders pipeline but not visible to the HS arbiter, then the transcoder will begin transmitting Null Packet bursts to keep the Link in the HS state.

If the current Pixel Packet ends and the next Pixel Packet is not within the transcoders pipeline, then the transcoder will allow the Link to enter the LP state.

This field is ignored when the transcoder is operating in Video Mode.

| Value | Name                           |
|-------|--------------------------------|
| 0b    | Null packet injection disabled |
| 1b    | Null packet injection enabled  |

#### 27:1 Reserved

0 Frame in Progress

Access: RO



| DSI_CMD_FRMCTL  |
|---|
| This bit reflects whether the DSI transcoder is currently processing/sending a frame to the Peripheral. |



# ${\bf DSI\_CMD\_RXCTL}$

|                             |                                | DSI_CMD_RXCTL   |   |  |
|-----------------------------|--------------------------------|---|---|--|
| Register Space: MMIO: 0/2/0 |                                |   |   |  |
| ource: BSpec                |                                |   |   |  |
|                             | •                              | ·   |   |  |
| oits):                      | 32                             |   |   |  |
|                             | 6B0D4h-                        | 6B0D7h  |   |  |
|                             | DSI Trans                      | scoder 0 Command Receive Control  |   |  |
| ne:                         | DSI_CMD                        | _RXCTL_0  |   |  |
|                             | PG1                            |   |   |  |
|                             | soft                           |   |   |  |
|                             | 6B8D4h-                        | 6B8D7h  |   |  |
|                             | DSI Trans                      | scoder 1 Command Receive Control  |   |  |
| me:                         | DSI_CMD                        | _RXCTL_1  |   |  |
|                             | PG1                            |   |   |  |
|                             | soft                           |   |   |  |
| ister co                    | ontrols how rece               | ived DSI packets from the Peripheral are h  | andled.   |  |
| Bit                         |                                | Description   |   |  |
| 31:17                       | Reserved                       |   |   |  |
|                             | Format:                        |   | MBZ   |  |
| 16                          | <b>Read Unloads</b>            | DW  |   |  |
|                             | Access:                        |   | R/W   |  |
|                             |                                | s whether the DSI_RXDATA register read u  | nloads the DW from the transcoder's   |  |
|                             | •                              | roads do not upload the transcedor's rosei  | ve gueve then the transceder will   |  |
|                             |                                |   | ·   |  |
|                             |                                | •   |   |  |
|                             | Value                          | Nan   | ne  |  |
|                             | 0b                             | DSI_RXDATA reads do not unload DW   |   |  |
|                             | 1b                             | DSI_RXDATA reads unload DW  |   |  |
| 15                          | Received Unas                  | signed Trigger  |   |  |
|                             | Access:                        | R/W   | /C  |  |
|                             | The unassigned                 | d trigger (10100000 [lsb on the left to the r   | nsb on the right]) has been received.   |  |
|                             | Value                          | Na  | me  |  |
|                             |                                |   |   |  |
|                             | me:  me:  ister cc  Bit  31:17 | BSpec R/W oits): 32  6B0D4h- DSI Trans me: DSI_CME PG1 soft  6B8D4h- DSI Trans me: DSI_CME PG1 soft  31:17 Reserved Format:  16 Read Unloads Access: This bit control receive queue. If DSI_RXDATA continue to ret DSI_RXDATA w Value 0b 1b  15 Received Unas Access: The unassigne | Space: MMIO: 0/2/0  BSpec R/W  its): 32  6B0D4h-6B0D7h DSI Transcoder 0 Command Receive Control me: DSI_CMD_RXCTL_0 PG1 soft  6B8D4h-6B8D7h DSI Transcoder 1 Command Receive Control me: DSI_CMD_RXCTL_1 PG1 soft  ister controls how received DSI packets from the Peripheral are h Bit Description  31:17  Reserved Format:  16  Read Unloads DW Access: This bit controls whether the DSI_RXDATA register read un receive queue. If DSI_RXDATA reads do not unload the transcoder's receive queue. If DSI_RXDATA will return a new DW of data.  Value Nam  0b DSI_RXDATA reads do not unload DW 1b DSI_RXDATA reads unload DW  15  Received Unassigned Trigger Access: R/W The unassigned trigger (10100000 [lsb on the left to the reserved to the reserved trigger (10100000 [lsb on the left |  |



|    |  | DSI_CMD_RXCTL   |  |
|----|--|---|--|
|    | 1b   | Trigger message received  |  |
| 14 | Received Ackno   | owledge Trigger   |  |
|    | Access:  | R/WC  |  |
|    | The Acknowledge  | ge trigger message (00100001 [lsb to msb]) has been received.   |  |
|    | Value  | Name  |  |
|    | 0b   | Trigger message not received  |  |
|    | 1b   | Trigger message received  |  |
| 13 | Received Tear E  | iffect Trigger  |  |
|    | Access:  | R/WC  |  |
|    | The Tear Effect  | (TE) trigger message (01011101 [lsb to msb]) has been received.   |  |
|    | Value  | Name  |  |
|    | 0b   | Trigger message not received  |  |
|    | 1b   | Trigger message received  |  |
| 12 | Received Reset   | Trigger   |  |
|    | Access:  | R/WC  |  |
|    | The Reset trigger message (01100010 [lsb to msb]) has been received.   |   |  |
|    | The Peripheral is not expected to send this trigger message to the Host, but even if it does, the                                      |   |  |
|    |  | not take any action on this message   |  |
|    | Value  | Name  |  |
|    | 0b   | Trigger message not received  |  |
|    | 1b   | Trigger message received  |  |
| 11 | Received Paylo   |   |  |
|    | Access:  | R/WC  |  |
|    |  | if the DSI transcoder had to drop one or more of the payload bytes from a being recieved from the Peripheral. |  |
|    | •  | check that the "Maximum Return Packet Size" programming is set correctly                                      |  |
|    | within the Periph  | , , ,   |  |
|    | Value  | Name  |  |
|    | 0b   | No payload bytes dropped  |  |
|    | 1b   | Payload bytes dropped   |  |
| 10 | Received CRC w   | vas Lost  |  |
|    | Access:  | R/WC  |  |
|    | When set, the DSI transcoder had to drop one or more of the CRC bytes from a response packet   |   |  |
|    |  | rom the Peripheral.   |  |
|    |  | Payload was Lost" bit is set, then this bit will most likely also be set.                                     |  |
|    |  | ve that the CRC is captured within the queue, so this is not an error but only a may not be present           |  |
|    | heads up that it may not be present.  If Software wishes the CRC to always be present within the Payload Receive queue, then it should |   |  |
|    |  | mum Return Packet Size" programming within the Peripheral to account for th                                   |  |



| DSI_CMD_RXCTL |   |                      |    |
|---------------|---|----------------------|----|
|               | CRC   |                      |    |
|               | Value   | Name                 |    |
|               | 0b  | No CRC bytes dropped |    |
|               | 1b  | CRC bytes dropped    |    |
| 9:8           | Reserved  |                      |    |
| 7:0           | Number Rx Payload DW  |                      |    |
|               | Access:   |                      | RO |
|               | This field represents the number of DW's currently within the transcoder's Payload Receive queue.  Note that the queue will be flushed at the beginning of a Bus Turn-Around (BTA)  HW currently maintains an 8 DW queue. |                      |    |



## DSI\_CMD\_RXHDR

|                 |        | DSI_CMD_RXHDR   |  |  |  |
|-----------------|--------|---|--|--|--|
| Register Space: |        | e: MMIO: 0/2/0  |  |  |  |
| Source:         |        | BSpec   |  |  |  |
| Access:         |        | RO  |  |  |  |
| Size (in l      | oits): | 32  |  |  |  |
| Address         |        | 6B0E0h-6B0E3h   |  |  |  |
| Name:           |        | DSI 0 Command Receive Header  |  |  |  |
| ShortNa         | me:    | DSI_CMD_RXHDR_0   |  |  |  |
| Power:          |        | PG1   |  |  |  |
| Reset:          |        | soft  |  |  |  |
| Address         |        | 6B8E0h-6B8E3h   |  |  |  |
| Name:           |        | DSI 1 Command Receive Header  |  |  |  |
| ShortNa         | me:    | DSI_CMD_RXHDR_1   |  |  |  |
| Power:          |        | PG1   |  |  |  |
| Reset:          |        | soft  |  |  |  |
| This reg        | ster r | eads the READ Response packet header received from the Periphery. This register is RO.  |  |  |  |
| DWord           | Bit    | Description   |  |  |  |
| 0               | 31:0   | Received Header   |  |  |  |
|                 |        | Access: RO  |  |  |  |
|                 |        | This field contains the READ Response packet haader received from the Periphery.  Software can read this as many times as it wishes (i.e. the "Read Unloads DW" bit of the DSI_CMD_RXCTL has no effect on this data). |  |  |  |



### DSI\_CMD\_RXPYLD

**DSI CMD RXPYLD** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: RO Size (in bits): 32

Address: 6B0E4h-6B0E7h

Name: DSI 0 Command Receive Payload

ShortName: DSI\_CMD\_RXPYLD\_0

Power: PG1 Reset: soft

Address: 6B8E4h-6B8E7h

Name: DSI 1 Command Receive Payload

ShortName: DSI\_CMD\_RXPYLD\_1

Power: PG1 Reset: soft

This register reads from the Receive Payload queue within the transcoder which contains the payload data of READ Response packets received from the Periphery. A read to this register will pull a DW of data from a receive queue within the DSI transcoder unless the DSI\_CMD\_RXCTL is programmed to prevent this. This register is RO.

| •     |      | . 5   |                                   |  |  |  |
|-------|------|---|-----------------------------------|--|--|--|
| DWord | Bit  | Description   |                                   |  |  |  |
| 0     | 31:0 | Received Payload  |                                   |  |  |  |
|       |      | Access: RO  |                                   |  |  |  |
|       |      | This field contains the READ Response payload data and CRC r  | eceived from the Periphery.       |  |  |  |
|       |      | This data is taken from the head of the DSI transcoder's receive queue.   |                                   |  |  |  |
|       |      | If the "Read Unloads DW" bit of the DSI_CMD_RXCTL is set, then multiple reads to this registe   |                                   |  |  |  |
|       |      | will return the same data (i.e. the data at the head of the receive queue).   |                                   |  |  |  |
|       |      | If there is a read to this register when the transcoders receive queue is empty (i.e. the "Nun Rx DW" within DSI_CMD_RXDATA is zero), then the data returned will be all zeros. |                                   |  |  |  |
|       |      |   |                                   |  |  |  |
|       |      | Note that the contents of the Receive Payload queue within th   | e transcoder is flushed for every |  |  |  |
|       |      | entry into a Bus Turn-Around state.   |                                   |  |  |  |
|       |      |   |                                   |  |  |  |



# DSI\_CMD\_TXCTL

| DSI_CMD_TXCTL           |          |  |  |  |  |
|-------------------------|----------|--|--|--|--|
| Register                | Space:   | MMIO: 0/2/0  |  |  |  |
| Source:                 |          | BSpec  |  |  |  |
| Access: Size (in bits): |          | R/W<br>32  |  |  |  |
|                         |          |  |  |  |  |
| Address:<br>Name:       |          | 6B0D0h-6B0D3h  DSI Transcoder 0 Command Transmit Co              | antral   |  |  |
| ShortNai                | mo:      | DSI_CMD_TXCTL_0  | ontrol   |  |  |
| Power:                  | He.      | PG1  |  |  |  |
| Reset:                  |          | soft   |  |  |  |
| Address:                |          | 6B8D0h-6B8D3h  |  |  |  |
| Name:                   |          | DSI Transcoder 1 Command Transmit Co                             | ontrol   |  |  |
| ShortNa                 | me:      | DSI_CMD_TXCTL_1  | ,  |  |  |
| Power:                  |          | PG1  |  |  |  |
| Reset:                  |          | soft   |  |  |  |
| This reg                | ister co | ontrols how DSI command packets are built and                    | transmitted over the DSI Link.   |  |  |
| DWord                   | Bit      | Des  | cription   |  |  |
| 0                       | 31:25    | Reserved   |  |  |  |
|                         |          | Format:  | MBZ  |  |  |
|                         | 24       | Keep Link in HS  |  |  |  |
|                         |          | Access:  | R/W  |  |  |
|                         |          | can have a negative impact on SW performance                     | HS states can result in significant latencies and  |  |  |
|                         |          | begin transmitting Null packets until the next                   | HS packet arrives.   |  |  |
|                         |          | Res  | striction  |  |  |
|                         |          | operation.  2. SW must clear this bit if it is going to ir etc). | PSI transcoder is in the Command Mode of nitiate a LP transaction (e.g. a LPDT, BTA, Trigger, hed sending its burst of commands to the |  |  |



|       | DSI_CMD_TXCTL   |  |  |  |  |  |
|-------|---|--|--|--|--|--|
| 23:13 | Reserved  |  |  |  |  |  |
|       | Format:   | MBZ  |  |  |  |  |
| 12:8  | Free Header Credits   |  |  |  |  |  |
|       | Access:   | RO   |  |  |  |  |
|       | This field represents the number of Header resources that are currently available to SW. SW will need a Header Credit to write to either the Command Tx Header (DSI_CMD_TXHDR) or the LP Message (DSI_LP_MSG) registers. A write to either of these registers will consume a Header Credit.  The transcoder will release a Header Credit after it has pulled the command from its internal command header queue.  HW currently maintains 16 Header Credits. |  |  |  |  |  |
| 7:0   | Free Payload Credits  |  |  |  |  |  |
|       | Access:   | RO   |  |  |  |  |
|       | This field represents the number of Payload resources tha SW will need a Payload Credit to write to the Command T A write to the Tx Payload register will consume 1 Payload 1 to 4 bytes of payload).  The transcoder will release a Payload Credit after it has purcommand payload queue.  HW currently maintains 64 Payload Credits (i.e. HW can accommand to the command payload queue).   | x Payload register (DSI_CMD_TXPYLD). Credit (i.e. 1 Payload Credit is equal to lled a DW of data from its internal |  |  |  |  |



## DSI\_CMD\_TXHDR

| DSI_CMD_TXHDR      |         |   |   |                                   |  |  |
|--------------------|---------|---|---|-----------------------------------|--|--|
| Register           | Space:  | MMIO: 0/2   | //0                                     |                                   |  |  |
| Source:            |         | BSpec   |   |                                   |  |  |
| Access: R/W        |         |   |   |                                   |  |  |
| Size (in bits): 32 |         |   |   |                                   |  |  |
| Address:           |         | 6B100h-6B   | 6B100h-6B103h                           |                                   |  |  |
| Name:              |         | DSI Transc  | oder 0 Transmit Packet Header           |                                   |  |  |
| ShortNar           | ne:     | DSI_CMD_  | TXHDR_0                                 |                                   |  |  |
| Power:             |         | PG1   |   |                                   |  |  |
| Reset:             |         | soft  |   |                                   |  |  |
| Address:           |         | 6B900h-6B   | 903h                                    |                                   |  |  |
| Name:              |         | DSI Transc  | oder 1 Transmit Packet Header           |                                   |  |  |
| ShortNar           | ne:     | DSI_CMD_  | TXHDR_1                                 |                                   |  |  |
| Power:             |         | PG1   |   |                                   |  |  |
| Reset:             |         | soft  |   |                                   |  |  |
| This regis         | ster is | used to write a pa  | icket header to the DSI transcoder.     |                                   |  |  |
| DWord              | Bit     |   | Description                             |                                   |  |  |
| 0                  | 31      | Payload   |   |                                   |  |  |
|                    |         | Access:   |   | R/W                               |  |  |
|                    |         | When set, the D   | SI packet carries a payload of data.    |                                   |  |  |
|                    |         | Value   | Nan                                     | ne                                |  |  |
|                    |         | 0b  | Short packet format (no payload)        |                                   |  |  |
|                    |         | 1b  | Long packet format (payload)            |                                   |  |  |
|                    |         |   | Restriction                             |                                   |  |  |
|                    |         | Restrictions:  1. SW must ensure that the Data Type encoding matches the packet format specified by this attribute.  2. SW must ensure that the payload data is written into the Command Payload queue before writing to this register, if this bit is set. |   |                                   |  |  |
| -                  | 30      | LPDT  |   |                                   |  |  |
|                    |         | Access:   |   | R/W                               |  |  |
|                    |         | Low Power Data  | Transfer.                               |                                   |  |  |
|                    |         | This field will dire  | ect the DSI transcoder on what mode (HS | or LP) to transmit the packet in. |  |  |



| 29 Ver Ac This or t This trar Ob 1b  28:24 Res Fo  23:8 Wo Ac This byt The abo W W The   | W must experontroller is in W is highly detected Blank ccess:   | ct syncl<br>the Vic  | transmitted in HS state transmitted in LP Escape mo  Restrict pronization events to be misseleo Mode of operation and to  | tion<br>sed, if it sets this attribute when the DS |
|--|---|--|---|--|
| 29 Ver Ac This trar Ob 1b Paragraph Ac This byte The about the abo | W must experontroller is in W is highly detected Blank ccess:   | ct syncl<br>the Vic  | Restrict nronization events to be misseleo Mode of operation and t  | tion<br>sed, if it sets this attribute when the DS |
| SW col SW | W must experiments in which is highly dertical Blank ccess:   | ct syncl<br>the Vic<br>iscoura   | Restrict nronization events to be misseleo Mode of operation and t  | tion<br>sed, if it sets this attribute when the DS |
| 29 Ver Ac This or t This trar Ob 1b  28:24 Res Fo  23:8 Wo Ac This byt The abo W W The   | ontroller is in W is highly dertical Blank ccess:   | the Vic  | nronization events to be miss<br>leo Mode of operation and t  | sed, if it sets this attribute when the DS         |
| 29 Ver Ac This or t This trar Ob 1b  28:24 Res Fo  23:8 Wo Ac This byt The abo W W The   | ontroller is in W is highly dertical Blank ccess:   | the Vic  | nronization events to be miss<br>leo Mode of operation and t  | sed, if it sets this attribute when the DS         |
| Ac This or t This trar Ob 1b 28:24 Res Fo Ac This byt The abc W W The  | ccess:<br>is field will d   | Fence  |   |  |
| This or t This trar Ob 1b P8:24 Res Property Pro | is field will d   |  |   |  |
| or to This trans of the Indian State of the In |   |  |   | R/W  |
| 28:24 Res Fo Ac This byt The abo W W The   | is can be use   | This field will direct the DSI transcoder to wait until the start of the next V. Blank (in Video Modor the end of the frame (in Command Mode) before it executes the Command.  This can be used for Frame Synchronized Commands that have to be fenced after the transmission of an Execute Queue. |   |  |
| 28:24 Res Fo Ac This byt The abo W W The   | Value   |  |   | Name   |
| 28:24 Res Fo 23:8 Wo Ac This byt The abc W W The   | b   |  | Cmd will not be fenced  |  |
| 23:8 Wo Ac This byte The about W W The   | b   |  | Cmd will be fenced  |  |
| Ac<br>This<br>byte<br>The<br>abc<br>W<br>W<br>The  | ormat:  |  |   | MBZ  |
| This byte The about W  | ord Count -   | Param  | eters   | l D AA4  |
| the<br>pa<br>Fo  | Access:  This field specifies either the DSI Word Count (i.e. the length of the payload bytes of Parameters.  The interpretation of this field by the DSI transcoder will be based off of the above.  When the Payload bit is '0', then these bytes represent Parameters  When the Payload bit is '1', then these bytes represent the Word Count of The interpretation of this field by the Periphery will be based off of the Data  Restriction  When the command carries a payload, SW must ensure that the value with the amount of payload data loaded into the Command Payload queue associated packet |  | he length of the payload in bytes), or the length of the payload in bytes), or the will be based off of the Payload attributes at the Word Count of the Payload be based off of the Data Type field be tion |  |
|  | arries only on  |  | o parameter   |  |
|  | ccess:  |  |   | R/W  |

5:0

Data Type



| DSI_CMD_TXHDR |   |     |  |  |  |
|---------------|---|-----|--|--|--|
|               | Access:   | R/W |  |  |  |
|               | This field specifies the DSI command Data Type. |     |  |  |  |



### **DSI CMD TXPYLD**

DSI\_CMD\_TXPYLD

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 6B104h-6B107h

Name: DSI Transcoder 0 Transmit Packet Payload

ShortName: DSI\_CMD\_TXPYLD\_0

Power: PG1 Reset: soft

Address: 6B904h-6B907h

Name: DSI Transcoder 1 Transmit Packet Payload

ShortName: DSI\_CMD\_TXPYLD\_1

Power: PG1 Reset: soft

This register is used to write a DW of packet payload to the DSI transcoder.

DWord Bit Description

0

31:0 Payload Data

Access: R/W

This register is a proxy into the payload of the command packet to be injected onto the DSI Link. Writes to this register will load the DW of data into a Command Payload queue that will be unloaded by HW after the packet has been validated via a write to the DSI\_CMD\_TXHDR register. When reading from this register, only the payload data from the last write will be available.

#### **Restriction**

Software must have an available Payload credit to write to this register.

SW must write the payload in ascending order (i.e. DW 0 is written first, the final DW is written last).

SW must load the entire payload within the Command Payload queue before writing to the Command Header register (DSI\_CMD\_TXHDR). The write to the Command Header register validates the payload written to this queue.

SW must ensure that the WC of the Packet Header matches the amount of data written to the Command Payload queue.



### **DSI DATA TIMING PARAM**

**DSI DATA TIMING PARAM** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 6B084h-6B087h

Name: DSI 0 Data Lane Timing Parameter ShortName: DSI DATA TIMING PARAM 0

Power: PG1 Reset: soft

Address: 6B884h-6B887h

Name: DSI 1 Data Lane Timing Parameter ShortName: DSI\_DATA\_TIMING\_PARAM\_1

Power: PG1 Reset: soft

This register specifies the D-PHY timing parameters for the Data Lane, if SW is overriding the HW defaults. This register is located within the Core Display and is used by the DSI Controller to calculate Link transition latencies of the Data Lanes. There is an identical register (DPHY\_DATA\_TIMING\_PARAM) located within the combo-PHY that actually applies the overrides to the D-PHY Data Lanes. Both registers should be programmed by Software if an override needs to be applied to the Data Lanes within the D-PHY.

Since this register is being used to calculate the Link transition latencies of the Data Lanes, but does not actually affect the transition times within the D-PHY, this register can be used to add guardbands to the DSI Controller's transition latency calculations.

The lower 12 bits of the offset address for this register should correspond to the lower offset address of its sister D-PHY register within the combo-PHY.

All fields are defined in number of Escape clocks.

#### Restriction

Overall restriction is that the timing parameters must be non-zero if SW is overriding the HW timing parameters.

The programming of this register must be equal to or greater than the programming of it's sister register that lives within the combo-PHY (DPHY\_DATA\_TIMING\_PARAM).

| DWord | Bit | Description  |  |      |
|-------|-----|--|--|------|
| 0     | 31  | HS_PREPARE Override  |  |      |
|       |     | Access:  |  | R/W  |
|       |     | This field controls the override of the HS-PREPARE timing parameter. |  |      |
|       |     | Value  |  | Name |



|       | 0   |                                | HW maintains   |  |  |
|-------|---|--------------------------------|--|--|--|
|       | 1   |                                | SW overrides   |  |  |
| 30:27 | Reserved  |                                |  |  |  |
|       | Format:   |                                | MBZ  |  |  |
| 26:24 | HS_PREPARE  |                                |  |  |  |
|       | Access:   |                                | R/W  |  |  |
|       | Bridge state) immediately<br>This field represents a hexa<br>the integer and the least si<br>0.25 to 1.75 (12.5ns to 87.5   | befo<br>adec<br>gnifi<br>ins a | ne that the Host drives a Data Lane with the LP-00 Lane state (the ore driving the HS-0 Line state.  cimal value with a precision of 1.2 – i.e. the most significant bit is ficant 2 bits are fraction bits. So, the field can represent a range assuming an Escape clock with a 20MHz frequency) at 1 Escape clock (minimum 50ns) |  |  |
|       | Value   |                                | Name   |  |  |
|       | 001b  | 0.3                            | .25 Escape clocks  |  |  |
|       | 010b  | 0.                             | .50 Escape clocks  |  |  |
|       | 011b  | 0.                             | .75 Escape clocks  |  |  |
|       | 100b  | 1.0                            | .0 Escape clocks   |  |  |
|       | 101b  | 1.2                            | .25 Escape clocks  |  |  |
|       | 110b  | 1                              | .50 Escape clocks  |  |  |
|       | 111b  | 1.                             | .75 Escape clocks  |  |  |
|       | Others Reserved   |                                |  |  |  |
|       |   |                                | Programming Notes  |  |  |
|       | Caution: The MIPI D-PHY specification has a maximum of 85ns + 6UI for this parameter.   |                                |  |  |  |
| 23    | HS_ZERO Override  |                                |  |  |  |
|       | Access:   |                                | R/W  |  |  |
|       |   | rride                          | e of the HS-ZERO timing parameter  |  |  |
|       | Value   |                                | Name   |  |  |
|       | 0   |                                | HW maintains   |  |  |
|       | 1   |                                | SW overrides   |  |  |
| 22:20 | Reserved Format:  |                                | MBZ  |  |  |
| 10.16 | HS_ZERO   |                                | <u> </u>   |  |  |
| 19:16 |   |                                | R/W  |  |  |
| 19.10 | Access: R/W  This parameter defines the time that the Host drives the HS-0 Lane state on a Data Lane.  HW maintains this parameter at 2 Escape clocks plus 1 Byte clock (minimum 100ns + 8UI) |                                |  |  |  |
| 19.10 | •   |                                |  |  |  |



|       | Access:   | R/W   |  |
|-------|---|---|--|
|       | This field controls the over  | ride of the HS-TRAIL timing parameter   |  |
|       | Value   | Name  |  |
|       | 0   | HW maintains  |  |
|       | 1   | SW overrides  |  |
| 14:11 | Reserved  |   |  |
|       | Format:   | MBZ   |  |
| 10:8  | HS_TRAIL  |   |  |
|       | Access:   | R/W   |  |
|       | payload data bit of a HS transmission on a Data Lane. HW maintains this parameter at 1.5 Escape clocks (minimum 75ns)               |   |  |
|       | HW maintains this paramet   |   |  |
| 7     | HW maintains this paramet  HS_EXIT Override   | er at 1.5 Escape clocks (minimum 75ns)  |  |
| 7     | HW maintains this paramet  HS_EXIT Override  Access:  | er at 1.5 Escape clocks (minimum 75ns)  |  |
| 7     | HW maintains this paramet  HS_EXIT Override  Access: This field controls the over   | er at 1.5 Escape clocks (minimum 75ns)  R/W  ride of the HS-EXIT timing parameter |  |
| 7     | HW maintains this paramet  HS_EXIT Override  Access: This field controls the over   | R/W ride of the HS-EXIT timing parameter  Name                                    |  |
| 7     | HW maintains this paramet  HS_EXIT Override  Access: This field controls the over   | R/W ride of the HS-EXIT timing parameter  Name HW maintains                       |  |
|       | HW maintains this paramet  HS_EXIT Override  Access: This field controls the over  Value  0 1                                       | R/W ride of the HS-EXIT timing parameter  Name                                    |  |
| 6:3   | HW maintains this paramet  HS_EXIT Override  Access: This field controls the over  Value  0  1  Reserved                            | R/W ride of the HS-EXIT timing parameter  HW maintains SW overrides               |  |
|       | HW maintains this paramet  HS_EXIT Override  Access: This field controls the over  Value  0  1  Reserved  Format:                   | R/W ride of the HS-EXIT timing parameter  Name HW maintains                       |  |
|       | HW maintains this paramet  HS_EXIT Override  Access: This field controls the over  Value  0  1  Reserved  Format:  HS_EXIT          | R/W ride of the HS-EXIT timing parameter  HW maintains SW overrides  MBZ          |  |
| 6:3   | HW maintains this paramet  HS_EXIT Override  Access: This field controls the over  Value  0  1  Reserved  Format:  HS_EXIT  Access: | R/W ride of the HS-EXIT timing parameter  HW maintains SW overrides               |  |



### **DSI ESC CLK DIV**

| DSI_ESC_CLK_DIV |                            |  |  |
|-----------------|----------------------------|--|--|
| Register Space: | MMIO: 0/2/0                |  |  |
| Source:         | BSpec                      |  |  |
| Size (in bits): | 32                         |  |  |
| Address:        | 6B090h-6B093h              |  |  |
| Name:           | DSI 0 Escape Clock Divider |  |  |
| ShortName:      | DSI_ESC_CLK_DIV_0          |  |  |
| Power:          | PG1                        |  |  |
| Reset:          | soft                       |  |  |
| Address:        | 6B890h-6B893h              |  |  |
| Name:           | DSI 1 Escape Clock Divider |  |  |
| ShortName:      | DSI_ESC_CLK_DIV_1          |  |  |
| Power:          | PG1                        |  |  |
| Reset:          | soft                       |  |  |

This register defines the clock divider variable M needed to generate an Escape clock from the 8X clock This register is located within the Core Display. There is an identical register (DPHY\_ESC\_CLK\_DIV) located within the combo-PHY. Both of these registers should be programmed by Software.

The lower 12 bits of the offset address for this register should correspond to the lower offset address of its sister D-PHY register within the combo-PHY.

Restriction: The programming of this register must be identical to the programming of its sister register that lives within the combo-PHY (DPHY\_ESC\_CLK\_DIV)

| DWord | Bit  | Description  |  |  |  |
|-------|--|--|--|--|--|
| 0     | 31:21  | Reserved   |  |  |  |
|       | 20:16  | Byte Clocks per Escape Clock                                   |  |  |  |
|       |  | Access:  | RO                                     |  |  |
|       | This field reports the number of Byte clocks present within a givenEscape clock. The D transcoder calculates this variable based off of the Escape clock divider M.  N = Ceiling(M/8)  The DSI complex (transcoder and D-PHY) use this information to emulate an Escape c the Byte clock.  Note that the value reported here is zero-based (i.e. Ceiling(M/8) - 1) |  |  |  |  |
|       | 15:9   | Reserved   |  |  |  |
|       | 8:0 Escape Clock Divider M   |  |  |  |  |
|       |  | Access:  | R/W                                    |  |  |
|       |  | This field specifies the divider variable (M) needed to derive | e the Escape clock from the Link clock |  |  |



### DSI\_ESC\_CLK\_DIV

(i.e. the 8X frequency)

Escape frequency = 8X frequency / M

The DSI transcoder does not use a physical Escape clock, so there is no physical divider, but the transcoder needs to know the value of M to emulate the Escape clock in Byte clocks.

### Restriction

The Escape clock frequency must be as close to, but not greater than 20MHz. Therefore, the programming of M should be:

M = Ceiling(8X Frequency (in MHz) / 20 MHz)



## DSI\_HTX\_TO

|  | DSI_HTX_TO |  |  |                |  |  |
|--|------------|--|--|----------------|--|--|
| Register   | Space:     | MMIO: 0/2/0  |  |                |  |  |
| Source:  |            | BSpec  | BSpec  |                |  |  |
| Access:  |            | R/W  |  |                |  |  |
| Size (in k   | oits):     | 32   |  |                |  |  |
| Address:   |            | 6B044h-6B047h  |  |                |  |  |
| Name:  |            | DSI 0 HS Transmit Timeout                                  |  |                |  |  |
| ShortNa  | me:        | DSI_HTX_TO_0   |  |                |  |  |
| Power:   |            | PG1  |  |                |  |  |
| Reset:   |            | soft   |  |                |  |  |
| Address:   |            | 6B844h-6B847h  |  |                |  |  |
| Name:  |            | DSI 1 HS Transmit Timeout                                  |  |                |  |  |
| ShortNa  | me:        | DSI_HTX_TO_1   |  |                |  |  |
| Power:   |            | PG1  |  |                |  |  |
| Reset:   |            | soft   |  |                |  |  |
| This regi  | ster sp    | ecifies the HS Tx timeout.                                 |  |                |  |  |
| DWord  | Bit        | Description  | n  |                |  |  |
| 0  | 31:16      | HS TX Timeout  |  |                |  |  |
|  |            | Default Value:   |  | FFFFh          |  |  |
|  |            | Access:  |  | R/W            |  |  |
|  |            |  | ield represents the upper 16 bits of the HS Transmit Timeout (i.e. the timeout has a |                |  |  |
|  |            | granularity of 64K).                                       | ·  |                |  |  |
| The time is specified in Byte clocks.  This field will default to the maximum  |            | This field will default to the maximum possible value.     |  |                |  |  |
|  |            | Programming  | Notes  |                |  |  |
|  |            | This timer is zero-based (i.e. a value of 0 will have a t  |  | K)             |  |  |
|  |            | If the DSI transcoder is in the Video Mode and is not      |  | -              |  |  |
|  |            | during the H. Blank regions of the V. Active region, t     |  |                |  |  |
| that the amount of time it takes to transmit the full frame (V. The value should be set to a value greater than the Periphera 15:1 <b>Reserved</b> |            |  |  |                |  |  |
|  |            |  | - Cripriciai 3 i i   | 5 tot Timeout. |  |  |
|  | 15.1       | Format:  | MBZ  |                |  |  |
|  | 0          |  | IVIDZ  |                |  |  |
|  |            | Access:  | HTX_TO Access: R/WC  |                |  |  |
|  |            | The HS TX Timer has timed out.                             | 17, 440  |                |  |  |
|  |            | HW will set this bit, SW will clear it with a write of 1b. |  |                |  |  |
|  |            |  |  |                |  |  |
|  |            |  |  |                |  |  |



# DSI\_INTER\_IDENT\_REG

|            |        | DSI_INTER_ID                                 | DENT_REG  |
|------------|--------|--|---|
| Register   | Space  | e: MMIO: 0/2/0                               |   |
| Source:    |        | BSpec  |   |
| Access:    |        | R/WC   |   |
| Size (in b | oits): | 32   |   |
| Address:   |        | 6B074h-6B077h                                |   |
| Name:      |        | DSI Transcoder 0 Interrupt Identity Re       | egister   |
| ShortNa    | me:    | DSI_INTER_IDENT_REG_0                        |   |
| Power:     |        | PG1  |   |
| Reset:     |        | soft   |   |
| Address:   |        | 6B874h-6B877h                                |   |
| Name:      |        | DSI Transcoder 1 Interrupt Identity Re       | egister   |
| ShortNa    | me:    | DSI_INTER_IDENT_REG_1                        |   |
| Power:     |        | PG1  |   |
| Reset:     |        | soft   |   |
|            |        |  | SI interrupts received from the Periphery and Host. |
| 1          | INTER  | L_MSK_REG (IMR) controls which interrupts wi | ll be logged within the IIR.                        |
| DWord      | Bit    |  | Description   |
| 0          | 31     | TE Event                                     |   |
|            |        | Access:                                      | R/WC  |
|            |        | A Tear Effect (TE) event was received        |   |
|            | 30     | Rx Data / BTA Terminated                     |   |
|            |        | Access:                                      | R/WC  |
|            |        | READ response data has been received, or     | the BTA has been terminated                         |
|            | 29     | Tx Data                                      |   |
|            |        | Access:                                      | R/WC  |
|            |        | A transmit credit has been freed             |   |
|            | 28     | ULPS Entry Done                              |   |
|            |        | Access:                                      | R/WC  |
|            |        | A Ultra Low Power State Entry flow has com   | npleted   |
|            | 27     | Non-TE Trigger Received                      |   |



| 26 Hose Acres Hose Acr | cess: con-TE trigger has been received from the Peripher ger received.  ct Checksum Error cess: ct reported a checksum error cess: ct Multi ECC Error cess: ct reported a multi-bit ECC error cess: ct reported a multi-bit ECC error cess: ct reported a single-bit ECC | R/WC ery. The DSI_CMD_RXCTL will indicate  R/WC  R/WC |  |  |
|--|--|---|--|--|
| trig  26 Hose Acc Hos | ger received.  St Checksum Error  Cess: St reported a checksum error  St Multi ECC Error  Cess: St reported a multi-bit ECC error  St Single ECC Error  Cess: St reported a single-bit ECC   | R/WC  |  |  |
| 25   | cess: st reported a checksum error st Multi ECC Error cess: st reported a multi-bit ECC error st Single ECC Error cess: st reported a single-bit ECC   | R/WC  |  |  |
| 25 Hos Acc Ho Ac | st reported a checksum error  st Multi ECC Error  cess: st reported a multi-bit ECC error  st Single ECC Error  cess: st reported a single-bit ECC   | R/WC  |  |  |
| 25 Ho: Acc Ho  24 Ho: Acc Ho  23 Ho: Acc Ho  21 Ho: Acc Ho  20 Ho: Acc Ho  | est Multi ECC Error  cess: st reported a multi-bit ECC error  est Single ECC Error  cess: st reported a single-bit ECC   |   |  |  |
| 24   | cess: st reported a multi-bit ECC error st Single ECC Error cess: st reported a single-bit ECC   |   |  |  |
| 24   | et Single ECC Error cess: st reported a single-bit ECC   |   |  |  |
| 24 Ho: Acc Ho  23 Ho: Acc Ho  24 Ho: Acc Ho  25 Ho: Acc Ho  26 Ho: Acc Ho  27 Ho: Acc Ho  28 Ho: Acc Ho  29 Ho: Acc Ho  20 Ho: Acc Ho  | test Single ECC Error tess: st reported a single-bit ECC   | R/WC  |  |  |
| 23 Hoseless  | cess:<br>st reported a single-bit ECC  | R/WC  |  |  |
| 23   | st reported a single-bit ECC   | R/WC  |  |  |
| 23 Hos Acc Hos | <u> </u>   |   |  |  |
| 22 Hose Acceptor |  |   |  |  |
| Ho  22 Hos  Ac  Ho  21 Hos  Ac  Ho  20 Hos  Ac  Ho   | t Contention Detected  |   |  |  |
| 22 Hose Acceptage Hose Hose Hose Hose Hose Hose Hose Hos   | Cess:  | R/WC  |  |  |
| 21 Hose Accuracy | Host reported a LP contention  |   |  |  |
| Ho Ho Ac Ho Ac Ho  | t False Control Error  | I   |  |  |
| 21 Hos<br>Acc<br>Ho<br>20 Hos<br>Acc<br>Ho   | cess:  | R/WC  |  |  |
| Ho<br>20 Hos<br>Ac<br>Ho   | Host reported a False Control error  |   |  |  |
| Ho Ho Ac Ho  | t Timeout Error  |   |  |  |
| 20 Hos   | Cess:  | R/WC  |  |  |
| Ho   | Host reported a Timeout error  |   |  |  |
| Но   | t Low Power Transmit Sync Error  |   |  |  |
|  | Cess:  | R/WC  |  |  |
| 40   | Host reported a LP Transmission byte alignment problem   |   |  |  |
|  | Host Escape Mode Entry Command Error   |   |  |  |
| <u> </u>   | cess:  | R/WC  |  |  |
| Но   | st reported an Escape Mode entry command erro  | r   |  |  |
|  |  | I   |  |  |
| Ac   | re 18_17   | R/WC  |  |  |



|    | DSI_INTER_IDE                                      | NT_REG   |  |  |  |
|----|--|--|--|--|--|
| 16 | Frame Update Done                                  |  |  |  |  |
|    | Access:  | R/WC   |  |  |  |
|    | A frame update is done.                            |  |  |  |  |
|    | This interrupt is only valid when the transcoder   | is in Command Mode                                   |  |  |  |
| 15 | Protocol Violation                                 |  |  |  |  |
|    | Access:  | R/WC   |  |  |  |
|    | Peripheral reported a protocol violation           |  |  |  |  |
| 14 | Spare 14   |  |  |  |  |
|    | Access:  | R/WC   |  |  |  |
|    | Spare R/WC bit for future use                      |  |  |  |  |
| 13 | Invalid Tx Length                                  |  |  |  |  |
|    | Access:  | R/WC   |  |  |  |
|    | Peripheral reported an invalid transmission length | gth  |  |  |  |
| 12 | Invalid VC   |  |  |  |  |
|    | Access:  | R/WC   |  |  |  |
|    | Peripheral reported an invalid DSI VC ID           |  |  |  |  |
| 11 | Invalid Data Type                                  |  |  |  |  |
|    | Access:  | R/WC   |  |  |  |
|    | Peripheral reported a non-recognizable DSI Da      | Peripheral reported a non-recognizable DSI Data Type |  |  |  |
| 10 | Peripheral Checksum Error                          |  |  |  |  |
|    | Access:  | R/WC   |  |  |  |
|    | Peripheral reported a checksum error               |  |  |  |  |
| 9  | Peripheral Multi ECC Error                         |  |  |  |  |
|    | Access:  | R/WC   |  |  |  |
|    | Peripheral reported a multi-bit ECC error          |  |  |  |  |
| 8  | Peripheral Single ECC Error                        |  |  |  |  |
|    | Access:  | R/WC   |  |  |  |
|    | Peripheral reported a single-bit ECC error         |  |  |  |  |
| 7  | Peripheral Contention Detected                     |  |  |  |  |
|    | Access:  | R/WC   |  |  |  |
|    | Peripheral reported a LP contention                |  |  |  |  |



| Access: Peripheral reported a False Control error  Peripheral Timeout Error Access: Peripheral reported a timeout error  Peripheral Low Power Transmit Sync Error Access: Peripheral reported a LP Transmission byte alignment problem  Peripheral Escape Mode Entry Command Error Access: R/WC Peripheral reported an Escape Mode entry command error  EoT Sync Error Access: R/WC Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error Access: R/WC Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error Access: R/WC Peripheral reported an End of Transmission byte alignment problem   |   | <b>D</b> 01_III   | TER_IDENT_REG                               |  |  |
|---|---|---|---|--|--|
| Access: R/WC  Peripheral reported a False Control error  Peripheral Timeout Error  Access: R/WC  Peripheral Low Power Transmit Sync Error  Access: R/WC  Peripheral reported a LP Transmission byte alignment problem  Peripheral Escape Mode Entry Command Error  Access: R/WC  Peripheral reported an Escape Mode entry command error  EoT Sync Error  Access: R/WC  Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error  Access: R/WC  Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error  Access: R/WC  Peripheral reported a Start of Transmission leader sequence corruption error | 6 | Peripheral False Control Error                                    |   |  |  |
| Peripheral Timeout Error    Access: R/WC  |   |   | R/WC  |  |  |
| Access: R/WC  Peripheral reported a timeout error  Peripheral Low Power Transmit Sync Error  Access: R/WC  Peripheral reported a LP Transmission byte alignment problem  Peripheral Escape Mode Entry Command Error  Access: R/WC  Peripheral reported an Escape Mode entry command error  EoT Sync Error  Access: R/WC  Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error  Access: R/WC  Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error   |   | Peripheral reported a False Conti                                 | rol error                                   |  |  |
| Peripheral reported a timeout error  Peripheral Low Power Transmit Sync Error Access: R/WC Peripheral reported a LP Transmission byte alignment problem  Peripheral Escape Mode Entry Command Error Access: R/WC Peripheral reported an Escape Mode entry command error  EoT Sync Error Access: R/WC Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error Access: R/WC Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error   | 5 | Peripheral Timeout Error  |   |  |  |
| Peripheral Low Power Transmit Sync Error  Access: R/WC  Peripheral reported a LP Transmission byte alignment problem  Peripheral Escape Mode Entry Command Error  Access: R/WC  Peripheral reported an Escape Mode entry command error  EoT Sync Error  Access: R/WC  Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error  Access: R/WC  Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error  |   | Access:   | R/WC  |  |  |
| Access: R/WC Peripheral reported a LP Transmission byte alignment problem  Peripheral Escape Mode Entry Command Error Access: R/WC Peripheral reported an Escape Mode entry command error  EoT Sync Error Access: R/WC Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error Access: R/WC Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error   |   | Peripheral reported a timeout er                                  | ror   |  |  |
| Peripheral reported a LP Transmission byte alignment problem  Peripheral Escape Mode Entry Command Error  Access: R/WC  Peripheral reported an Escape Mode entry command error  EoT Sync Error  Access: R/WC  Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error  Access: R/WC  Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error  | 4 | Peripheral Low Power Transmit                                     | Sync Error                                  |  |  |
| Peripheral Escape Mode Entry Command Error  Access: R/WC  Peripheral reported an Escape Mode entry command error  EoT Sync Error  Access: R/WC  Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error  Access: R/WC  Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error  |   | Access:   | R/WC  |  |  |
| Access:  Peripheral reported an Escape Mode entry command error  EoT Sync Error  Access:  Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error  Access:  R/WC  Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error  Access:  R/WC  Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error   |   | Peripheral reported a LP Transmission byte alignment problem      |   |  |  |
| Peripheral reported an Escape Mode entry command error  EoT Sync Error Access: R/WC Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error Access: R/WC Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error  | 3 | Peripheral Escape Mode Entry (                                    | Command Error                               |  |  |
| EoT Sync Error  Access: R/WC  Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error  Access: R/WC  Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error  |   | Access:   | R/WC  |  |  |
| Access: R/WC Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error Access: R/WC Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error   |   | Peripheral reported an Escape Mode entry command error            |   |  |  |
| Peripheral reported an End of Transmission byte alignment problem  SoT Sync Error  Access: R/WC  Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error  | 2 | EoT Sync Error  |   |  |  |
| SoT Sync Error  Access: R/WC  Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error   |   | Access:   | R/WC  |  |  |
| Access: R/WC Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error  |   | Peripheral reported an End of Transmission byte alignment problem |   |  |  |
| Peripheral reported a Start of Transmission leader sequence corruption error  SoT Error   | 1 | SoT Sync Error  |   |  |  |
| SoT Error   |   | Access:   | R/WC  |  |  |
| 1   |   | Peripheral reported a Start of Tra                                | ansmission leader sequence corruption error |  |  |
| Access: R/WC  | 0 | SoT Error   |   |  |  |
|   |   | Access:   | R/WC  |  |  |



# ${\bf DSI\_INTER\_MSK\_REG}$

| DSI_INTER_MSK_REG       |            |                        |  |  |  |  |  |
|-------------------------|------------|------------------------|--|--|--|--|--|
| Register S              | oace:      | MMIO: 0/2/0            |  |  |  |  |  |
| Source:                 |            | PCnac                  |  |  |  |  |  |
|                         |            | BSpec<br>R/W           |  |  |  |  |  |
| Access:<br>Size (in bit | c).        | 32                     |  |  |  |  |  |
| `                       | 5).        |                        |  |  |  |  |  |
| Address:                |            | 6B070h-6B073h          |  |  |  |  |  |
| Name:                   |            |                        | Interrupt Mask Register  |  |  |  |  |
| ShortNam                | e:         | DSI_INTER_MSK_R        | REG_0  |  |  |  |  |
| Power:                  |            | PG1                    |  |  |  |  |  |
| Reset:                  |            | soft                   |  |  |  |  |  |
| Address:                |            | 6B870h-6B873h          |  |  |  |  |  |
| Name:                   |            | DSI Transcoder 1 I     | Interrupt Mask Register  |  |  |  |  |
| ShortNam                | e:         | DSI_INTER_MSK_R        | REG_1  |  |  |  |  |
| Power:                  |            | PG1                    | PG1  |  |  |  |  |
| Reset: soft             |            |                        |  |  |  |  |  |
|                         | •          |                        | provides a filter to the events that can cause interrupts (i.e. the register |  |  |  |  |
|                         |            | ch events will be logg | ged within the DSI Interrupt Identity Register (IIR))                        |  |  |  |  |
| DWord                   | Bit        |                        | Description  |  |  |  |  |
| 0                       | 31         | TE Event               |  |  |  |  |  |
|                         |            | Access:                | R/W  |  |  |  |  |
|                         |            | Tear Effect (TE) inter |  |  |  |  |  |
|                         |            | Value                  | Name   |  |  |  |  |
|                         |            | 0                      | Event Unmasked   |  |  |  |  |
|                         |            | 1                      | Event Masked [Default]   |  |  |  |  |
|                         | 30         | Rx Data/BTA Termi      | nated  |  |  |  |  |
|                         |            | Access:                | R/W  |  |  |  |  |
|                         |            | •                      | a received, or the BTA has been terminated interrupt mask                    |  |  |  |  |
|                         |            | Value                  | Name   |  |  |  |  |
|                         |            | 0                      | Event Unmasked   |  |  |  |  |
|                         |            | 1                      | Event Masked [Default]   |  |  |  |  |
|                         | 29 Tx Data |                        |  |  |  |  |  |
|                         |            | Access:                | R/W  |  |  |  |  |
|                         |            | Freed transmit credi   | ·  |  |  |  |  |
|                         |            | Value                  | Name   |  |  |  |  |



|    |   | DSI_INTER_MSK_REG  |  |  |  |
|----|---|--|--|--|--|
|    | 0   | Event Unmasked   |  |  |  |
|    | 1   | Event Masked [Default]   |  |  |  |
| 28 | ULPS Entry Done                               | 2  |  |  |  |
|    | Access:                                       | R/W  |  |  |  |
|    | Ultra Low Power                               | State Entry flow interrupt mask  |  |  |  |
|    | Value   | Name   |  |  |  |
|    | 0   | Event Unmasked   |  |  |  |
|    | 1   | Event Masked [Default]   |  |  |  |
| 27 | Non-TE Trigger I                              | Received   |  |  |  |
|    | Access:                                       | R/W  |  |  |  |
|    |   | eceived interrupt mask   |  |  |  |
|    | Value   | Name   |  |  |  |
|    | 0   | Event Unmasked   |  |  |  |
|    | 1   | Event Masked [Default]   |  |  |  |
| 26 | Host Checksum I                               | Error  |  |  |  |
|    | Access:                                       | R/W  |  |  |  |
|    | Host reported a checksum error interrupt mask |  |  |  |  |
|    | Value   | Name   |  |  |  |
|    | 0   | Event Unmasked   |  |  |  |
|    |   | 1 Event Masked [Default]   |  |  |  |
|    |   | Programming Notes  |  |  |  |
|    | Masking this eve                              | Masking this event effectively disables the CRC checking for received payloads   |  |  |  |
| 25 | Host Multi ECC E                              | Frror  |  |  |  |
|    | Access:                                       | R/W  |  |  |  |
|    | Host reported a r                             | multi-bit ECC error interrupt mask   |  |  |  |
|    | Value   | Name   |  |  |  |
|    | 0   | Event Unmasked   |  |  |  |
|    | 1   | Event Masked [Default]   |  |  |  |
|    |   |  |  |  |  |
|    |   | Programming Notes  |  |  |  |
|    |   | Masking this event along with the Host Single ECC Error mask bit will disable ECC checking for recieved packet headers |  |  |  |
| 24 | Host Single ECC                               | Error  |  |  |  |
|    | Access:                                       | R/W  |  |  |  |
|    | Host reported a s                             | single-bit ECC error interrupt mask  |  |  |  |
|    | Value   | Name   |  |  |  |



|       |                                       | DSI_INTER_MSK_REG  |  |  |  |  |
|-------|---------------------------------------|--|--|--|--|--|
|       | 0                                     | Event Unmasked   |  |  |  |  |
|       | 1 Event Masked [Default]              |  |  |  |  |  |
|       |                                       |  |  |  |  |  |
|       | Programming Notes                     |  |  |  |  |  |
|       | Masking this ever for received packet | at along with the Host Multi ECC Error mask bit will disable ECC checking et headers |  |  |  |  |
| 23    | <b>Host Contention</b>                | Host Contention Detected   |  |  |  |  |
|       | Access: R/W                           |  |  |  |  |  |
|       | Host reported a L                     | P contention interrupt mask  |  |  |  |  |
|       | Value                                 | Name   |  |  |  |  |
|       | 0                                     | Event Unmasked   |  |  |  |  |
|       | 1                                     | Event Masked [Default]   |  |  |  |  |
| 22    | <b>Host False Contro</b>              | ol Error   |  |  |  |  |
|       | Access:                               | R/W  |  |  |  |  |
|       | Host reported a Fa                    | alse Control error interrupt mask  |  |  |  |  |
|       | Value                                 | Name   |  |  |  |  |
|       | 0                                     | Event Unmasked   |  |  |  |  |
|       | 1                                     | Event Masked [Default]   |  |  |  |  |
| 21    | Host Timeout Err                      | Host Timeout Error   |  |  |  |  |
|       | Access:                               | R/W  |  |  |  |  |
|       | Host reported a T                     | Host reported a Timeout error interrupt mask   |  |  |  |  |
|       | Value                                 | Name   |  |  |  |  |
|       | 0                                     | Event Unmasked   |  |  |  |  |
|       | 1                                     | Event Masked [Default]   |  |  |  |  |
| 20    | Host Low Power Transmit Sync Error    |  |  |  |  |  |
|       | Access:                               | R/W  |  |  |  |  |
|       | Host reported a L                     | P Transmission byte alignment problem interrupt mask                                 |  |  |  |  |
|       | Value                                 | Name   |  |  |  |  |
|       | 0                                     | Event Unmasked   |  |  |  |  |
|       | 1                                     | Event Masked [Default]   |  |  |  |  |
| 19    | <b>Host Escape Mod</b>                | e Entry Command Error  |  |  |  |  |
|       | Access:                               | R/W  |  |  |  |  |
|       | Host reported an                      | Escape Mode entry command error interrupt mask                                       |  |  |  |  |
|       | Value                                 | Name   |  |  |  |  |
|       | 0                                     | Event Unmasked   |  |  |  |  |
|       | 1                                     | Event Masked [Default]   |  |  |  |  |
| 18:17 | Spare 18_17                           |  |  |  |  |  |



|    | I  | OSI_INTER_MSK_REG                          |          |  |
|----|--|--|----------|--|
|    | Default Value:                           |  | 11b      |  |
|    | Access:                                  |  | R/W      |  |
|    | Spare R/W bits for f                     | uture use                                  |          |  |
| 16 | Frame Update Done<br>Frame update finish |  |          |  |
|    | Value                                    | Name                                       |          |  |
|    | 0b                                       | Event Unmasked                             |          |  |
|    | 1b                                       | Event Masked [Default]                     |          |  |
| 15 | Protocol Violation                       |  |          |  |
|    | Access:                                  | R/W  |          |  |
|    | Peripheral reported                      | a protocol violation interrupt mask        |          |  |
|    | Value                                    | Name                                       |          |  |
|    | 0  | Event Unmasked                             |          |  |
|    | 1  | Event Masked [Default]                     |          |  |
| 14 | Spare 14                                 |  |          |  |
|    | Default Value:                           |  | 1b       |  |
|    | Access:                                  |  | R/W      |  |
|    | Spare R/W bit for future use             |  |          |  |
| 13 | Invalid Tx Length                        |  |          |  |
|    | Access:                                  | R/W  |          |  |
|    | Peripheral reported                      | an invalid transmission length interrupt i | mask     |  |
|    | Value                                    | Name                                       |          |  |
|    | 0  | Event Unmasked                             |          |  |
|    | 1  | Event Masked [Default]                     |          |  |
| 12 | Invalid VC                               |  |          |  |
|    | Access:                                  | R/W  |          |  |
|    |  | an invalid DSI VC ID interrupt mask        |          |  |
|    | Value                                    | Name                                       |          |  |
|    | 0  | Event Unmasked                             |          |  |
|    | 1  | Event Masked [Default]                     |          |  |
| 11 | Invalid Data Type                        |  |          |  |
|    | Access:                                  | R/W  |          |  |
|    | Peripheral reported                      | a non-recognizable DSI Data Type interr    | upt mask |  |
|    | Value                                    | Name                                       |          |  |
|    | 0  | Event Unmasked                             |          |  |



| _ |    | I   | OSI_INTER_MSK_REG                    |      |  |  |
|---|----|---|--------------------------------------|------|--|--|
|   |    | 1   | Event Masked [Default]               |      |  |  |
|   | 10 | Peripheral Checksu  | m Error                              |      |  |  |
|   |    | Access:   |                                      | R/W  |  |  |
|   |    | Peripheral reported                                       | a checksum error interrupt mask      |      |  |  |
|   |    | Value   | N                                    | lame |  |  |
|   |    | 0   | Event Unmasked                       |      |  |  |
|   |    | 1   | Event Masked [Default]               |      |  |  |
| = | 9  | Peripheral Multi EC                                       | C Error                              |      |  |  |
|   |    | Access:   |                                      | R/W  |  |  |
|   |    | Peripheral reported                                       | a multi-bit ECC error interrupt mas  | k    |  |  |
|   |    | Value   | N                                    | lame |  |  |
|   |    | 0   | Event Unmasked                       |      |  |  |
|   |    | 1   | Event Masked [Default]               |      |  |  |
| - | 8  | Peripheral Single E                                       | CC Error                             |      |  |  |
|   |    | Access:   |                                      | R/W  |  |  |
|   |    | Peripheral reported a single-bit ECC error interrupt mask |                                      |      |  |  |
|   |    | Value   | N                                    | lame |  |  |
|   |    | 0   | Event Unmasked                       |      |  |  |
|   |    | 1   | Event Masked [Default]               |      |  |  |
|   | 7  | Peripheral Contention Detected                            |                                      |      |  |  |
|   |    | Access:   |                                      | R/W  |  |  |
|   |    | Peripheral reported                                       | a LP contention interrupt mask       |      |  |  |
|   |    | Value   | N                                    | lame |  |  |
|   |    | 0   | Event Unmasked                       |      |  |  |
|   |    | 1   | Event Masked [Default]               |      |  |  |
|   | 6  | Peripheral False Co                                       | ntrol Error                          |      |  |  |
|   |    | Access:   |                                      | R/W  |  |  |
|   |    | Peripheral reported                                       | a False Control error interrupt masl | k    |  |  |
|   |    | Value   | Name                                 |      |  |  |
|   |    | 0   | Event Unmasked                       |      |  |  |
|   |    | 1   | Event Masked [Default]               |      |  |  |
| - | 5  | Peripheral Timeout  | Error                                |      |  |  |
|   |    | Access:   |                                      | R/W  |  |  |
|   |    | L   | a timeout error interrupt mask       |      |  |  |
|   |    | Value   |                                      | lame |  |  |
|   |    | 0   | Event Unmasked                       |      |  |  |



|   | DSI_INTER_MSK_REG  |                                       |                                      |  |  |  |
|---|--|---------------------------------------|--------------------------------------|--|--|--|
|   | 1  | Event Masked [Default]                |                                      |  |  |  |
| 4 | Peripheral Low Power Transmit Sync Error   |                                       |                                      |  |  |  |
|   | Access:  |                                       | R/W                                  |  |  |  |
|   | Peripheral reported  | a LP Transmission byte alignment p    | roblem interrupt mask                |  |  |  |
|   | Value  | Na                                    | ame                                  |  |  |  |
|   | 0  | Event Unmasked                        |                                      |  |  |  |
|   | 1  | Event Masked [Default]                |                                      |  |  |  |
| 3 | Peripheral Escape M  | lode Entry Command Error              |                                      |  |  |  |
|   | Access:  |                                       | R/W                                  |  |  |  |
|   |  | an Escape Mode entry command en       |                                      |  |  |  |
|   | Value  |                                       | ame                                  |  |  |  |
|   | 0  | Event Unmasked                        |                                      |  |  |  |
|   | 1  | Event Masked [Default]                |                                      |  |  |  |
| 2 | <b>EoT Sync Error</b>  |                                       |                                      |  |  |  |
|   | Access:  |                                       | R/W                                  |  |  |  |
|   | Peripheral reported an End of Transmission byte alignment problem interrupt mask |                                       |                                      |  |  |  |
|   | Value  |                                       | ame                                  |  |  |  |
|   | 0  | Event Unmasked                        |                                      |  |  |  |
|   | 1  | Event Masked [Default]                |                                      |  |  |  |
| 1 | SoT Sync Error   |                                       |                                      |  |  |  |
|   | Access:  |                                       | R/W                                  |  |  |  |
|   |  | ,                                     | ence corruption error interrupt mask |  |  |  |
|   | Value  |                                       | ame                                  |  |  |  |
|   | 0  | Event Unmasked                        |                                      |  |  |  |
|   | 1  | Event Masked [Default]                |                                      |  |  |  |
| 0 | SoT Error  | ĭ                                     |                                      |  |  |  |
|   | Access:  |                                       | R/W                                  |  |  |  |
|   |  | a Start of Transmission Error interru |                                      |  |  |  |
|   | Value  |                                       | ame                                  |  |  |  |
|   | 0  | Event Unmasked                        |                                      |  |  |  |
|   | 1  | Event Masked [Default]                |                                      |  |  |  |



### **DSI\_IO\_MODECTL**

**DSI IO MODECTL** 

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 6B094h-6B097h

Name: DSI Transcoder 0 IO Mode Control

ShortName: DSI\_IO\_MODECTL\_0

Power: PG1 Reset: soft

Address: 6B894h-6B897h

Name: DSI Transcoder 1 IO Mode Control

ShortName: DSI\_IO\_MODECTL\_1

Power: PG1 Reset: soft

This register is used to control the mode of operation within the Combo-PHY which is shared between the MIPI DSI transcoder and the eDP/DP DDI.

Each DSI transcoder is attached to the following Combo-PHY:

DSI0: Combo-PHY A

DSI1: Combo-PHY B

Note that the Combo-PHY's are also referred to as DDI A / DDI B

Restriction: If the Combo-PHY is going to be used by the DSI transcoder, then this register must be programmed **before** the power request is sent to the Combo-PHY

| <b>DWord</b>   | Bit  |          | Description  |  |  |       |  |     |    |
|--|------|----------|--|--|--|-------|--|-----|----|
| 0  | 31:1 | Reserved |  |  |  |       |  |     |    |
|  |      |          |  |  |  |       |  |     |    |
|  |      |          |  |  |  |       |  |     |    |
| Access: R/W  |      |          |  |  | R/W                                    |       |  |     |    |
|  |      |          | g a Combo-PHY for the DSI port, this owhich the DSI transcoder is attached |  | selects the mode of operation within   |       |  |     |    |
| For products using a dedicated DSI PHY, this bit cor |      |          |  |  | controls the clock request to the PHY. |       |  |     |    |
|  |      |          |  |  |  | Value |  | Nar | ne |
|  |      | 0b       | DDI Mode / No Clock Request  |  |  |       |  |     |    |
|  |      | 1b       | MIPI DSI Mode / Clock Request  |  |  |       |  |     |    |



## DSI\_LP\_MSG

| Register Space: MMIO: 0/2/0  Source: BSpec Access: R/W Set Size (in bits): 32  Address: 680D8h-680D8h Name: DSI 0 Low Power Message ShortName: DSI_LP_MSG_0 Power: PG1 Reset: soft Address: 688D8h-688D8h Name: DSI 1 Low Power Message ShortName: DSI_LP_MSG_1 Power: PG1 Reset: soft This register contains the LP messages that can be sent to the Periphery.    Restriction   |                                     |         |   |         | DSI_LP_MSG                                  |                                  |
|---|-------------------------------------|---------|---|---------|---|----------------------------------|
| Access: R/W Set  Size (in bits): 32  Address: 6B0D8h-6B0DBh Name: DSI 0 Low Power Message ShortName: DSL_LP_MSG_0 Power: PG1 Reset: soft  Address: 6B8D8h-6B8DBh Name: DSI 1 Low Power Message ShortName: DSI_LP_MSG_1 Power: PG1 Reset: soft  This register contains the LP messages that can be sent to the Periphery.    Restriction   | Register                            | Space:  | MMIC  | : 0/2/  | 0   |                                  |
| Access: R/W Set  Size (in bits): 32  Address: 6B0D8h-6B0DBh Name: DSI 0 Low Power Message ShortName: DSL_LP_MSG_0 Power: PG1 Reset: soft  Address: 6B8D8h-6B8DBh Name: DSI 1 Low Power Message ShortName: DSI_LP_MSG_1 Power: PG1 Reset: soft  This register contains the LP messages that can be sent to the Periphery.    Restriction   |                                     |         |   |         |   |                                  |
| Size (in bits): 32  Address: 680D8h-680D8h Name: DSI 0 Low Power Message ShortName: DSI_LP_MSG_0 Power: PG1 Reset: soft  Address: 688D8h-688D8h Name: DSI 1 Low Power Message ShortName: DSI_LP_MSG_1 Power: PG1 Reset: soft  Address: 688D8h-688D8h Name: DSI_LP_MSG_1 Power: PG1 Reset: soft  This register contains the LP messages that can be sent to the Periphery.    Restriction  |                                     |         |   |         |   |                                  |
| Address: 6B0D8h-6B0DBh Name: DSI 0 Low Power Message ShortName: DSI_LP_MSG_0 Power: PG1 Reset: soft  Address: 6B8D8h-6B8DBh Name: DSI_1 Low Power Message ShortName: DSI_LP_MSG_1 Power: PG1 Reset: soft  This register contains the LP messages that can be sent to the Periphery.    Reset: soft  |                                     | •       | •   | et      |   |                                  |
| Name: DSI 0 Low Power Message ShortName: DSI_LP_MSG_0 Power: PG1 Reset: soft  Address: 6B8D8h-6B8DBh Name: DSI 1 Low Power Message ShortName: DSI_LP_MSG_1 Power: PG1 Reset: soft  This register contains the LP messages that can be sent to the Periphery.  Restriction Software must have a Header credit to write to this register.  DWord Bit Description  0 31:19 Reserved Format: MBZ  Link Direction Access: This field advertises the current state of the Link direction Ty alue Name  0b Link is in the Forward direction 1b Link is in the Reverse direction  This status bit indicates whether the DSI transcoder is currently servicing a LP transaction. Value Name  0b Transcoder is not transmitting in the LP Esc mode                      |                                     |         |   |         |   |                                  |
| ShortName: DSI_LP_MSG_0 Power: PG1 Reset: soft  Address: 6B8D8h-6B8DBh Name: DSI_1 Low Power Message ShortName: DSI_LP_MSG_1 Power: PG1 Reset: soft  This register contains the LP messages that can be sent to the Periphery.    Restriction   |                                     | :       |   |         |   |                                  |
| Power: PG1 Reset: soft  Address: 6B8D8h-6B8DBh Name: DSI 1 Low Power Message ShortName: DSI_LP_MSG_1 Power: PG1 Reset: soft  This register contains the LP messages that can be sent to the Periphery.    Restriction   |                                     |         | DSI 0   | Low P   | ower Message                                |                                  |
| Reset: soft  Address: 6B8D8h-6B8DBh  Name: DSI 1 Low Power Message  ShortName: DSI_LP_MSG_1  Power: PG1  Reset: soft  This register contains the LP messages that can be sent to the Periphery.  Restriction  Software must have a Header credit to write to this register.  DWord Bit Description  0 31:19 Reserved  Format: MBZ  18 Link Direction  Access: RO  This field advertises the current state of the Link direction  Value Name  0b Link is in the Forward direction  10 Link is in the Reverse direction  11 Link is in the Reverse direction  12 LP Tx in Progress  Access: RO  This status bit indicates whether the DSI transcoder is currently servicing a LP transaction.  Value Name  0b Transcoder is not transmitting in the LP Esc mode | ShortNa                             | me:     | DSI_LF  | P_MSG   | <u>5_</u> 0                                 |                                  |
| Address: 688D8h-688D8h Name: DSI 1 Low Power Message ShortName: DSL_LP_MSG_1 Power: PG1 Reset: soft This register contains the LP messages that can be sent to the Periphery.    Restriction  | Power:                              |         | PG1   |         |   |                                  |
| Name: DSI 1 Low Power Message ShortName: DSI_LP_MSG_1 Power: PG1 Reset: soft This register contains the LP messages that can be sent to the Periphery.    Restriction   | Reset:                              |         | soft  |         |   |                                  |
| ShortName: DSI_LP_MSG_1 Power: PG1 Reset: soft  This register contains the LP messages that can be sent to the Periphery.   | Address                             |         | 6B8D8   | 3h-6B8  | BDBh  |                                  |
| Power: PG1 Reset: soft  This register contains the LP messages that can be sent to the Periphery.    Restriction  | Name:                               |         | DSI 1   | Low P   | ower Message                                |                                  |
| Reset: soft This register contains the LP messages that can be sent to the Periphery.    Restriction  | ShortNa                             | me:     | DSI_LF  | P_MSG   | G_1   |                                  |
| This register contains the LP messages that can be sent to the Periphery.    Restriction  | Power:                              |         | PG1   |         |   |                                  |
| Software must have a Header credit to write to this register.    Dword Bit  | Reset:                              |         | soft  |         |   |                                  |
| Software must have a Header credit to write to this register.    Dword Bit   Description  | This regi                           | ster co | ntains the LP   | mess    | ages that can be sent to the Periphery.     |                                  |
| DWord Bit Description  31:19 Reserved Format: MBZ  18 Link Direction RO  Access: RO  This field advertises the current state of the Link direction Value Name  0b Link is in the Forward direction  1b Link is in the Reverse direction  1r LP Tx in Progress Access: RO  This status bit indicates whether the DSI transcoder is currently servicing a LP transaction.  Value Name  0b Transcoder is not transmitting in the LP Esc mode   |                                     |         |   |         | Restriction                                 |                                  |
| 0 31:19 Reserved Format: MBZ  18 Link Direction Access: RO This field advertises the current state of the Link direction Value Name  0b Link is in the Forward direction 1b Link is in the Reverse direction  17 LP Tx in Progress Access: RO This status bit indicates whether the DSI transcoder is currently servicing a LP transaction.  Value Name  0b Transcoder is not transmitting in the LP Esc mode   | Softwar                             | e must  | have a Head   | er cre  | dit to write to this register.              |                                  |
| Format: MBZ  18 Link Direction Access: RO This field advertises the current state of the Link direction  Value Name  0b Link is in the Forward direction 1b Link is in the Reverse direction  17 LP Tx in Progress Access: RO This status bit indicates whether the DSI transcoder is currently servicing a LP transaction.  Value Name  0b Transcoder is not transmitting in the LP Esc mode   | DWord                               | Bit     |   |         | Description                                 |                                  |
| 18 Link Direction  Access: RO  This field advertises the current state of the Link direction  Value Name  0b Link is in the Forward direction  1b Link is in the Reverse direction  17 LP Tx in Progress  Access: RO  This status bit indicates whether the DSI transcoder is currently servicing a LP transaction.  Value Name  0b Transcoder is not transmitting in the LP Esc mode   | 0                                   | 31:19   | Reserved  |         |   |                                  |
| Access:  This field advertises the current state of the Link direction  Value  Name  Ob Link is in the Forward direction  1b Link is in the Reverse direction  17 LP Tx in Progress Access: Access: RO This status bit indicates whether the DSI transcoder is currently servicing a LP transaction.  Value  Name  Ob Transcoder is not transmitting in the LP Esc mode   |                                     |         | Format:   |         | N   | ИВZ                              |
| This field advertises the current state of the Link direction    Value  |                                     | 18      | Link Directi  | on      |   |                                  |
| Value  Ob Link is in the Forward direction  1b Link is in the Reverse direction  17 LP Tx in Progress  Access:  RO  This status bit indicates whether the DSI transcoder is currently servicing a LP transaction.  Value  Name  Ob Transcoder is not transmitting in the LP Esc mode  |                                     |         | Access:   |         |   | RO                               |
| 0b Link is in the Forward direction 1b Link is in the Reverse direction  17 LP Tx in Progress Access: RO This status bit indicates whether the DSI transcoder is currently servicing a LP transaction.  Value Name  0b Transcoder is not transmitting in the LP Esc mode  |                                     |         | This field ac   | lvertis | es the current state of the Link direction  |                                  |
| 1b Link is in the Reverse direction  17 LP Tx in Progress Access: RO This status bit indicates whether the DSI transcoder is currently servicing a LP transaction.  Value Name  0b Transcoder is not transmitting in the LP Esc mode  |                                     |         | Value   |         | Name  | e                                |
| 17 LP Tx in Progress  Access: RO  This status bit indicates whether the DSI transcoder is currently servicing a LP transaction.  Value Name  Ob Transcoder is not transmitting in the LP Esc mode   |                                     | 0       |   |         | Link is in the Forward direction            |                                  |
| Access:  RO This status bit indicates whether the DSI transcoder is currently servicing a LP transaction.  Value  Name  Ob Transcoder is not transmitting in the LP Esc mode  | 1b Link is in the Reverse direction |         |   |         |   |                                  |
| This status bit indicates whether the DSI transcoder is currently servicing a LP transaction.  Value  Name  Ob Transcoder is not transmitting in the LP Esc mode  | 17 LP Tx in Progress                |         |   |         |   |                                  |
| Value Name  Ob Transcoder is not transmitting in the LP Esc mode  |                                     |         |   |         |   | RO                               |
| 0b Transcoder is not transmitting in the LP Esc mode  |                                     |         | This status bit indicates whether the DSI transcoder is currently servicing a L |         |   | ntly servicing a LP transaction. |
|   |                                     |         | Value   |         | Name  |                                  |
| 1b Transcoder is transmitting in the LP Fsc mode  |                                     |         | 0b  | Trans   | scoder is not transmitting in the LP Esc mo | de                               |
| I I I I I I I I I I I I I I I I I I I   |                                     |         | 1b  | Trans   | scoder is transmitting in the LP Esc mode   |                                  |



|       | 1  |   |           | DS         | I_LP_MSG                               |  |  |
|-------|--|---|-----------|------------|--|--|--|
| 16    | In ULPS  |   |           |            |  |  |  |
|       | Access: RO   |   |           |            |  |  |  |
|       |  |   |           |            |  | a Low Power State (ULPS), or not.        |  |
|       | This bit should acurately reflect the ultra low power state of the Link even when the DSI transcoder function is disabled. |   |           |            |  |  |  |
|       | Valu   |   | is disabi | eu.        | N:                                     | ame                                      |  |
|       | 0b   |   | The DS    | l I ink is | not in ULPS                            |  |  |
|       | 1b   |   |           |            | in ULPS                                |  |  |
| 15:11 | Reserved   |   |           |            |  |  |  |
|       | Format:  |   |           |            |  | MBZ                                      |  |
| 10:9  | Trigger Ty   | pe  |           |            |  |  |  |
|       | Access:  | -   |           |            |  | R/W                                      |  |
|       |  |   |           |            | ger Message to send the<br>Peripheral. | ne Peripheral. It is only sampled when a |  |
|       | Value  |   | Name      |            |  | Description                              |  |
|       | 00b  | Reset T                                     | rigger    |            | Entry Command [lsb:msb]: 01100010      |  |  |
|       | 01b  | Unknown 3                                   |           |            | Entry Command [lsb:msb]: 01011101      |  |  |
|       | 10b  | b Unknown 4                                 |           |            | Entry Command [lsb:msb]: 00100001      |  |  |
|       | 11b  | Unknown 5 Entry Command [lsb:msb]: 10100000 |           |            | msb]: 10100000                         |  |  |
|       |  |   |           |            | Programming Note                       | es                                       |  |
|       | Note that the "Unassigned" triggers are not specifically assigned to a given action/function                               |   |           |            |  |  |  |
|       | within the DSI spec. Therefore, these can be used as general purpose trigger messages the Periphery defines                |   |           |            |  | eral purpose trigger messages that the   |  |
| 8     | ULPS Type  | <b>!</b>                                    |           |            |  |  |  |
|       | Access:  |   |           |            |  | R/W                                      |  |
|       | This bit spo<br>ULPS   | ecifies the                                 | e LP stat | e that t   | he Lanes (both Data ar                 | nd Clock) will be left in after entering |  |
|       | Value  | N   | ame       |            | [                                      | Description                              |  |
|       | 0b   | LP-00                                       | )         | Lanes      | will be left in the LP-00              | 0 state                                  |  |
|       | 1b   | LP-11                                       |           | Lanes      | will be left in the LP-1               | 1 state                                  |  |
| 7:3   | Reserved   |   |           |            |  |  |  |
|       | Format: MBZ  |   |           |            |  |  |  |
| 2     | Trigger Message  |   |           |            |  |  |  |
|       | Access:  |   |           |            | R/W Set                                |  |  |
|       | trigger is sp  | pecified w                                  | ith the 1 | Γrigger    | Type field within this r               | <del>-</del>                             |  |
|       | Trigger sign   | naling is a                                 | mechai    | nism to    | send a flag to the Pro                 | tocol Layer of the Periphery using the   |  |



### **DSI LP MSG**

Escape Mode of transmission.

#### **Programming Notes**

The trigger flag, as seen by the Peripheral, can be extended using the "Trigger Extension" in the DPHY\_TRIG\_EXT.

The DSI Transcoder will clear this bit when it is finished with the transmission of the message (including the Trigger Extension)

#### 1 Bus Turnaround

Access:

R/W Set

This bit will direct the DSI Transcoder to issue a BTA request to the Periphery.

#### **Programming Notes**

When in Video Mode, the DSI transcoder will dispatch a BTA request (by itself) within the next Vertical blank line that it sees. SW must program the Turnaround Timeout (DSI\_TA\_TO) and the LP Rx (Host) Timeout (DSI\_LRX\_H\_TO) properly to avoid having synchronization events being missed. In other words, the total amount of time it takes to send a BTA and receive a response from the Panel needs to be less than the Vertical blank line time.

### 0 ULPS Entry

Access:

R/W Set

Ultra Low Power State Entry.

When set, the DSI Transcoder will transmit the ULPS Entry Command on all Data Lanes and it will bring the Clock Lane to the ULPS state. The state of the Lanes at the end of the ULPS flow is dictated by the ULPS Type within this register.

When HW has finished the UPLS sequence it will clear this bit.

#### Restriction

Before setting this bit Software must disable the DSI's Timing Generator



# ${\bf DSI\_LRX\_H\_TO}$

|                    |                      | DSI_LR  | X_H_TO             |          |                            |  |
|--------------------|----------------------|---|--------------------|----------|----------------------------|--|
| Register           | Space:               | MMIO: 0/2/0   |                    |          |                            |  |
| Cauran             |                      | DCnos   |                    |          |                            |  |
| Source:<br>Access: |                      | BSpec   |                    |          |                            |  |
| Size (in k         | si+c).               | R/W<br>32   |                    |          |                            |  |
|                    |                      |   |                    |          |                            |  |
| Address:           |                      | 6B048h-6B04Bh   |                    |          |                            |  |
| Name:              |                      | DSI 0 LP Rx (Host) Timeout  |                    |          |                            |  |
| ShortNa            | me:                  | DSI_LRX_H_TO_0  |                    |          |                            |  |
| Power:             |                      | PG1   |                    |          |                            |  |
| Reset:             |                      | soft  |                    |          |                            |  |
| Address:           |                      | 6B848h-6B84Bh   |                    |          |                            |  |
| Name:              |                      | DSI 1 LP Rx (Host) Timeout  |                    |          |                            |  |
| ShortNa            | me:                  | DSI_LRX_H_TO_1  |                    |          |                            |  |
| Power:             |                      | PG1   | PG1                |          |                            |  |
| Reset:             |                      | soft  |                    |          |                            |  |
| This regi          | ster sp              | ecifies the LP Rx (Host) timeout.   |                    |          |                            |  |
| DWord              | Bit                  |   | Description        |          |                            |  |
| 0                  | 31:17                | Reserved  |                    |          |                            |  |
|                    |                      | Format:   | N                  | ИBZ      |                            |  |
|                    | 16                   | LRX_H_TO  |                    |          |                            |  |
|                    |                      | Default Value:  |                    |          | 0b                         |  |
|                    |                      | Access:   |                    |          | R/WC                       |  |
|                    |                      | The LP RX Timer has timed out.  |                    | •        |                            |  |
|                    |                      | HW will set this bit, SW must clear it wit  | h a write of 1b.   |          |                            |  |
|                    | 15:0 LP RX H Timeout |   |                    |          |                            |  |
|                    |                      | Access:   | R                  | R/W      |                            |  |
|                    |                      | This field represents the maximum amount of time the DSI transcoder will give to the Peripheral   |                    |          |                            |  |
|                    |                      | to transmit its response back to the Host.  |                    |          |                            |  |
|                    |                      | If the timer times out, then the DSI transcoder will set the LRX_H_TO bit in this register and the "Host Timeout Error" bit within the DSI_INTER_IDENT_REG register, if this interrupt event is |                    |          |                            |  |
|                    |                      | unmasked (DSI_INTER_MSK_REG).   | INTER_IDENT_REG re | egister, | if this interrupt event is |  |
|                    |                      | The time is specified in Escape clocks.   |                    |          |                            |  |
|                    |                      |   | rogramming Notes   |          |                            |  |
|                    |                      | The LP RX Timer will be disabled if this  |                    |          |                            |  |
|                    |                      |   |                    |          |                            |  |



# **DSI\_PWAIT\_TO**

|                 | DSI PWAIT TO |   |  |  |  |
|-----------------|--------------|---|--|--|--|
| Register Space: |              | MMIO: 0/2/0   |  |  |  |
| Source:         |              | BSpec   |  |  |  |
| Access:         |              | R/W   |  |  |  |
|                 | - !4 - \ .   |   |  |  |  |
| Size (in l      | DITS):       | 32  |  |  |  |
| Address         |              | 6B040h-6B043h   |  |  |  |
| Name:           |              | DSI 0 Peripheral Wait Timeout   |  |  |  |
| ShortNa         | me:          | DSI_PWAIT_TO_0  |  |  |  |
| Power:          |              | PG1   |  |  |  |
| Reset:          |              | soft  |  |  |  |
| Address         |              | 6B840h-6B843h   |  |  |  |
| Name:           |              | DSI 1 Peripheral Wait Timeout   |  |  |  |
| ShortNa         | me:          | DSI_PWAIT_TO_1  |  |  |  |
| Power:          |              | PG1   |  |  |  |
| Reset:          |              | soft  |  |  |  |
| The time        | s spec       | oresents a Peripheral wait time used in conjunction with either a BTA or a Trigger LP message. fied within this register are in terms of Escape clocks. ero-based (i.e. a value of 0 equals 1 Escape clock) |  |  |  |
| DWord           | Bit          | Description   |  |  |  |
| 0               | 31:16        | Peripheral Reset Timeout  |  |  |  |
|                 |              | Access: R/W   |  |  |  |
|                 |              | This field represents the time to wait after a Reset Trigger has been transmitted to the Peripheral (PR_TO).  |  |  |  |

|       | Description  |   |  |  |  |  |
|-------|--|---|--|--|--|--|
| 31:16 | Peripheral Reset Timeout   |   |  |  |  |  |
|       | Access:  | R/W   |  |  |  |  |
|       | This field represents the time to wait after a Reset Trigger has been transmitted to the Peripheral (PR TO).                                   |   |  |  |  |  |
|       | The timer will start after the Trigger message has been sent and the DSI transcoder w other traffic until the timer reaches the timeout value. |   |  |  |  |  |
| 15:0  | Peripheral Response Timeout  |   |  |  |  |  |
|       | Access:  | R/W   |  |  |  |  |
|       | The timer will start when the DSI transcoder receives the B  | TA request from SW and the Link   |  |  |  |  |
|       |  | 31:16  Peripheral Reset Timeout  Access:  This field represents the time to wait after a Reset Trigger (PR_TO).  The timer will start after the Trigger message has been sen other traffic until the timer reaches the timeout value.  15:0  Peripheral Response Timeout  Access:  This field represents the time to wait before asking the Per The timer will start when the DSI transcoder receives the B enters the Stop state. When the timer reaches the timeout |  |  |  |  |



## DSI\_T\_INIT\_MASTER

|   |          | DSI_T_INIT_                                   | MASTER                     |  |  |  |
|---|----------|---|----------------------------|--|--|--|
| Register  | Space:   | MMIO: 0/2/0                                   |                            |  |  |  |
| Source: BSpec   |          |   |                            |  |  |  |
| Access:   |          | R/W   |                            |  |  |  |
| Size (in k  | oits):   | 32  |                            |  |  |  |
| Address:  |          | 6B088h-6B08Bh                                 |                            |  |  |  |
| Name:   |          | DSI 0 Initialization Master Time              |                            |  |  |  |
| ShortNa   | me:      | DSI_T_INIT_MASTER_0                           |                            |  |  |  |
| Power:  |          | PG1   |                            |  |  |  |
| Reset:  |          | soft  |                            |  |  |  |
| Address:  |          | 6B888h-6B88Bh                                 |                            |  |  |  |
| Name:   |          | DSI 1 Initialization Master Time              |                            |  |  |  |
| ShortNa   | me:      | DSI_T_INIT_MASTER_1                           | DSI_T_INIT_MASTER_1        |  |  |  |
| Power:  |          | PG1   | PG1                        |  |  |  |
| Reset:  |          | soft  |                            |  |  |  |
| This reg  | ister sp | ecifies the amount of time (in Escape clocks) | ) to drive the Link in     | the initialization (i.e. LP-11) state. |  |  |
| <b>DWord</b>  | Bit      | D   | <b>Description</b>         |  |  |  |
| 0   | 31:16    | Reserved                                      |                            |  |  |  |
|   |          | Format:                                       | MBZ                        |  |  |  |
|   | 15:0     | Master Initialization Time                    |                            |  |  |  |
|   |          | Default Value:                                |                            | 07D0h                                  |  |  |
|   |          | Access:                                       |                            | R/W                                    |  |  |
| This field specifies the INIT_MASTER timing parameter used by the Host to drive t initialization.  This field is specified in Escape clocks where the Escape clock operates at a maxim of 20MHz.  |          |   |                            |  |  |  |
| Prog  |          | amming Notes                                  |                            |  |  |  |
| The default value of this register will produce an initialization duration minimum requirement for the INIT timing parameter. The Periphery initialization period (INIT + INTERNAL_DELAY), so the value programment than the Periphery's initialization requirements. |          |   | ohery may require a longer |  |  |  |



# DSI\_T\_WAKEUP

|                        |          | DSI_T_WA  | KEUP           |         |                      |  |
|------------------------|----------|---|----------------|---------|----------------------|--|
| Register Space:        |          | MMIO: 0/2/0   |                |         |                      |  |
| C                      |          | DC  |                |         |                      |  |
| Source:                |          | BSpec   |                |         |                      |  |
| Access:<br>Size (in bi | +c)·     | R/W<br>32   |                |         |                      |  |
|                        | 15).     |   |                |         |                      |  |
| Address:               |          | 6B08Ch-6B08Fh   |                |         |                      |  |
| Name:                  |          | DSI 0 Wakeup Timing Parameter   |                |         |                      |  |
| ShortNam               | ie:      | DSI_T_WAKEUP_0  |                |         |                      |  |
| Power:                 |          | PG1   |                |         |                      |  |
| Reset:                 |          | soft  |                |         |                      |  |
| Address:               |          | 6B88Ch-6B88Fh   |                |         |                      |  |
| Name:                  |          | DSI 1 Wakeup Timing Parameter   |                |         |                      |  |
| ShortNam               | ie:      | DSI_T_WAKEUP_1  |                |         |                      |  |
| Power:                 |          | PG1   |                |         |                      |  |
| Reset:                 |          | soft  |                |         |                      |  |
| This is the            | e timing | parameter T-WAKEUP used to drive the Ma   | ark-1 state on | the Lin | k when exiting ULPS. |  |
| DWord                  | Bit      | D   | escription     |         |                      |  |
| 0                      | 31:16    | Reserved  |                |         |                      |  |
|                        |          | Format:   |                | MBZ     |                      |  |
|                        | 15:0     | Wakeup Time   |                |         |                      |  |
|                        |          | Default Value:  |                |         | 4E20h                |  |
|                        |          | Access:   |                |         | R/W                  |  |
|                        |          | This field represents the Twakeup timing para<br>The time is specified in number of Escape of<br>The default of this field will be set to 1ms ( | clocks.        |         | J                    |  |
|                        |          |   | Restriction    |         |                      |  |
|                        |          | A value of zero is invalid  |                |         |                      |  |



### DSI\_TA\_TIMING\_PARAM

**DSI TA TIMING PARAM** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 6B098h-6B09Bh

Name: Core DPHY 0 Turnaround Timing Parameter

ShortName: DSI\_TA\_TIMING\_PARAM\_0

Power: PG1 Reset: soft

Address: 6B898h-6B89Bh

Name: Core DPHY 1 Turnaround Timing Parameter

ShortName: DSI\_TA\_TIMING\_PARAM\_1

Power: PG1 Reset: soft

This register specifies the D-PHY timing parameters used for the Bus Turn-Around flow, if SW is overriding the HW defaults.

All fields are defined in number of Escape clocks.

This register controls the D-PHY located within the Display Core.

Restriction: Overall restriction is that the timing parameters must be non-zero if SW is overriding the HW timing parameters.

| DWord | Bit   | Description  |                                 |  |  |  |
|-------|-------|--|---------------------------------|--|--|--|
| 0     | 31    | TA_SURE Override   |                                 |  |  |  |
|       |       | This field controls the override   | of the TA-SURE timing parameter |  |  |  |
|       |       | Value  | Name                            |  |  |  |
|       |       | 0b   | HW maintains                    |  |  |  |
|       |       | 1b   | SW overrides                    |  |  |  |
|       | 30:21 | Reserved   |                                 |  |  |  |
|       | 20:16 | TA SURE  |                                 |  |  |  |
|       |       | This parameter defines the time that the new transmitter waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.  |                                 |  |  |  |
|       |       | This field represents a hexadecimal value with a precision of 3.2 – i.e. the most significant 3 bits are the integer and the least significant 2 bits are fraction bits. So, the field can represent a range |                                 |  |  |  |
|       |       | of 0.25 to 7.75 (12.5ns to 387.5ns assuming an Escape clock with a 20MHz frequency) HW maintains this parameter at 1 Escape clock (minimum 50ns).  |                                 |  |  |  |



|       | DSI_TA  | _TIMING_PARAM                 |  |  |  |
|-------|---|-------------------------------|--|--|--|
|       |   | Programming Notes             |  |  |  |
|       | parameter  2. If operating at or below  | parameter                     |  |  |  |
| 15    | TA_GO Override This field controls the override   | of the TA-GO timing parameter |  |  |  |
|       | Value   | Name                          |  |  |  |
|       | 0b  | HW maintains                  |  |  |  |
|       | 1b  | SW overrides                  |  |  |  |
| 14:12 | Reserved  |                               |  |  |  |
| 11:8  | TA_GO This parameter defines the time that the transmitter drives the Bridge state (LP-00) before releasing control during a Link Turnaround.  HW maintains this parameter at 4 Escape clocks (minimum 200ns)  Programming Notes  Caution: The MIPI D-PHY specification has a fixed requirement of 4 Escape clocks for this |                               |  |  |  |
| 7     | TA_GET Override This field controls the override of the TA-GET timing parameter   |                               |  |  |  |
|       | Value   | Name                          |  |  |  |
|       | 0b  | HW maintains                  |  |  |  |
|       | 1b  | SW overrides                  |  |  |  |
| 6:4   | Reserved  |                               |  |  |  |
| 3:0   | TA_GET This parameter defines the time that the new transmitter drives the Bridge state (LP-00) after accepting control during a Link Turnaround. HW maintains this parameter at 5 Escape clocks (minumum 250ns)  Programming Notes   |                               |  |  |  |
|       | Caution: The MIPI D-PHY specification has a fixed requirement of 5 Escape clocks for this parameter   |                               |  |  |  |



# DSI\_TA\_TO

|            | DSI_TA_TO  |  |          |  |  |  |  |
|------------|--|--|----------|--|--|--|--|
| Register   | Space  | MMIO: 0/2/0  |          |  |  |  |  |
|            |  |  |          |  |  |  |  |
| Source:    |  | BSpec  |          |  |  |  |  |
| Access:    | •• >   |  | R/W      |  |  |  |  |
| Size (in l |  | 32   |          |  |  |  |  |
| Address    | •  | 6B04Ch-6B04Fh  |          |  |  |  |  |
| Name:      |  | DSI 0 Turnaround Timeout   |          |  |  |  |  |
| ShortNa    | me:  | DSI_TA_TO_0  |          |  |  |  |  |
| Power:     |  | PG1  |          |  |  |  |  |
| Reset:     |  | soft   |          |  |  |  |  |
| Address    | :  | 6B84Ch-6B84Fh  |          |  |  |  |  |
| Name:      |  | DSI 1 Turnaround Timeout   |          |  |  |  |  |
| ShortNa    | me:  | DSI_TA_TO_1  |          |  |  |  |  |
| Power:     |  | PG1  | PG1      |  |  |  |  |
| Reset:     |  | soft   |          |  |  |  |  |
| This regi  | ister sp   | ecifies the Turnaround timeout.  |          |  |  |  |  |
| DWord      | Bit  | Descrip  | tion     |  |  |  |  |
| 0          | 31:17  | Reserved   |          |  |  |  |  |
|            |  | Format:  | MBZ      |  |  |  |  |
|            | 16   | TA_TO  |          |  |  |  |  |
|            |  | Access:  | R/WC     |  |  |  |  |
|            |  | The Turnaround Timer has timed out.  |          |  |  |  |  |
|            |  | HW will set this bit, SW must clear it with a write o  | f 1b.    |  |  |  |  |
|            | 15:0   | Turnaround Timeout   |          |  |  |  |  |
|            |  | Access:  | R/W      |  |  |  |  |
|            | This field represents the maximum amount of time the Host will give to the Peripheral to |  |          |  |  |  |  |
|            | acknowledge the Bus Turnaround request.  |  |          |  |  |  |  |
|            |  | If the timer times out, then the DSI transcoder will set the TA_TO bit in this register and the "Hos Timeout Error" bit within the DSI_INTER_IDENT_REG register, if this interrupt event is unmasked |          |  |  |  |  |
|            |  | (DSI_INTER_MSK_REG).   |          |  |  |  |  |
|            |  | The time is specified in Escape clocks.  |          |  |  |  |  |
|            |  | Programmi  | ng Notes |  |  |  |  |
|            |  | The TA TO Timer will be disabled if this value is ze   | ero      |  |  |  |  |
|            |  |  |          |  |  |  |  |



## **DSI\_TRIG\_EXT**

|                 |        | DSI_TRIG_EXT   |  |  |
|-----------------|--------|--|--|--|
| Register Space: |        | MMIO: 0/2/0  |  |  |
| Source:         |        | BSpec  |  |  |
| Access:         |        | R/W  |  |  |
| Size (in l      | oits): | 32   |  |  |
| Address         |        | 6B09Ch-6B09Fh  |  |  |
| Name:           |        | Core DPHY 0 Trigger Extension  |  |  |
| ShortNa         | me:    | DSI_TRIG_EXT_0   |  |  |
| Power:          |        | PG1  |  |  |
| Reset:          |        | soft   |  |  |
| Address         | •      | 6B89Ch-6B89Fh  |  |  |
| Name:           |        | Core DPHY 1 Trigger Extension  |  |  |
| ShortNa         | me:    | DSI_TRIG_EXT_1   |  |  |
| Power:          |        | PG1  |  |  |
| Reset:          |        | soft   |  |  |
| _               |        | ecifies the amount of time to extend a Trigger message to the Peripheral.<br>ntrols the D-PHY located within the Display Core.   |  |  |
| DWord           | Bit    | Description  |  |  |
| 0               | 31:16  | Reserved   |  |  |
|                 |        | Format: MBZ  |  |  |
|                 | 15:0   | <b>Trigger Extension</b> This field specifies the number of Escape clocks to extend a trigger message by. This effectively extends the duration that the trigger is asserted at the Peripheral's Protocol Layer. This field is only used if a Trigger Message is initiated from the DSI_LP_MSG register. |  |  |



## **DS Invocation Counter**

**DS\_INVOCATION\_COUNT - DS Invocation Counter** 

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02308h

Name: DS Invocation Counter ShortName: DS\_INVOCATION\_COUNT

This register stores the number of domain points shaded by the DS threads. Domain points which hit in the DS cache will not cause this register to increment. Note that the spawning of a DS thread which shades two domain points will cause this counter to increment by two. This register is part of the context save and restore.

| DWord | Bit   | Description   |  |
|-------|-------|---|--|
| 01    | 63:32 | DS Invocation Count UDW   |  |
|       |       | Number of domain points shaded by the DS threads. Updated only when DS Function |  |
|       |       | Enable and Statistics Enable are set in 3DSTATE_DS                              |  |
|       | 31:0  | DS Invocation Count LDW   |  |
|       |       | Number of domain points shaded by the DS threads. Updated only when DS Function |  |
|       |       | Enable and Statistics Enable are set in 3DSTATE_DS                              |  |



## **DSSM**

|            |        |   | DSSM        |                              |
|------------|--------|---|-------------|------------------------------|
| Register   | Space: | MMIO: 0/2/0   |             |                              |
|            |        | DC  |             |                              |
| Source:    |        | BSpec   |             |                              |
| Access:    | -:+-\. | R/W   |             |                              |
| Size (in l |        | 32  |             |                              |
| Address    | :      | 51004h-51007h   |             |                              |
| Name:      |        | Display Strap State   |             |                              |
| ShortNa    | me:    | DSSM  |             |                              |
| Power:     |        | PG0   |             |                              |
| Reset:     |        | global  |             |                              |
|            | 1      | ontains fuse and strap settings fo                                | . ,         | ot reset by FLR.             |
| DWord      |        |   | Description |                              |
| 0          | 31:29  | Reference Frequency   |             |                              |
|            |        |   |             |                              |
|            |        | Access:   |             | RO                           |
|            |        | This field indicates the reference programming the display clocks |             | e should use this value when |
|            |        | Value   |             | Name                         |
|            |        | 000b  | 24 MHz      |                              |
|            |        | 001b  | 19.2 MHz    |                              |
|            |        | 010b  | 38.4 MHz    |                              |
|            | 28     | Spare 28  |             |                              |
|            | 27     | Spare 27  |             |                              |
|            | 26     | Spare 26  |             |                              |
|            | 25     | Spare 25  |             |                              |
|            | 24     | Spare 24  |             |                              |
|            | 23     | Spare 23  |             |                              |
|            | 22     | Spare 22  |             |                              |
|            | 21     | Spare 21  |             |                              |
|            | 20     | Spare 20  |             |                              |
|            | 19     | Spare 19  |             |                              |
|            | 18     | Spare 18  |             |                              |
|            | 17     | Spare 17  |             |                              |
|            | 16     | Spare 16  |             |                              |
|            |        | -   |             |                              |



|   |    |   |           | DSS          | M                     |                  |                           |
|---|----|---|-----------|--------------|-----------------------|------------------|---------------------------|
|   | 15 | Spare 15  |           |              |                       |                  |                           |
| = | 14 | Spare 14  |           |              |                       |                  |                           |
| • | 13 | Spare 13  |           |              |                       |                  |                           |
| = | 12 | Spare 12  |           |              |                       |                  |                           |
|   | 11 | Spare 11  |           |              |                       |                  |                           |
|   | 10 | Spare 10  |           |              |                       |                  |                           |
|   | 9  | Spare 9   |           |              |                       |                  |                           |
|   | 8  | Spare 8   |           |              |                       |                  |                           |
|   | 7  | Spare 7   |           |              |                       |                  |                           |
|   | 6  | Spare 6   |           |              | ı                     |                  |                           |
|   |    |   |           |              |                       |                  |                           |
|   | 5  | Spare 5   |           |              |                       |                  |                           |
|   |    |   |           |              |                       |                  |                           |
|   | 4  | Spare 4   |           |              |                       |                  |                           |
|   |    |   |           |              |                       |                  |                           |
|   | 3  | WD Video Fault C  | ontinue   |              |                       |                  |                           |
|   |    |   |           |              |                       |                  |                           |
|   |    |   | whether \ | ND video sho | ould conti            |                  | fault or stop the writes. |
|   |    | Value   |           |              |                       | Name             |                           |
|   |    | 0b  |           | Stop Writes  |                       |                  |                           |
| - |    | 1b  |           | Continue W   | rites                 |                  |                           |
|   | 2  | Reserved  |           |              |                       |                  |                           |
| _ |    |   |           |              |                       |                  |                           |
|   | 1  | Part Is SOC   |           |              |                       |                  |                           |
|   |    |   |           |              |                       |                  |                           |
|   |    | This field specifies whether this part is a S   |           |              |                       |                  |                           |
|   |    |   | /alue     |              | Not CoC               | Name             |                           |
|   |    | 0b<br>1b  |           |              | Not SoC<br>SoC        |                  |                           |
| - |    |   |           |              | 300                   |                  |                           |
|   | 0  | <b>DisplayPort A Present</b> This bit specifies whether the port was present during initalization. This strap state can also be |           |              |                       |                  |                           |
|   |    | read in the DDI_BUF_CTL_A 0x64000 register bit 0.   |           |              | rup state carraise se |                  |                           |
|   |    | Value   |           | Name         |                       | Descr            | ription                   |
|   |    | 0b  | Not Prese | ent          |                       | Port not present |                           |
|   |    | 1b  | Present   |              |                       | Port present     |                           |
|   |    |   |           |              |                       |                  |                           |



| DSSM |  |  |  |  |
|------|--|--|--|--|
|      | Workaround                                     |  |  |  |
|      | The strap is not connected on the A steppings. |  |  |  |



# **EMRR Mask LSB**

|                 | <b>EMRRM</b> | ASK_LSB - EMRR Mas | k LSB    |
|-----------------|--------------|--------------------|----------|
| Register Space: | MMIO: 0/2/0  |                    |          |
| Source:         | BSpec        |                    |          |
| Size (in bits): | 32           |                    |          |
| Address:        | 09208h       |                    |          |
| EMRR Mask Value |              |                    |          |
| DWord           | Bit          | Desc               | cription |
| 0               | 31:12        | EMRR MASK LSB BITS |          |
|                 |              | Access:            | RO       |
|                 |              | EMRR MASK VALUE.   |          |
|                 | 11           | EMRR ENABLE        |          |
|                 |              | Access:            | RO       |
|                 |              | EMRR Enable.       |          |
|                 | 10           | EMRR LOCK          |          |
|                 |              | Access:            | RO       |
|                 |              | EMRR LOCK bit.     |          |
|                 | 9:0          | Spares             |          |
|                 |              | Access:            | RO       |



# **EMRR Mask MSB**

|                 | EMRRM       | ASK_MSB - EMRR Ma  | sk MSB   |  |
|-----------------|-------------|--------------------|----------|--|
| Register Space: | MMIO: 0/2/0 |                    |          |  |
| Source:         | BSpec       |                    |          |  |
| Size (in bits): | 32          |                    |          |  |
| Address:        | 0920Ch      |                    |          |  |
| EMRR Mask Value |             |                    |          |  |
| DWord           | Bit         | Des                | cription |  |
| 0               | 31:0        | EMRR MASK MSB BITS |          |  |
|                 |             |                    |          |  |
|                 |             | Access:            | RO       |  |
|                 |             | EMRR MASK VALUE.   | ,        |  |
|                 |             |                    |          |  |



# **Error Identity Register**

|                 | EIR - Error Identity Register |
|-----------------|-------------------------------|
| Register Space: | MMIO: 0/2/0                   |
| Course          | DC                            |
| Source:         | BSpec                         |
| Access:         | R/W                           |
| Size (in bits): | 32                            |
| Address:        | 020B0h-020B3h                 |
| Name:           | Error Identity Register       |
| ShortName:      | EIR_RCSUNIT                   |
| Address:        | 180B0h-180B3h                 |
| Name:           | Error Identity Register       |
| ShortName:      | EIR_POCSUNIT                  |
| Address:        | 220B0h-220B3h                 |
| Name:           | Error Identity Register       |
| ShortName:      | EIR_BCSUNIT                   |
| Address:        | 1C00B0h-1C00B3h               |
| Name:           | Error Identity Register       |
| ShortName:      | EIR_VCSUNIT0                  |
| Address:        | 1C40B0h-1C40B3h               |
| Name:           | Error Identity Register       |
| ShortName:      | EIR_VCSUNIT1                  |
| Address:        | 1C80B0h-1C80B3h               |
| Name:           | Error Identity Register       |
| ShortName:      | EIR_VECSUNIT0                 |
| Address:        | 1D00B0h-1D00B3h               |
| Name:           | Error Identity Register       |
| ShortName:      | EIR_VCSUNIT2                  |
| Address:        | 1D40B0h-1D40B3h               |
| Name:           | Error Identity Register       |
| ShortName:      | EIR_VCSUNIT3                  |
| Address:        | 1D80B0h-1D80B3h               |
| Name:           | Error Identity Register       |
| ShortName:      | EIR_VECSUNIT1                 |



|   |   | EIR - Error Identity Register |  |  |
|---|---|-------------------------------|--|--|
| Address:  |   | 1E00B0h-1E00B3h               |  |  |
| Name:   |   | Error Identity Register       |  |  |
| ShortNa   | me:   | EIR_VCSUNIT4                  |  |  |
| Address:  |   | 1E40B0h-1E40B3h               |  |  |
| Name:   |   | Error Identity Register       |  |  |
| ShortNa   | me:   | EIR_VCSUNIT5                  |  |  |
| Address:  |   | 1E80B0h-1E80B3h               |  |  |
| Name:   |   | Error Identity Register       |  |  |
| ShortNa   | me:   | EIR_VECSUNIT2                 |  |  |
| Address:  |   | 1F00B0h-1F00B3h               |  |  |
| Name:   |   | Error Identity Register       |  |  |
| ShortNa   | me:   | EIR_VCSUNIT6                  |  |  |
| Address:  |   | 1F40B0h-1F40B3h               |  |  |
| Name:   |   | Error Identity Register       |  |  |
| ShortName:  |   | EIR_VCSUNIT7                  |  |  |
| Address:  |   | 1F80B0h-1F80B3h               |  |  |
| Name:   |   | Error Identity Register       |  |  |
| ShortName: EIR_VECSUNIT3  |   | EIR_VECSUNIT3                 |  |  |
| The EIR register contains the persistent values of Hardware-Detected Error Condition bits. Any bit set in the register will cause the Master Error bit in the ISR to be set. The EIR register is also used by software to clear detected errors (by writing a 1 to the appropriate bit(s)), except for the unrecoverable bits described.) |   |                               |  |  |
| DWord   | Bit   | Description                   |  |  |
| 0   | 31:16   | Mask                          |  |  |
|   |   | Access: WO                    |  |  |
|   |   | Format: Mask                  |  |  |
|   | 15:0  | Error Identity Bits           |  |  |
|   | This register contains the persistent values of ESR error status bits that are unmasked via the |                               |  |  |

This register contains the persistent values of ESR error status bits that are unmasked via the EMR register. (See Table Table 3-3. Hardware-Detected Error Bits). The logical OR of all (defined) bits in this register is reported in the Master Error bit of the Interrupt Status Register. In order to clear an error condition, software must first clear the error by writing a 1 to the appropriate bit(s) in this field. If required, software should then proceed to clear the Master Error bit of the IIR. Reserved bits are RO.

Refer the table titled "Hardware-Detected Error Bits" for independent bit defintions.

| Value | Name           |
|-------|----------------|
| 1h    | Error occurred |
|       |                |



| EIR - Error Identity Register |   |  |  |
|-------------------------------|---|--|--|
|                               | Programming Notes   |  |  |
|                               | Writing a 1 to a set bit will cause that error condition to be cleared. However, neither the Page Table Error bit (Bit 4) nor the Instruction Error bit (Bit 0) can be cleared except by reset (i.e., it is a fatal error). |  |  |



# **Error Mask Register**

|                 | EMR - Error Mask Register |  |  |
|-----------------|---------------------------|--|--|
| Register Space: | MMIO: 0/2/0               |  |  |
| Source:         | BSpec                     |  |  |
| Access:         | R/W                       |  |  |
| Size (in bits): | 32                        |  |  |
| Address:        | 020B4h-020B7h             |  |  |
| Name:           | Error Mask Register       |  |  |
| ShortName:      | EMR_RCSUNIT               |  |  |
| Address:        | 180B4h-180B7h             |  |  |
| Name:           | Error Mask Register       |  |  |
| ShortName:      | EMR_POCSUNIT              |  |  |
| Address:        | 220B4h-220B7h             |  |  |
| Name:           | Error Mask Register       |  |  |
| ShortName:      | EMR_BCSUNIT               |  |  |
| Address:        | 1C00B4h-1C00B7h           |  |  |
| Name:           | Error Mask Register       |  |  |
| ShortName:      | EMR_VCSUNIT0              |  |  |
| Address:        | 1C40B4h-1C40B7h           |  |  |
| Name:           | Error Mask Register       |  |  |
| ShortName:      | EMR_VCSUNIT1              |  |  |
| Address:        | 1C80B4h-1C80B7h           |  |  |
| Name:           | Error Mask Register       |  |  |
| ShortName:      | EMR_VECSUNIT0             |  |  |
| Address:        | 1D00B4h-1D00B7h           |  |  |
| Name:           | Error Mask Register       |  |  |
| ShortName:      | EMR_VCSUNIT2              |  |  |
| Address:        | 1D40B4h-1D40B7h           |  |  |
| Name:           | Error Mask Register       |  |  |
| ShortName:      | EMR_VCSUNIT3              |  |  |
| Address:        | 1D80B4h-1D80B7h           |  |  |
| Name:           | Error Mask Register       |  |  |
| ShortName:      | EMR_VECSUNIT1             |  |  |



|            | EMR - Error Mask Register |  |  |
|------------|---------------------------|--|--|
| Address:   | 1E00B4h-1E00B7h           |  |  |
| Name:      | Error Mask Register       |  |  |
| ShortName: | EMR_VCSUNIT4              |  |  |
| Address:   | 1E40B4h-1E40B7h           |  |  |
| Name:      | Error Mask Register       |  |  |
| ShortName: | EMR_VCSUNIT5              |  |  |
| Address:   | 1E80B4h-1E80B7h           |  |  |
| Name:      | Error Mask Register       |  |  |
| ShortName: | EMR_VECSUNIT2             |  |  |
| Address:   | 1F00B4h-1F00B7h           |  |  |
| Name:      | Error Mask Register       |  |  |
| ShortName: | EMR_VCSUNIT6              |  |  |
| Address:   | 1F40B4h-1F40B7h           |  |  |
| Name:      | Error Mask Register       |  |  |
| ShortName: | EMR_VCSUNIT7              |  |  |
| Address:   | 1F80B4h-1F80B7h           |  |  |
| Name:      | Error Mask Register       |  |  |
| ShortName: | EMR_VECSUNIT3             |  |  |
|            |                           |  |  |

The EMR register is used by software to control which Error Status Register bits are masked or unmasked. Unmasked bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. Masked bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts. Reserved bits are RO.

| therefore carried generate Master Error Conditions of Cro Interrupts. Reserved bits are No. |      |   |                          |                         |                                   |
|---|------|---|--------------------------|-------------------------|-----------------------------------|
| DWord   | Bit  | Description   |                          |                         |                                   |
| 0   | 31:8 | Reserved  |                          |                         |                                   |
|   |      | Default Valu  | e:                       |                         | FFFFFFh                           |
|   |      | Format:   |                          |                         | PBC                               |
|   |      | Programming Notes   |                          |                         |                                   |
|   |      | These bits are not implemented in HW and must be set to '1' |                          |                         |                                   |
|   | 7:0  | Error Mask Bits   |                          |                         |                                   |
|   |      | This register reported in t                                 |                          | t selects which error   | condition bits (from the ESR) are |
|   |      | Refer the tal   | ole titled "Hardware-Det | ected Error Bits" for i | ndependent bit defintions.        |
|   |      |   |                          |                         |                                   |
|   |      | Value   | Name                     |                         | Description                       |
|   |      | FFh   | [Default]                |                         |                                   |



| EMR - Error Mask Register |  |    |            |                                 |  |
|---------------------------|--|----|------------|---------------------------------|--|
|                           |  | 0h | Not Masked | Will be reported in the EIR     |  |
|                           |  | 1h | Masked     | Will not be reported in the EIR |  |



# **Error Status Register**

| ESR - Error Status Register |                       |  |  |  |  |
|-----------------------------|-----------------------|--|--|--|--|
| Register Space:             | MMIO: 0/2/0           |  |  |  |  |
|                             |                       |  |  |  |  |
| Source:                     | BSpec                 |  |  |  |  |
| Access:                     | RO                    |  |  |  |  |
| Size (in bits):             | 32                    |  |  |  |  |
| Address:                    | 020B8h-020BBh         |  |  |  |  |
| Name:                       | Error Status Register |  |  |  |  |
| ShortName:                  | ESR_RCSUNIT           |  |  |  |  |
| Address:                    | 180B8h-180BBh         |  |  |  |  |
| Name:                       | Error Status Register |  |  |  |  |
| ShortName:                  | ESR_POCSUNIT          |  |  |  |  |
| Address:                    | 220B8h-220BBh         |  |  |  |  |
| Name:                       | Error Status Register |  |  |  |  |
| ShortName:                  | ESR_BCSUNIT           |  |  |  |  |
| Address:                    | 1C00B8h-1C00BBh       |  |  |  |  |
| Name:                       | Error Status Register |  |  |  |  |
| ShortName:                  | ESR_VCSUNIT0          |  |  |  |  |
| Address:                    | 1C40B8h-1C40BBh       |  |  |  |  |
| Name:                       | Error Status Register |  |  |  |  |
| ShortName:                  | ESR_VCSUNIT1          |  |  |  |  |
| Address:                    | 1C80B8h-1C80BBh       |  |  |  |  |
| Name:                       | Error Status Register |  |  |  |  |
| ShortName:                  | ESR_VECSUNITO         |  |  |  |  |
| Address:                    | 1D00B8h-1D00BBh       |  |  |  |  |
| Name:                       | Error Status Register |  |  |  |  |
| ShortName:                  | ESR_VCSUNIT2          |  |  |  |  |
| Address:                    | 1D40B8h-1D40BBh       |  |  |  |  |
| Name:                       | Error Status Register |  |  |  |  |
| ShortName:                  | ESR_VCSUNIT3          |  |  |  |  |
| Address:                    | 1D80B8h-1D80BBh       |  |  |  |  |
| Name:                       | Error Status Register |  |  |  |  |
| ShortName:                  | ESR_VECSUNIT1         |  |  |  |  |



|            | ESR - Error Status Register |
|------------|-----------------------------|
| Address:   | 1E00B8h-1E00BBh             |
| Name:      | Error Status Register       |
| ShortName: | ESR_VCSUNIT4                |
| Address:   | 1E40B8h-1E40BBh             |
| Name:      | Error Status Register       |
| ShortName: | ESR_VCSUNIT5                |
| Address:   | 1E80B8h-1E80BBh             |
| Name:      | Error Status Register       |
| ShortName: | ESR_VECSUNIT2               |
| Address:   | 1F00B8h-1F00BBh             |
| Name:      | Error Status Register       |
| ShortName: | ESR_VCSUNIT6                |
| Address:   | 1F40B8h-1F40BBh             |
| Name:      | Error Status Register       |
| ShortName: | ESR_VCSUNIT7                |
| Address:   | 1F80B8h-1F80BBh             |
| Name:      | Error Status Register       |
| ShortName: | ESR_VECSUNIT3               |
|            |                             |

The ESR register contains the current values of all Hardware-Detected Error condition bits (these are all by definition persistent). The EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set bits must be cleared by software) and thereby causing a Master Error interrupt condition to be reported in the ISR.

| DWord | Bit   | Description   |                          |  |  |  |
|-------|-------|---|--------------------------|--|--|--|
| 0     | 31:16 | Reserved  |                          |  |  |  |
|       |       | Format: MBZ   |                          |  |  |  |
|       | 15:0  | Error Status Bits   |                          |  |  |  |
|       |       | This register contains the non-persistent values of all hardware-detected error condition bits. |                          |  |  |  |
|       |       | Refer the table titled "Hardware-Detected Error Bits" for independent bit defintions.           |                          |  |  |  |
|       |       | Value Name  |                          |  |  |  |
|       |       | 1h  | Error Condition Detected |  |  |  |



# **EU\_GRF\_CLEAR**

**EU\_GRF\_CLEAR - EU\_GRF\_CLEAR** 

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 0E550h

Name: EU\_GRF\_CLEAR ShortName: EU\_GRF\_CLEAR

This is a basic register template

| DWord | Bit  | Description                   |    |  |  |  |
|-------|------|-------------------------------|----|--|--|--|
| 0     | 31:0 | GRF_CLEAR                     |    |  |  |  |
|       |      | Default Value: 0000000000000b |    |  |  |  |
|       |      | Access:                       | RO |  |  |  |



# **EU Mask Programming**

**TD\_PM\_MODE\_EUCOUNT - EU Mask Programming** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: WO
Size (in bits): 32

Address: 0E4F8h

Name: EU Mask Programming
ShortName: TD\_PM\_MODE\_EUCOUNT

| DWord | Bit  | Description |                   |  |
|-------|------|-------------|-------------------|--|
| 0     | 31:8 | Reserved    |                   |  |
|       |      | Format:     | MBZ               |  |
|       | 7    | EU 7 Enable |                   |  |
|       |      | Format:     | Enable            |  |
|       |      | Value       | Name              |  |
|       |      | 0           | Enabled [Default] |  |
|       |      | 1           | Disabled          |  |
|       | 6    | EU 6 Enable |                   |  |
|       |      | Format:     | Enable            |  |
|       |      |             |                   |  |
|       |      | Value       | Name              |  |
|       |      | 0           | Enabled [Default] |  |
|       |      | 1           | Disabled          |  |
|       | 5    | EU 5 Enable |                   |  |
|       |      | Format:     | Enable            |  |
|       |      | Value       | Name              |  |
|       |      | 0           | Enabled [Default] |  |
|       |      | 1           | Disabled          |  |
|       | 4    | EU 4 Enable |                   |  |
|       |      | Format:     | Enable            |  |



| TD_PM_ | MODE_E | UCOUNT -                   | EU Mask Programming  |
|--------|--------|----------------------------|--|
|        |        | Value                      | Name   |
|        |        | 0                          | Enabled [Default]  |
|        |        | 1                          | Disabled   |
|        | 3      | EU 3 Enable                |  |
|        |        | Format:                    | Enable   |
|        |        | Value                      | Name   |
|        |        | 0                          | Enabled [Default]  |
|        |        | 1                          | Disabled   |
|        | 2      | EU 2 Enable                |  |
|        |        | Format:                    | Enable   |
|        |        | Walter                     | Nama   |
|        |        | Value                      | Name  Final Indian Indi |
|        |        | 0                          | Enabled [Default] Disabled   |
|        | 1      | <u> </u>                   | Disabled   |
|        | 1      | <b>EU 1 Enable</b> Format: | Enable   |
|        |        | FOITIlat.                  | ETIADIE  |
|        |        | Value                      | Name   |
|        |        | 0                          | Enabled [Default]  |
|        |        | 1                          | Disabled   |
|        | 0      | EU 0 Enable                |  |
|        |        | Format:                    | Enable   |
|        |        | Value                      | Name   |
|        |        | 0                          | Enabled [Default]  |
|        |        | 1                          | Disabled   |



# **EUP1 BONUS2 Reg**

|                                  | E         | <b>UP1SPCBONUS2 - EUP1 BONU</b>  | IS2 Reg |
|----------------------------------|-----------|--|---------|
| Register Space:                  | MM        | 11O: 0/2/0   | _       |
| Source: Size (in bits): Address: | BSp<br>32 | pec<br>598h  |         |
|                                  |           |  |         |
| Clock Gating Me                  |           | I  |         |
|                                  | Bit       | Description  |         |
| 0                                | 31:8      | Reserved Access: Reserved  | RO      |
|                                  | 7         | BONUS2 BIT 7   |         |
|                                  |           | Access:  SLICE 0 BONUS2 BIT:  '0': Initiate power down sequence ( clk/rst/fwe)  '1': Initiate power up sequence ( clk/rst/fwe) | R/W     |
|                                  | 6         | BONUS2 BIT 6   | 1       |
|                                  |           | Access:  SLICE 0 BONUS2 BIT:  '0': Initiate power down sequence ( clk/rst/fwe)  '1': Initiate power up sequence ( clk/rst/fwe) | R/W     |
|                                  | 5         | BONUS2 BIT 5   |         |
|                                  |           | Access:  SLICE 0 BONUS2 BIT:  '0': Initiate power down sequence ( clk/rst/fwe)  '1': Initiate power up sequence ( clk/rst/fwe) | R/W     |
| _                                | 4         | BONUS2 BIT 4   |         |
|                                  |           | Access:  SLice 0 power well request: '0': Initiate Power Down request '1': Initiate Power UP req                               | R/W     |
|                                  | 3         | BONUS2 BIT 3   |         |
|                                  |           | Access:  | R/W     |



|   | UP1SPCBONUS2 - EUP1 BONI  | US2 Reg |  |  |
|---|---|---------|--|--|
| SLICE 0 BONUS2 BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe) |   |         |  |  |
| 2   | BONUS2 BIT 2  |         |  |  |
|   | Access:   | R/W     |  |  |
|   | SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req |         |  |  |
| 1   | BONUS2 BIT 1  |         |  |  |
|   | Access:   | R/W     |  |  |
|   | SLICE 0 BONUS2 BIT:   |         |  |  |
|   | '0' : Initiate power down sequence ( clk/rst/fwe)   |         |  |  |
|   | '1': Initiate power up sequence (clk/rst/fwe)   |         |  |  |
| 0   | BONUS2 BIT 0  |         |  |  |
|   | Access:   | R/W     |  |  |
|   | SLice 0 power well request:   |         |  |  |
|   | '0' : Initiate Power Down request   |         |  |  |
|   | '1' : Initiate Power UP req   |         |  |  |



# **EUP1 BONUS11 Reg**

|                 | Е             | UP1SPCBONUS1 - EUP1 BONU                        | S11 Reg |  |  |  |  |
|-----------------|---------------|---|---------|--|--|--|--|
| Register Space: | : MMIO: 0/2/0 |   |         |  |  |  |  |
|                 |               |   |         |  |  |  |  |
| Source:         |               | BSpec   |         |  |  |  |  |
| Size (in bits): | 32            |   |         |  |  |  |  |
| Address:        | 24            | 694h  |         |  |  |  |  |
| Clock Gating Me | essages F     | Register  |         |  |  |  |  |
| DWord           | Bit           | Description                                     |         |  |  |  |  |
| 0               | 31:8          | Reserved  |         |  |  |  |  |
|                 |               | Access:   | RO      |  |  |  |  |
|                 |               | Reserved  |         |  |  |  |  |
|                 | 7             | BONUS1 BIT 7                                    |         |  |  |  |  |
|                 |               | Access:   | R/W     |  |  |  |  |
|                 |               | SLICE 0 BONUS1 BIT:                             |         |  |  |  |  |
|                 |               | '0': Initiate power down sequence (clk/rst/fwe) |         |  |  |  |  |
|                 |               | '1': Initiate power up sequence (clk/rst/fwe)   |         |  |  |  |  |
|                 | 6             | BONUS1 BIT 6                                    |         |  |  |  |  |
|                 |               | Access:   | R/W     |  |  |  |  |
|                 |               | SLICE 0 BONUS1 BIT:                             |         |  |  |  |  |
|                 |               | '0': Initiate power down sequence (clk/rst/fwe) |         |  |  |  |  |
|                 |               | '1' : Initiate power up sequence ( clk/rst/fwe) |         |  |  |  |  |
|                 | 5             | BONUS1 BIT 5                                    |         |  |  |  |  |
|                 |               | Access:   | R/W     |  |  |  |  |
|                 |               | SLICE 0 BONUS1 BIT:                             |         |  |  |  |  |
|                 |               | '0': Initiate power down sequence (clk/rst/fwe) |         |  |  |  |  |
|                 |               | '1' : Initiate power up sequence ( clk/rst/fwe) |         |  |  |  |  |
|                 | 4             | BONUS1 BIT 4                                    |         |  |  |  |  |
|                 |               | Access:   | R/W     |  |  |  |  |
|                 |               | SLice 0 power well request:                     |         |  |  |  |  |
|                 |               | '0' : Initiate Power Down request               |         |  |  |  |  |
|                 |               | '1' : Initiate Power UP req                     |         |  |  |  |  |
|                 | 3             | BONUS1 BIT 3                                    |         |  |  |  |  |
|                 |               | Access:   | R/W     |  |  |  |  |
|                 |               | L   |         |  |  |  |  |



| Е | UP1SPCBONUS1 - EUP1 BONU  | IS11 Reg     |  |  |
|---|---|--------------|--|--|
|   | SLICE 0 BONUS1 BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe) |              |  |  |
| 2 | BONUS1 BIT 2  | BONUS1 BIT 2 |  |  |
|   | Access:   | R/W          |  |  |
|   | SLice 0 power well request:   |              |  |  |
|   | '0' : Initiate Power Down request   |              |  |  |
|   | '1' : Initiate Power UP req   |              |  |  |
| 1 | BONUS1 BIT 1  |              |  |  |
|   | Access:   | R/W          |  |  |
|   | SLICE 0 BONUS1 BIT:   |              |  |  |
|   | '0' : Initiate power down sequence ( clk/rst/fwe)   |              |  |  |
|   | '1' : Initiate power up sequence ( clk/rst/fwe)   |              |  |  |
| 0 | BONUS1 BIT 0  |              |  |  |
|   | Access:   | R/W          |  |  |
|   | SLice 0 power well request:   |              |  |  |
|   | '0' : Initiate Power Down request   |              |  |  |
|   | '1' : Initiate Power UP req   |              |  |  |
|   |   |              |  |  |



# **EUP2 BONUS1 Reg**

|                 |           | EUP2SPCBONUS1 - EUP2 BONU                         | IS1 Reg |  |
|-----------------|-----------|---|---------|--|
| Register Space: | M         | MIO: 0/2/0  |         |  |
|                 |           |   |         |  |
| Source:         | BS        | pec   |         |  |
| Size (in bits): | 32        |   |         |  |
| Address:        | 24        | 714h  |         |  |
| Clock Gating Me | essages F | Register  |         |  |
| DWord           | Bit       | Description                                       |         |  |
| 0               | 31:8      | Reserved  |         |  |
|                 |           | Access:   | RO      |  |
|                 |           | Reserved  |         |  |
|                 | 7         | BONUS1 BIT 7                                      |         |  |
|                 |           | Access:   | R/W     |  |
|                 |           | SLICE 0 BONUS1 BIT:                               |         |  |
|                 |           | '0' : Initiate power down sequence ( clk/rst/fwe) |         |  |
|                 |           | '1' : Initiate power up sequence ( clk/rst/fwe)   |         |  |
| -               | 6         | BONUS1 BIT 6                                      |         |  |
|                 |           | Access:   | R/W     |  |
|                 |           | SLICE 0 BONUS1 BIT:                               |         |  |
|                 |           | '0' : Initiate power down sequence ( clk/rst/fwe) |         |  |
|                 |           | '1' : Initiate power up sequence ( clk/rst/fwe)   |         |  |
|                 | 5         | BONUS1 BIT 5                                      |         |  |
|                 |           | Access:   | R/W     |  |
|                 |           | SLICE 0 BONUS1 BIT:                               |         |  |
|                 |           | '0' : Initiate power down sequence ( clk/rst/fwe) |         |  |
|                 |           | '1' : Initiate power up sequence ( clk/rst/fwe)   |         |  |
|                 | 4         | BONUS1 BIT 4                                      |         |  |
|                 |           | Access:   | R/W     |  |
|                 |           | SLice 0 power well request:                       |         |  |
|                 |           | '0' : Initiate Power Down request                 |         |  |
|                 |           | '1' : Initiate Power UP req                       |         |  |
|                 | 3         | BONUS1 BIT 3                                      |         |  |
|                 |           | Access:   | R/W     |  |
|                 |           |   |         |  |



| E              | UP2SPCBONUS1 - EUP2 BONU  | JS1 Reg |  |
|----------------|---|---------|--|
|                | SLICE 0 BONUS1 BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe) |         |  |
| 2 BONUS1 BIT 2 |   |         |  |
|                | Access:   | R/W     |  |
|                | SLice 0 power well request: '0' : Initiate Power Down request   |         |  |
|                | '1' : Initiate Power UP req   |         |  |
| 1              | BONUS1 BIT 1  |         |  |
|                | Access:   | R/W     |  |
|                | SLICE 0 BONUS1 BIT:   |         |  |
|                | '0' : Initiate power down sequence ( clk/rst/fwe)   |         |  |
|                | '1' : Initiate power up sequence ( clk/rst/fwe)   |         |  |
| 0              | BONUS1 BIT 0  |         |  |
|                | Access:   | R/W     |  |
|                | SLice 0 power well request:   |         |  |
|                | '0' : Initiate Power Down request   |         |  |
|                | '1' : Initiate Power UP req   |         |  |



# **EUP2 BONUS2 Reg**

|                                  | E             | <b>UP2SPCBONUS2 - EUP2 BONU</b>  | JS2 Reg |  |
|----------------------------------|---------------|--|---------|--|
| Register Space:                  | : MMIO: 0/2/0 |  |         |  |
| Source: Size (in bits): Address: | BSp<br>32     | pec<br>718h  |         |  |
|                                  |               |  |         |  |
| Clock Gating Me                  |               | I  |         |  |
| DWord                            | Bit           | Description .  |         |  |
| 0                                | 31:8          | Reserved Access: Reserved  | RO      |  |
|                                  | 7             | BONUS2 BIT 7   |         |  |
|                                  |               | Access:  SLICE 0 BONUS2 BIT:  '0': Initiate power down sequence ( clk/rst/fwe)  '1': Initiate power up sequence ( clk/rst/fwe) | R/W     |  |
|                                  | 6             | BONUS2 BIT 6   | lp av   |  |
|                                  |               | Access:  SLICE 0 BONUS2 BIT:  '0': Initiate power down sequence ( clk/rst/fwe)  '1': Initiate power up sequence ( clk/rst/fwe) | R/W     |  |
|                                  | 5             | BONUS2 BIT 5   |         |  |
|                                  |               | Access:  SLICE 0 BONUS2 BIT:  '0': Initiate power down sequence ( clk/rst/fwe)  '1': Initiate power up sequence ( clk/rst/fwe) | R/W     |  |
| _                                | 4             | BONUS2 BIT 4   |         |  |
|                                  |               | Access: SLice 0 power well request: '0': Initiate Power Down request '1': Initiate Power UP req                                | R/W     |  |
|                                  | 3             | BONUS2 BIT 3   |         |  |
|                                  |               | Access:  | R/W     |  |



| E | UP2SPCBONUS2 - EUP2 BONU  | JS2 Reg |  |
|---|---|---------|--|
|   | SLICE 0 BONUS2 BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe) |         |  |
| 2 | BONUS2 BIT 2  |         |  |
|   | Access:   | R/W     |  |
|   | SLice 0 power well request: '0' : Initiate Power Down request   |         |  |
|   | '1' : Initiate Power UP req   |         |  |
| 1 | BONUS2 BIT 1  |         |  |
|   | Access:   | R/W     |  |
|   | SLICE 0 BONUS2 BIT:   |         |  |
|   | '0' : Initiate power down sequence ( clk/rst/fwe)   |         |  |
|   | '1': Initiate power up sequence ( clk/rst/fwe)  |         |  |
| 0 | BONUS2 BIT 0  |         |  |
|   | Access:   | R/W     |  |
|   | SLice 0 power well request:   |         |  |
|   | '0' : Initiate Power Down request   |         |  |
|   | '1' : Initiate Power UP req   |         |  |
|   |   |         |  |



# **EUP 2 Power Down FSM control register with lock**

| EU         | P2S    |   | CTL - EUP 2 Power Down FSM control   |  |
|------------|--------|---|--|--|
| D          | C      |   | gister with lock   |  |
| Register   | Space: | MMIO: 0/2/0   |  |  |
| Source:    |        | BSpec   |  |  |
| Size (in b | oits): | 32  |  |  |
| Address:   | _      | 24710h  |  |  |
| DWord      | Bit    |   | Description  |  |
| 0          | 31     | power down control Lock   |  |  |
|            |        | Access:   | R/W Lock   |  |
|            |        |   | /ERDNFSMCTL register are RO ( including this lock bit ) set and cannot be cleared (i.e., writing a 0 will not clear the lock).   |  |
|            | 30:13  | Reserved  |  |  |
|            |        | Access: RO  |  |  |
|            |        | Reserved  |  |  |
|            | 12     | Leave firewall disabled   |  |  |
|            |        | Access:   | R/W Lock   |  |
|            |        | pretend to complete the flow<br>Encodings:<br>0 = Default mode, i.e firewall<br>flows | not firewall the gated domain for a power down flow. But it will with PM gated domain to ungated domain crossing during power down e dont firewall the gated domain, but complete logical flow |  |
|            | 11     | Leave reset de-asserted   |  |  |
|            |        | Access:   | R/W Lock   |  |
|            |        | the flow with PM<br>Encodings:<br>0 = Default mode, i.e assert i                      | not assert reset for power off flow. But it will pretend to complete esets during power down flows node, i.e dont assert reset, but complete logical flow                                      |  |
|            | 10     | Leave CLKs ON   |  |  |
|            |        | Access:   | R/W Lock   |  |



# **EUP2SPCPOWERDNFSMCTL - EUP 2 Power Down FSM control** register with lock

When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM **Encodings:** 0 = Default mode, i.e gate clocks during power down flows 1 = Leave CLKS ON mode, i.e dont clock gate, but complete logical flow 9 **Leave FET On** R/W Lock Access: When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM **Encodings:** 0 = Default mode, i.e power off fets during power down flows 1 = Leave ON mode, i.e dont power off pfet, but complete logical flow 8:6 Power Down state 3 Default Value: 010b R/W Lock Access: This will be the 3rd state before power is turned OFF in the well **Encodinas:** 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default: Gate Clocks 5:3 Power Down state 2 Default Value: 001b R/W Lock This will be the 2nd state before power is turned OFF in the well **Encodinas:** 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default: Firewall ON 2:0 Power Down state 1 Default Value: 000b Access: R/W Lock This will be the 1st state before power is turned OFF in the well **Encodings:** 000 = Assert Reset



# **EUP2SPCPOWERDNFSMCTL - EUP 2 Power Down FSM control** register with lock

001 = Firewall ON

010 = Gate clocks

1xx = Rsvd for future

Default : Assert Reset



# **EUP 2 Power on FSM control register with lock**

| EUP2S   | PCP   | OWERUPFSMCTL  | - EUP 2 Power of with lock  | on FSM control      | register |
|---|-------|---|-----------------------------|---------------------|----------|
| Register Sp   | oace: | MMIO: 0/2/0   |                             |                     |          |
| Source:<br>Size (in bits):  |       | BSpec<br>32   |                             |                     |          |
| Address:  |       | 2470Ch  |                             |                     |          |
| DWord   | Bit   |   | Description                 |                     |          |
| 0   | 31    | •   |                             |                     |          |
| 30:9 Reserved Access: Reserved  |       |   | RO                          |                     |          |
|   | 8:6   | Power UP state 3  |                             |                     |          |
|   |       | Default Value:  |                             | 010b                |          |
|   |       | Access:   |                             | R/W Lock            |          |
| This will be the 3rd state after power is turned ON in the well Encodings:  000 = Clock Ungate  001 = Firewall OFF  010 = De-assert resets  1xx = Rsvd for future  Default - De-assert resets  3'b000: 10ns (or 1 bclk) |       |   | e well                      |                     |          |
|   | 5:3   | Power UP state 2  |                             |                     |          |
|   |       | Default Value:  |                             | 001b                |          |
|   |       | Access: This will be the 2nd state aft Encodings: 000 = Clock Ungate 001 = Firewall OFF | er power is turned ON in th | R/W Lock<br>ne well |          |



001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate

# EUP2SPCPOWERUPFSMCTL - EUP 2 Power on FSM control register with lock | 010 = De-assert resets | 1xx = Rsvd for future | Default - Firewall OFF | | 2:0 | Power UP state 1 | Default Value: | 000b | | Access: | R/W Lock | This will be the 1st state after power is turned ON in the well | Encodings: | 000 = Clock Ungate



# **EUP3 BONUS1 Reg**

|                                  |           | EUP3SPCBONUS1 - EUP3 BONU  | JS1 Reg |
|----------------------------------|-----------|--|---------|
| Register Space:                  | MN        | MIO: 0/2/0   | _       |
| Source: Size (in bits): Address: | 32        | pec<br>794h  |         |
| Clock Gating Me                  | essages R | Register   |         |
| DWord                            | Bit       | Description  |         |
| 0                                | 31:8      | Reserved Access:   | RO      |
|                                  | 7         | Reserved BONUS1 BIT 7  |         |
|                                  |           | Access:  SLICE 0 BONUS1 BIT:  '0': Initiate power down sequence ( clk/rst/fwe)  '1': Initiate power up sequence ( clk/rst/fwe) | R/W     |
|                                  | 6         | BONUS1 BIT 6 Access:   | R/W     |
|                                  |           | SLICE 0 BONUS1 BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe)            |         |
|                                  | 5         | BONUS1 BIT 5   |         |
|                                  |           | Access:  SLICE 0 BONUS1 BIT:  '0': Initiate power down sequence ( clk/rst/fwe)  '1': Initiate power up sequence ( clk/rst/fwe) | R/W     |
|                                  | 4         | BONUS1 BIT 4   |         |
|                                  |           | Access: SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req                              | R/W     |
|                                  | 3         | BONUS1 BIT 3   |         |
|                                  |           | Access:  | R/W     |



| E | UP3SPCBONUS1 - EUP3 BONI  | JS1 Reg |  |
|---|---|---------|--|
|   | SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe) |         |  |
| 2 | BONUS1 BIT 2  |         |  |
|   | Access:   | R/W     |  |
|   | SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req                             |         |  |
| 1 | BONUS1 BIT 1  |         |  |
|   | Access:   | R/W     |  |
|   | SLICE 0 BONUS1 BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe)   |         |  |
| 0 | BONUS1 BIT 0  |         |  |
|   | Access:   | R/W     |  |
|   | SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req                             |         |  |



# **EUP3 BONUS2 Reg**

|                                  | E         | <b>EUP3SPCBONUS2 - EUP3 BONU</b>                              | IS2 Reg |
|----------------------------------|-----------|---|---------|
| Register Space:                  | MN        | MIO: 0/2/0  | _       |
| Source: Size (in bits): Address: | 32        | pec<br>798h   |         |
| Clock Gating Me                  | essages R | leaister  |         |
| DWord                            | Bit       | Description   |         |
| 0                                | 31:8      | Reserved  |         |
| -                                |           | Access:   | RO      |
|                                  |           | Reserved  |         |
|                                  | 7         | BONUS2 BIT 7  |         |
|                                  | •         | Access:   | R/W     |
|                                  |           | SLICE 0 BONUS2 BIT:   |         |
|                                  |           | '0' : Initiate power down sequence ( clk/rst/fwe)             |         |
|                                  |           | '1': Initiate power up sequence ( clk/rst/fwe)                |         |
|                                  | 6         | BONUS2 BIT 6  |         |
|                                  |           | Access:   | R/W     |
|                                  |           | SLICE 0 BONUS2 BIT:   |         |
|                                  |           | '0' : Initiate power down sequence ( clk/rst/fwe)             |         |
|                                  |           | '1': Initiate power up sequence ( clk/rst/fwe)                |         |
|                                  | 5         | BONUS2 BIT 5  |         |
|                                  |           | Access:   | R/W     |
|                                  |           | SLICE 0 BONUS2 BIT:   |         |
|                                  |           | '0' : Initiate power down sequence ( clk/rst/fwe)             |         |
|                                  |           | '1': Initiate power up sequence (clk/rst/fwe)                 |         |
|                                  | 4         | BONUS2 BIT 4  |         |
|                                  |           | Access:   | R/W     |
|                                  |           | SLice 0 power well request:                                   |         |
|                                  |           | '0' : Initiate Power Down request '1' : Initiate Power UP req |         |
|                                  |           | 1 . Illitiate rower or req                                    |         |
|                                  | 3         | BONUS2 BIT 3  |         |
|                                  |           | Access:   | R/W     |



|                | E | UP3SPCBONUS2 - EUP3 BONU  | JS2 Reg |
|----------------|---|---|---------|
|                |   | SLICE 0 BONUS2 BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe) |         |
| 2 BONUS2 BIT 2 |   | ,   |         |
|                |   | Access:   | R/W     |
|                |   | SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req                           |         |
|                | 1 | BONUS2 BIT 1  |         |
|                |   | Access:   | R/W     |
|                |   | SLICE 0 BONUS2 BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe) |         |
|                | 0 | BONUS2 BIT 0  |         |
|                |   | Access:   | R/W     |
|                |   | SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req                           |         |



# **EU PAIR 1 PFET control register with lock**

| EU         | JP1S   | SPCPFETCTL - EU PA  | AIR 1 PFET con         | trol register with lock                      |
|------------|--------|---|------------------------|--|
| Register   | Space: | MMIO: 0/2/0   |                        |  |
| Source:    |        | BSpec   |                        |  |
| Size (in l | bits): | 32  |                        |  |
| Address    |        | 24688h  |                        |  |
| DWord      | Bit    |   | Description            |  |
| 0          | 31     | PFET Control Lock   |                        |  |
|            |        | Access:   | R/W Lock               |  |
|            |        | 0 = Bits of EU PAIR 1 PGFETCTL register are R/W 1 = All bits of EU PAIR 1 PGFETCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR. |                        |  |
|            | 30:24  | Reserved  |                        |  |
|            |        | Access:   |                        | RO   |
|            |        | Reserved  |                        |  |
|            | 23     | Power Well Status   |                        |  |
|            |        |   |                        |  |
|            |        | Access:   |                        | RO   |
|            |        | <ul><li>0 = Well is powered Down</li><li>1 = Well is powered up</li><li>Once written to 1, the lock is se</li><li>These bits are not reset on FLR.</li></ul>  |                        | (i.e., writing a 0 will not clear the lock). |
|            | 22     | Powergood timer error   |                        | ,  |
|            |        |   |                        |  |
|            |        | Access:   |                        | RO   |
|            |        | 0 = Well is powered Down  |                        |  |
|            |        | 1 = Well is powered up  |                        | (i.e.,itine = 0ill net along the lead)       |
|            |        | These bits are not reset on FLR.  |                        | (i.e., writing a 0 will not clear the lock). |
|            | 21:19  | Delay from enabling seconda   | ry PFETs to power good | l.   |
|            |        | Default Value:  |                        | 100b   |
|            |        | Access:   |                        | R/W Lock                                     |
|            |        | Delay from enabling secondary   | PFETs to power good    |  |



## **EUP1SPCPFETCTL - EU PAIR 1 PFET control register with lock**

3'b000: 40ns 3'b001: 80ns 3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns

### 18:16 Strobe pulse period

Access:

R/W Lock

Time period b/w two adjacent strobes to the primary FETs

3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)

| Value | Name      |
|-------|-----------|
| 001b  | [Default] |

## 15:0 **PFET Ladder Step Sequence**

| Default Value: | 11111111111111111111111111111111111111 |
|----------------|--|
| Access:        | R/W Lock                               |

### PFET Ladder STEP sequence

The PFET ladder has 16 steps, each represented by its corresponding bit in pfetIddrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.

The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]

Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal.

15'FFFFh: Ladder step (ladder\_sel) goes 0, 1, 2, ?.15.

15'FFF1h: Ladder step goes 0, 4, 5, 6,?15; Steps 1, 2, 3 are skipped.

15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped.

15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.



### **EU PAIR 1 Power Context Save request**

|              | EUP    | 1PGCTXREQ - EU PAIR 1 Po  | ower Con    | text Save request |  |  |
|--------------|--------|---|-------------|-------------------|--|--|
| Register     | Space: | MMIO: 0/2/0   |             | _                 |  |  |
|              |        |   |             |                   |  |  |
| Source:      |        | BSpec   |             |                   |  |  |
| Size (in k   | oits): | 32  |             |                   |  |  |
| Address:     |        | 24684h  |             |                   |  |  |
| <b>DWord</b> | Bit    | D   | escription  |                   |  |  |
| 0            | 31:16  | Message Mask  |             |                   |  |  |
|              |        | Access:   |             | RO                |  |  |
|              |        | Message Mask bots for lower 16 bits   |             |                   |  |  |
|              | 15:10  | Reserved  |             |                   |  |  |
|              |        | Access:   |             | RO                |  |  |
|              |        | Reserved  |             |                   |  |  |
|              | 9      | Power context save request  |             |                   |  |  |
|              |        | Access:   | R/W Set     |                   |  |  |
|              |        | Power Context Save Request  |             |                   |  |  |
|              |        | 1'b0 : Power context save is not being requested<br>1'b1 : Power context save is being requested  |             |                   |  |  |
|              |        | CPUnit self-clears this bit upon sampling.  |             |                   |  |  |
|              |        | er ome sen clears this bit apon sumpling.   |             |                   |  |  |
|              | 8:0    | Power Context Save request crdit count  |             |                   |  |  |
|              |        | Access:   | <u> </u>    | R/W               |  |  |
|              |        | QWord Credits for Power Context Save Request  |             |                   |  |  |
|              |        | Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least)   |             |                   |  |  |
|              |        | Maximum Credits = 511 : Unit may send 511 QWord pairs  A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register |             |                   |  |  |
|              |        | data. Note that the LRI header and END commands are 64-bits each (32-bit command followed   |             |                   |  |  |
|              |        | by 32-bit NOOP) and will consume one QWo  | ord credit. |                   |  |  |
|              |        | Only valid with PWRCTX_SAVE_REQ (Bit9).   |             |                   |  |  |
|              |        |   |             |                   |  |  |



# **EU PAIR 1 Power Down FSM control register with lock**

| EUP1                  | SPC    |   | PAIR 1 Power Down FSM control with lock  |  |
|-----------------------|--------|---|--|--|
| Register              | Space: |   |  |  |
| Source:<br>Size (in b | oits): | BSpec<br>32   |  |  |
| Address: 24690h       |        |   |  |  |
| DWord                 | Bit    |   | Description  |  |
| 0                     | 31     | power down control Lock   |  |  |
|                       |        | Access:   | R/W Lock   |  |
|                       |        |   | register are R/W<br>TL register are RO ( including this lock bit )<br>not be cleared (i.e., writing a 0 will not clear the lock).                    |  |
| -                     | 30:13  | Reserved  |  |  |
|                       |        | Access:   | RO   |  |
|                       |        | Reserved  | ·  |  |
| -                     | 12     | Leave firewall disabled   |  |  |
|                       |        | Access:   | R/W Lock   |  |
|                       |        | pretend to complete the flow with PM Encodings:  0 = Default mode, i.e firewall gated dome flows  | the gated domain for a power down flow. But it will ain to ungated domain crossing during power down all the gated domain, but complete logical flow |  |
|                       | 11     | Leave reset de-asserted   |  |  |
|                       |        | Access:   | R/W Lock   |  |
|                       |        | When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e assert resets during power down flows 1 = Leave reset de-asserted mode, i.e dont assert reset, but complete logical flow |  |  |
| -                     | 10     | Leave CLKs ON   |  |  |
|                       |        | Access:   | R/W Lock   |  |



#### **EUP1SPCPOWERDNFSMCTL - EU PAIR 1 Power Down FSM control** register with lock When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM **Encodings:** 0 = Default mode, i.e gate clocks during power down flows 1 = Leave CLKS ON mode, i.e dont clock gate, but complete logical flow 9 **Leave FET On** R/W Lock Access: When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM **Encodings:** 0 = Default mode, i.e power off fets during power down flows 1 = Leave ON mode, i.e dont power off pfet, but complete logical flow 8:6 Power Down state 3 Default Value: 010b R/W Lock Access: This will be the 3rd state before power is turned OFF in the well **Encodinas:** 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default: Gate Clocks 5:3 Power Down state 2 Default Value: 001b R/W Lock This will be the 2nd state before power is turned OFF in the well **Encodinas:** 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks1xx = Rsvd for future Default: Firewall ON 2:0 Power Down state 1 Default Value: 000b Access: R/W Lock This will be the 1st state before power is turned OFF in the well **Encodings:** 000 = Assert Reset



# **EUP1SPCPOWERDNFSMCTL - EU PAIR 1 Power Down FSM control** register with lock

001 = Firewall ON

010 = Gate clocks

1xx = Rsvd for future

Default : Assert Reset



### **EU PAIR 1 Power Gate Control Request**

| E           | UP1    | <b>PGCTLREQ - EU PAIR 1 Pc</b>                | ower Gate Control Request |
|-------------|--------|---|---------------------------|
| Register S  | Space: | MMIO: 0/2/0                                   |                           |
|             |        |   |                           |
| Source:     |        | BSpec   |                           |
| Size (in bi | ts):   | 32  |                           |
| Address:    |        | 24680h  |                           |
| Clock Gat   | ing Me | ssages Register                               |                           |
| DWord       | Bit    | ı   | Description               |
| 0           | 31:16  | Message Mask                                  |                           |
|             |        | Access:                                       | RO                        |
|             |        | Message Mask                                  |                           |
|             |        | In order to write to bits 15:0, the correspon |                           |
|             |        | For example, for bit 14 to be set, bit 30 ne  | eds to be 1: 40004000     |
|             | 15:2   | Reserved                                      |                           |
|             |        | Access:                                       | RO                        |
|             |        | Reserved                                      |                           |
|             | 1      | CLK RST FWE Request                           |                           |
|             |        | Access:                                       | R/W                       |
|             |        | EU PAIR 0 CLK RST FWE request:                |                           |
|             |        | '0' : Initiate power down sequence ( clk/rst  | •                         |
|             |        | '1' : Initiate power up sequence ( clk/rst/fw | ve)                       |
|             | 0      | Power Gate Request                            |                           |
|             |        | Access:                                       | R/W                       |
|             |        | EU PAIR 0 power well request:                 |                           |
|             |        | '0' : Initiate Power Down request             |                           |
|             |        | '1' : Initiate Power UP req                   |                           |
|             |        |   |                           |



# **EU PAIR 1 Power on FSM control register with lock**

| EUP             | 1SPC          | POWERUPI                                 |                           |                | Power on FSM control                           |
|-----------------|---------------|--|---------------------------|----------------|--|
|                 |               |  | register wi               | th lock        |  |
| Register Space: |               | MMIO: 0/2/0                              |                           |                |  |
| Source:         | Source: BSpec |  |                           |                |  |
| Size (in bits   | s):           | 32                                       |                           |                |  |
| Address:        |               | 2468Ch                                   |                           |                |  |
| DWord           | Bit           |  |                           | Description    |  |
| 0               | 31            | power up control                         | Lock                      |                |  |
|                 |               | Access:                                  |                           | R/W Lock       |  |
|                 |               |  | R 0 POWERUPFSMCTL r       |                |  |
|                 |               |  |                           |                | e RO ( including this lock bit )               |
|                 |               | Once written to 1,<br>These bits are not |                           | not be cleared | d (i.e., writing a 0 will not clear the lock). |
|                 |               | These bits are not                       | reset of ref.             |                |  |
|                 | 30:9          | Reserved                                 |                           |                |  |
|                 |               | Access:                                  |                           |                | RO   |
|                 |               | Reserved                                 |                           |                |  |
|                 | 8:6           | Power UP state 3                         |                           |                |  |
|                 |               | Default Value:                           |                           |                | 010b   |
|                 |               | Access:                                  |                           |                | R/W Lock                                       |
|                 |               | This will be the 3rd                     | d state after power is tu | rned ON in th  | ne well  |
|                 |               | Encodings:                               |                           |                |  |
|                 |               | 000 = Clock Ungat                        |                           |                |  |
|                 |               | 010 = De-assert re                       |                           |                |  |
|                 |               | 1xx = Rsvd for futu                      |                           |                |  |
|                 |               | Default - De-asser                       |                           |                |  |
|                 |               | 3'b000: 10ns (or 1                       | bclk)                     |                |  |
|                 | 5:3           | Power UP state 2                         |                           |                |  |
|                 |               | Default Value:                           |                           |                | 001b   |
|                 |               | Access:                                  |                           |                | R/W Lock                                       |
|                 |               |  | d state after power is tu | urned ON in t  | he well  |
|                 |               | Encodings:<br>000 = Clock Ungat          | to                        |                |  |
|                 |               | 000 = Clock Ungat                        |                           |                |  |
|                 |               | Jost – Thewall Off                       |                           |                |  |



#### **EUP1SPCPOWERUPFSMCTL - EU PAIR 1 Power on FSM control** register with lock 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF 2:0 Power UP state 1 Default Value: 000b Access: R/W Lock This will be the 1st state after power is turned ON in the well **Encodings:** 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate



# **EU PAIR 2 PGFET control register with lock**

| Register Space: MMIO: 0/2/0  Source: BSpec Size (in bits): 32  Address: 24708h  Dword Bit Description  O 31  PFET Control Lock   Access: R/W Lock   |  |  |  |  |
|---|--|--|--|--|
| Size (in bits): 32  Address: 24708h  Dword Bit Description  O 31 PFET Control Lock    Access: R/W Lock     0 = Bits of EU PAIR 0 PGFETCTL register are R/W     1 = All bits of EU PAIR 0 PGFETCTL register are RO ( including this lock bit )     Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the These bits are not reset on FLR.    30:24 Reserved   Access: RO     Access: Reserved     23 Power Well Status     Access: RO     O = Well is powered Down     1 = Well is powered up |  |  |  |  |
| Size (in bits): 32  Address: 24708h  Dword Bit Description  O 31 PFET Control Lock   Access: R/W Lock   |  |  |  |  |
| Address: 24708h  Dword Bit Description  O 31 PFET Control Lock   Access: R/W Lock   |  |  |  |  |
| DWord Bit Description  31 PFET Control Lock   |  |  |  |  |
| O  31  PFET Control Lock  Access:  0 = Bits of EU PAIR 0 PGFETCTL register are R/W  1 = All bits of EU PAIR 0 PGFETCTL register are RO (including this lock bit)  Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the These bits are not reset on FLR.  30:24  Reserved  Access:  RO  Power Well Status  Access:  0 = Well is powered Down 1 = Well is powered up  |  |  |  |  |
| Access:    R/W Lock   |  |  |  |  |
| 0 = Bits of EU PAIR 0 PGFETCTL register are R/W 1 = All bits of EU PAIR 0 PGFETCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the These bits are not reset on FLR.  30:24  Reserved Access: RO Reserved  Access: RO 0 = Well Status  RO 0 = Well is powered Down 1 = Well is powered up   |  |  |  |  |
| 1 = All bits of EU PAIR 0 PGFETCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the These bits are not reset on FLR.  30:24  Reserved Access: RO  Power Well Status  Access: RO  0 = Well is powered Down 1 = Well is powered up  |  |  |  |  |
| Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the These bits are not reset on FLR.  30:24 Reserved Access: RO Reserved  23 Power Well Status Access: RO 0 = Well is powered Down 1 = Well is powered up  |  |  |  |  |
| These bits are not reset on FLR.  30:24 Reserved Access: RO Reserved  23 Power Well Status Access: RO  0 = Well is powered Down 1 = Well is powered up  | - lock)  |  |  |  |
| Access: RO  Reserved  23 Power Well Status  Access: RO  O = Well is powered Down 1 = Well is powered up   | , locky.   |  |  |  |
| Access: RO  Reserved  23 Power Well Status  Access: RO  O = Well is powered Down 1 = Well is powered up   |  |  |  |  |
| Reserved  23 Power Well Status  Access: RO  0 = Well is powered Down 1 = Well is powered up   |  |  |  |  |
| 23 Power Well Status  Access: RO  0 = Well is powered Down 1 = Well is powered up   |  |  |  |  |
| Access: RO  0 = Well is powered Down  1 = Well is powered up  |  |  |  |  |
| 0 = Well is powered Down<br>1 = Well is powered up  |  |  |  |  |
| 0 = Well is powered Down<br>1 = Well is powered up  |  |  |  |  |
| 1 = Well is powered up  |  |  |  |  |
|   |  |  |  |  |
| Tonce written to 1, the lock is set and cannot be cleared (i.e., writing a 0 win not clear the  | a lock)  |  |  |  |
| These bits are not reset on FLR.  | : IOCK).   |  |  |  |
|   |  |  |  |  |
| 22 Powergood timer error  |  |  |  |  |
|   |  |  |  |  |
| Access: RO  |  |  |  |  |
| 0 = Well is powered up  |  |  |  |  |
| · '   | 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). |  |  |  |
| These bits are not reset on FLR.  |  |  |  |  |
| 21:19 Delay from enabling secondary PFETs to power good.  |  |  |  |  |
| Default Value: 100b   |  |  |  |  |
| Access: R/W Lock  |  |  |  |  |
| Delay from enabling secondary PFETs to power good   |  |  |  |  |



### **EUP2SPCPFETCTL - EU PAIR 2 PGFET control register with lock**

3'b000: 40ns 3'b001: 80ns 3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns

#### 18:16 Stroble pulse period

Access:

R/W Lock

Time period b/w two adjacent strobes to the primary FETs

3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)

| Value | Name      |  |
|-------|-----------|--|
| 001b  | [Default] |  |

#### 15:0 **PFET Ladder Step Sequence**

| Default Value: | 11111111111111111111111111111111111111 |
|----------------|--|
| Access:        | R/W Lock                               |

#### PFET Ladder STEP sequence

The PFET ladder has 16 steps, each represented by its corresponding bit in pfetIddrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.

The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]

Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal.

15'FFFFh: Ladder step (ladder\_sel) goes 0, 1, 2, ?.15.

15'FFF1h: Ladder step goes 0, 4, 5, 6,?15; Steps 1, 2, 3 are skipped.

15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped.

15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.



# **EU PAIR 2 Power Context Save request**

|              | EUP    | 2PGCTXREQ - EU PAI  | R 2 Po    | wer Conte | xt Save request |
|--------------|--------|---|-----------|-----------|-----------------|
| Register     | Space: | MMIO: 0/2/0   |           |           |                 |
|              |        |   |           |           |                 |
| Source:      |        | BSpec   |           |           |                 |
| Size (in l   | oits): | 32  |           |           |                 |
| Address      |        | 24704h  |           |           |                 |
| <b>DWord</b> | Bit    |   | Des       | cription  |                 |
| 0            | 31:16  | Message Mask  |           |           |                 |
|              |        | Access:   |           |           | RO              |
|              |        | Message Mask bots for lower 16 b  | its       |           |                 |
|              | 15:10  | Reserved  |           |           |                 |
|              |        | Access:   |           |           | RO              |
|              |        | Reserved  |           |           |                 |
|              | 9      | Power context save request  |           |           |                 |
|              |        | Access:   |           | R/W Set   |                 |
|              |        | Power Context Save Request  |           |           |                 |
|              |        | 1'b0 : Power context save is not be 1'b1 : Power context save is being  | •         | ed        |                 |
|              |        | CPUnit self-clears this bit upon sa   | •         |           |                 |
|              |        | •   | 1 3       |           |                 |
|              | 8:0    | Power Context Save request crd  | it count  |           |                 |
|              |        | Access:   |           | R/W       |                 |
|              |        | QWord Credits for Power Context Save Request  |           |           |                 |
|              |        | Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least)  Maximum Credits = 511: Unit may send 511 QWord pairs |           |           |                 |
|              |        | A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register  |           |           |                 |
|              |        | data. Note that the LRI header and END commands are 64-bits each (32-bit command followed   |           |           |                 |
|              |        | by 32-bit NOOP) and will consume  |           | d credit. |                 |
|              |        | Only valid with PWRCTX_SAVE_REC   | Q (Bit9). |           |                 |
|              |        |   |           |           |                 |



# **EU PAIR 2 Power Gate Control Request**

| E           | UP2    | PGCTLREQ - EU PAIR   | 2 Power Gate Control Request |  |
|-------------|--------|--|------------------------------|--|
| Register S  | Space: | MMIO: 0/2/0  |                              |  |
| Source:     |        | BSpec  |                              |  |
| Size (in bi | its)·  | 32   |                              |  |
| Address:    |        | 24700h   |                              |  |
| Clock Gat   | ina Me | ssages Register  |                              |  |
| DWord       | Bit    |  | Description                  |  |
| 0           | 31:16  | Message Mask   |                              |  |
|             |        | Access:  | RO                           |  |
|             |        | Message Mask   |                              |  |
|             |        | In order to write to bits 15:0, the corresponding message mask bits must be written. |                              |  |
|             |        | For example, for bit 14 to be set, bit   | 30 needs to be 1: 40004000   |  |
|             | 15:2   | Reserved   |                              |  |
|             |        | Access:  | RO                           |  |
|             |        | Reserved   |                              |  |
|             | 1      | CLK RST FWE Request  |                              |  |
|             |        | Access:  | R/W                          |  |
|             |        | EU PAIR 0 CLK RST FWE request:   |                              |  |
|             |        | '0' : Initiate power down sequence (   |                              |  |
|             |        | '1' : Initiate power up sequence ( clk   | /rst/fwe)                    |  |
|             | 0      | Power Gate Request   |                              |  |
|             |        | Access:  | R/W                          |  |
|             |        | EU PAIR 0 power well request:  |                              |  |
|             |        | '0' : Initiate Power Down request  |                              |  |
|             |        | '1' : Initiate Power UP req  |                              |  |
|             |        |  |                              |  |



# **EU PAIR 3 PGFET control register with lock**

| EU         | P3SI   | PCPFETCTL - EU PAIR 3  | <b>PGFET contro</b>        | ol register with lock                 |  |  |
|------------|--------|--|----------------------------|---------------------------------------|--|--|
| Register   | Space: | MMIO: 0/2/0  |                            |                                       |  |  |
|            |        |  |                            |                                       |  |  |
| Source:    | •      |  |                            |                                       |  |  |
| Size (in b | oits): | 32   |                            |                                       |  |  |
| Address:   |        | 24788h   |                            |                                       |  |  |
| DWord      | Bit    | Description  |                            |                                       |  |  |
| 0          | 31     | PFET Control Lock  |                            |                                       |  |  |
|            |        | Access:  | R/W Lock                   |                                       |  |  |
|            |        | 0 = Bits of EU PAIR 0 PGFETCTL registe   |                            |                                       |  |  |
|            |        | 1 = All bits of EU PAIR 0 PGFETCTL reg   |                            |                                       |  |  |
|            |        | Once written to 1, the lock is set and of These bits are not reset on FLR.   | cannot be cleared (i.e., v | writing a 0 will not clear the lock). |  |  |
|            |        |  |                            |                                       |  |  |
|            | 30:24  | Reserved   |                            |                                       |  |  |
|            |        | Access:  |                            | RO                                    |  |  |
|            |        | Reserved   |                            |                                       |  |  |
|            | 23     | Power Well Status  |                            |                                       |  |  |
|            |        |  |                            |                                       |  |  |
|            |        | Access:  |                            | RO                                    |  |  |
|            |        | 0 = Well is powered Down   |                            |                                       |  |  |
|            |        | 1 = Well is powered up<br>Once written to 1, the lock is set and of  | cannot be cleared (i.e. v  | writing a 0 will not clear the lock)  |  |  |
|            |        | These bits are not reset on FLR.   | carmot be creared (i.e.,   | mining a committee clear the recky.   |  |  |
|            | 22     | Powergood timer error  |                            |                                       |  |  |
|            | LL     | l owergood timer error   |                            |                                       |  |  |
|            |        | Access:  |                            | RO                                    |  |  |
|            |        | 0 = Well is powered Down   |                            |                                       |  |  |
|            |        | 1 = Well is powered up   |                            |                                       |  |  |
|            |        | Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR. |                            |                                       |  |  |
|            |        | These bits are not reset on FLK.   |                            |                                       |  |  |
|            | 21:19  | <b>Delay from enabling secondary PFE</b>   | Ts to power good.          |                                       |  |  |
|            |        | Default Value:   | 100                        | Db                                    |  |  |
|            |        | Access:  | R/\                        | W Lock                                |  |  |
|            |        | Delay from enabling secondary PFETs  | to power good              |                                       |  |  |



### **EUP3SPCPFETCTL - EU PAIR 3 PGFET control register with lock**

3'b000: 40ns 3'b001: 80ns 3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns

#### 18:16 Time period last primay pfet strobe to secondary pfet strobe

Access:

R/W Lock

Time period b/w two adjacent strobes to the primary FETs

3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)

| Value | Name      |  |
|-------|-----------|--|
| 001b  | [Default] |  |

#### 15:0 **PFET Ladder Step Sequence**

| Default Value: | 11111111111111111111111111111111111111 |
|----------------|--|
| Access:        | R/W Lock                               |

#### PFET Ladder STEP sequence

The PFET ladder has 16 steps, each represented by its corresponding bit in pfetIddrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.

The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]

Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal.

15'FFFFh: Ladder step (ladder\_sel) goes 0, 1, 2, ?.15.

15'FFF1h: Ladder step goes 0, 4, 5, 6,?15; Steps 1, 2, 3 are skipped.

15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped.

15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.



# **EU PAIR 3 Power Context Save request**

|            | EUP    | <b>3PGCTXREQ - EU PAIR</b>  | 3 Po   | wer Conte | xt Save request                 |  |
|------------|--------|---|--------|-----------|---------------------------------|--|
| Register   |        |   |        |           | •                               |  |
|            |        |   |        |           |                                 |  |
| Source:    |        | BSpec   |        |           |                                 |  |
| Size (in b | oits): | 32  |        |           |                                 |  |
| Address:   |        | 24784h  |        |           |                                 |  |
| DWord      | Bit    |   | Des    | cription  |                                 |  |
| 0          | 31:16  | Message Mask  |        |           |                                 |  |
|            |        | Access:   |        |           | RO                              |  |
|            |        | Message Mask bots for lower 16 bits   |        |           |                                 |  |
|            | 15:10  | Reserved  |        |           |                                 |  |
|            |        | Access:   |        |           | RO                              |  |
|            |        | Reserved  |        |           |                                 |  |
|            | 9      | Power context save request  |        |           |                                 |  |
|            |        | Access:   |        | R/W Set   |                                 |  |
|            |        | Power Context Save Request  |        |           |                                 |  |
|            |        | 1'b0 : Power context save is not being requested<br>1'b1 : Power context save is being requested  |        |           |                                 |  |
|            |        | CPUnit self-clears this bit upon sampling.  |        |           |                                 |  |
|            |        |   |        |           |                                 |  |
|            | 8:0    | Power Context Save request crdit c  | ount   |           |                                 |  |
|            |        | Access:   |        | R/W       | '                               |  |
|            |        | QWord Credits for Power Context Save Request  |        |           |                                 |  |
|            |        | Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least)  Maximum Credits = 511 : Unit may send 511 QWord pairs |        |           |                                 |  |
|            |        | A QWord pair is defined as a 32-bit re  |        |           | rresponding 32-bits of register |  |
|            |        | data. Note that the LRI header and EN   | _      |           |                                 |  |
|            |        | by 32-bit NOOP) and will consume or   |        | d credit. |                                 |  |
|            |        | Only valid with PWRCTX_SAVE_REQ (E  | 3it9). |           |                                 |  |
|            |        |   |        |           |                                 |  |



# **EU PAIR 3 Power Down FSM control register with lock**

| EUP3       | EUP3SPCPOWERDNFSMCTL - EU PAIR 3 Power Down FSM control |   |  |  |  |
|------------|---|---|--|--|--|
|            |   |   | register with lock   |  |  |
| Register   | Space:  | MMIO: 0/2/0   |  |  |  |
| Source:    |   | BSpec   |  |  |  |
| Size (in b | its):   | 32  |  |  |  |
| Address:   |   | 24790h  |  |  |  |
| DWord      | Bit   |   | Description  |  |  |
| 0          | 31  | power down control Loc  | k  |  |  |
|            |   | Access:   | R/W Lock   |  |  |
|            |   | 1 = All bits of EU PAIR 0 F   | VERDNFSMCTL register are R/W POWERDNFSMCTL register are RO ( including this lock bit )  k is set and cannot be cleared (i.e., writing a 0 will not clear the lock).  n FLR.  |  |  |
| -          | 30:13   | Reserved  |  |  |  |
|            |   | Access:   | RO   |  |  |
|            |   | Reserved  | <u>'</u>   |  |  |
| -          | 12  | Leave firewall disabled   |  |  |  |
|            |   | Access:   | R/W Lock   |  |  |
|            |   | pretend to complete the Encodings:  0 = Default mode, i.e fired flows | will not firewall the gated domain for a power down flow. But it will flow with PM  vall gated domain to ungated domain crossing during power down  d, i.e dont firewall the gated domain, but complete logical flow |  |  |
| -          | 11  | Leave reset de-asserted   |  |  |  |
|            |   | Access:   | R/W Lock   |  |  |
|            |   | the flow with PM<br>Encodings:<br>0 = Default mode, i.e asse          | will not assert reset for power off flow. But it will pretend to complete ert resets during power down flows ed mode, i.e dont assert reset, but complete logical flow   |  |  |
| -          | 10  | Leave CLKs ON   |  |  |  |
|            |   | Access:   | R/W Lock   |  |  |



#### **EUP3SPCPOWERDNFSMCTL - EU PAIR 3 Power Down FSM control** register with lock When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM **Encodings:** 0 = Default mode, i.e gate clocks during power down flows 1 = Leave CLKS ON mode, i.e dont clock gate, but complete logical flow 9 **Leave FET On** R/W Lock Access: When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM **Encodings:** 0 = Default mode, i.e power off fets during power down flows 1 = Leave ON mode, i.e dont power off pfet, but complete logical flow 8:6 Power Down state 3 Default Value: 010b R/W Lock Access: This will be the 3rd state before power is turned OFF in the well **Encodinas:** 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default: Gate Clocks 5:3 Power Down state 2 Default Value: 001b R/W Lock This will be the 2nd state before power is turned OFF in the well **Encodinas:** 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks1xx = Rsvd for future Default: Firewall ON 2:0 Power Down state 1 Default Value: 000b Access: R/W Lock This will be the 1st state before power is turned OFF in the well **Encodings:**

000 = Assert Reset



# **EUP3SPCPOWERDNFSMCTL** - **EU PAIR** 3 Power Down **FSM** control register with lock

001 = Firewall ON

010 = Gate clocks 1xx = Rsvd for future

Default : Assert Reset



# **EU PAIR 3 Power Gate Control Request**

| E                 | UP3     | PGCTLREQ - EU PAIR 3 Po                       | ower Gate Control Request |
|-------------------|---------|---|---------------------------|
| Register Space: M |         | MMIO: 0/2/0                                   |                           |
|                   |         |   |                           |
| Source:           |         | BSpec   |                           |
| Size (in bi       | ts):    | 32  |                           |
| Address:          |         | 24780h  |                           |
| Clock Gat         | ing Mes | ssages Register                               |                           |
| DWord             | Bit     | τ   | Description               |
| 0                 | 31:16   | Message Mask                                  |                           |
|                   |         | Access:                                       | RO                        |
|                   |         | Message Mask                                  |                           |
|                   |         | In order to write to bits 15:0, the correspor |                           |
|                   |         | For example, for bit 14 to be set, bit 30 nee | eds to be 1: 40004000     |
|                   | 15:2    | Reserved                                      |                           |
|                   |         | Access:                                       | RO                        |
|                   |         | Reserved                                      |                           |
|                   | 1       | CLK RST FWE Request                           |                           |
|                   |         | Access:                                       | R/W                       |
|                   |         | EU PAIR 0 CLK RST FWE request:                |                           |
|                   |         | '0' : Initiate power down sequence ( clk/rst  |                           |
|                   |         | '1' : Initiate power up sequence ( clk/rst/fw | e)                        |
|                   | 0       | Power Gate Request                            |                           |
|                   |         | Access:                                       | R/W                       |
|                   |         | EU PAIR 0 power well request:                 |                           |
|                   |         | '0' : Initiate Power Down request             |                           |
|                   |         | '1' : Initiate Power UP req                   |                           |
|                   |         |   |                           |



# **EU PAIR 3 Power on FSM control register with lock**

| EUP:            | 3SPC | CPOWERUPFSM(  | CTL - EU PAIR 3 P   | ower on FSM co              | ntrol |
|-----------------|------|---|---|-----------------------------|-------|
|                 |      | re  | gister with lock  |                             |       |
| Register Space: |      | MMIO: 0/2/0   |   |                             |       |
| Source:         |      | BSpec   |   |                             |       |
| Size (in bits   | s):  | 32  |   |                             |       |
| Address:        |      | 2478Ch  |   |                             |       |
| DWord           | Bit  |   | Description   |                             |       |
| 0               | 31   | power up control Lock   |   |                             |       |
|                 |      | Access:   | R/W Lock  |                             |       |
|                 |      | 1 = All bits of EU PAIR 0 P   | VERUPFSMCTL register are R/\ POWERUPFSMCTL register are k is set and cannot be cleared n FLR. | RO (including this lock bit |       |
|                 | 30:9 | Reserved  |   |                             |       |
|                 |      | Access:   |   | RO                          |       |
|                 |      | Reserved  |   |                             |       |
|                 | 8:6  | Power UP state 3  |   |                             |       |
|                 |      | Default Value:  |   | 010b                        |       |
|                 |      | Access:   |   | R/W Lock                    |       |
|                 |      | This will be the 3rd state at Encodings:  000 = Clock Ungate  001 = Firewall OFF  010 = De-assert resets  1xx = Rsvd for future  Default - De-assert resets  3'b000: 10ns (or 1 bclk) | after power is turned ON in th  | e well                      |       |
|                 | 5:3  | Power UP state 2  | 1   |                             |       |
|                 |      | Default Value:  |   | 001b                        |       |
|                 |      | Access:   |   | R/W Lock                    |       |
|                 |      | This will be the 2nd state<br>Encodings:<br>000 = Clock Ungate<br>001 = Firewall OFF<br>010 = De-assert resets  | after power is turned ON in th  | e well                      |       |



# **EUP3SPCPOWERUPFSMCTL - EU PAIR 3 Power on FSM control**

|     | register with lock  |                       |  |  |
|-----|---|-----------------------|--|--|
|     | 1xx = Rsvd for future<br>Default - Firewall OFF   |                       |  |  |
| 2:0 | Power UP state 1  |                       |  |  |
|     | Default Value:  | 000Ь                  |  |  |
|     | Access:   | R/W Lock              |  |  |
|     | This will be the 1st state after power is Encodings:  000 = Clock Ungate  001 = Firewall OFF  010 = De-assert resets  1xx = Rsvd for future  Default - Clock Ungate | turned ON in the well |  |  |



### **Exec-List Context Offset**

|                 | CXT_EL_OFFSET - Exec-List Context Offset |
|-----------------|--|
| Register Space: | MMIO: 0/2/0                              |
|                 |  |
| Source:         | BSpec                                    |
| Access:         | R/W                                      |
| Size (in bits): | 32                                       |
| Address:        | 021ACh-021AFh                            |
| Name:           | Exec-List Context Offset                 |
| ShortName:      | CXT_EL_OFFSET_RCSUNIT                    |
| Address:        | 181ACh-181AFh                            |
| Name:           | Exec-List Context Offset                 |
| ShortName:      | CXT_EL_OFFSET_POCSUNIT                   |
| Address:        | 221ACh-221AFh                            |
| Name:           | Exec-List Context Offset                 |
| ShortName:      | CXT_EL_OFFSET_BCSUNIT                    |
| Address:        | 1C01ACh-1C01AFh                          |
| Name:           | Exec-List Context Offset                 |
| ShortName:      | CXT_EL_OFFSET_VCSUNIT0                   |
| Address:        | 1C41ACh-1C41AFh                          |
| Name:           | Exec-List Context Offset                 |
| ShortName:      | CXT_EL_OFFSET_VCSUNIT1                   |
| Address:        | 1C81ACh-1C81AFh                          |
| Name:           | Exec-List Context Offset                 |
| ShortName:      | CXT_EL_OFFSET_VECSUNIT0                  |
| Address:        | 1D01ACh-1D01AFh                          |
| Name:           | Exec-List Context Offset                 |
| ShortName:      | CXT_EL_OFFSET_VCSUNIT2                   |
| Address:        | 1D41ACh-1D41AFh                          |
| Name:           | Exec-List Context Offset                 |
| ShortName:      | CXT_EL_OFFSET_VCSUNIT3                   |
| Address:        | 1D81ACh-1D81AFh                          |
| Name:           | Exec-List Context Offset                 |
| ShortName:      | CXT_EL_OFFSET_VECSUNIT1                  |
| Address:        | 1E01ACh-1E01AFh                          |



|                       | CXT_EL_OFFSET - Exec-List Context Offset   |
|-----------------------|--|
| Name:                 | Exec-List Context Offset   |
| ShortName:            | CXT_EL_OFFSET_VCSUNIT4   |
| Address:              | 1E41ACh-1E41AFh  |
| Name:                 | Exec-List Context Offset   |
| ShortName:            | CXT_EL_OFFSET_VCSUNIT5   |
| Address:              | 1E81ACh-1E81AFh  |
| Name:                 | Exec-List Context Offset   |
| ShortName:            | CXT_EL_OFFSET_VECSUNIT2  |
| Address:              | 1F01ACh-1F01AFh  |
| Name:                 | Exec-List Context Offset   |
| ShortName:            | CXT_EL_OFFSET_VCSUNIT6   |
| Address:              | 1F41ACh-1F41AFh  |
| Name:                 | Exec-List Context Offset   |
| ShortName:            | CXT_EL_OFFSET_VCSUNIT7   |
| Address:              | 1F81ACh-1F81AFh  |
| Name:                 | Exec-List Context Offset   |
| ShortName:            | CXT_EL_OFFSET_VECSUNIT3  |
| This register provide | des the layout format of LRCA in Exec-List mode of scheduling. Each field represents its |

This register provides the layout format of LRCA in Exec-List mode of scheduling. Each field represents its location in 4KB offset from LRCA base address. Register gets initialized to default value coming out of reset. SW must not program this register.

| DWord | Bit   |                                 | Description |
|-------|-------|---------------------------------|-------------|
| 0     | 31:24 | Reserved                        |             |
|       |       | Format:                         | MBZ         |
|       | 23:20 | <b>CSFE Engine Context Size</b> |             |
|       |       | Value                           | Name        |
|       |       | 6h                              | [Default]   |
|       | 19:16 | Ring Context Offset             |             |
|       |       | Default Value:                  | 1h          |
|       | 15:13 | Ring Context Size               |             |
|       |       | Value                           | Name        |
|       |       | 5h                              | [Default]   |
|       | 12:4  | Reserved                        |             |
|       |       | Format:                         | MBZ         |
|       | 3:0   | PerProcess HW Status Page       | Offset      |
|       |       | Default Value:                  | 0h          |



### **Execlist Control Register**

**EXECLIST\_CONTROL** - Execlist Control Register

Register Space: MMIO: 0/2/0

Source: BSpec
Access: WO
Size (in bits): 32

Address: 02550h-02553h
Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_RCSUNIT

Address: 18550h-18553h Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_POCSUNIT

Address: 22550h-22553h
Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_BCSUNIT

Address: 1C0550h-1C0553h
Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_VCSUNIT0

Address: 1C4550h-1C4553h
Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_VCSUNIT1

Address: 1C8550h-1C8553h Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_VECSUNIT0

Address: 1D0550h-1D0553h
Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_VCSUNIT2



**EXECLIST\_CONTROL - Execlist Control Register** 

Address: 1D4550h-1D4553h Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_VCSUNIT3

Address: 1D8550h-1D8553h
Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_VECSUNIT1

Address: 1E0550h-1E0553h Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_VCSUNIT4

Address: 1E4550h-1E4553h Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_VCSUNIT5

Address: 1E8550h-1E8553h
Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_VECSUNIT2

Address: 1F0550h-1F0553h
Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_VCSUNIT6

Address: 1F4550h-1F4553h Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_VCSUNIT7

Address: 1F8550h-1F8553h Name: EXECLIST CONTROL

ShortName: EXECLIST\_CONTROL\_VECSUNIT3

| DWord | Bit  | Description  |
|-------|------|--|
| 0     | 31:3 | Reserved   |
|       | 2    | Use HW Element Pointer   |
|       |      | HW element pointer gets saved on a context getting preempted due to Preempt to Idle (indicates |



### **EXECLIST\_CONTROL** - Execlist Control Register

the element number of the preempted context in the EQ). On a load following Preempt to Idle SW can set "Use Element Pointer" to indicate HW to resume from the element on which preemption has occurred due to Preempt to Idle, not setting "Use Element Pointer" will result in HW executing from Element-0.

- UseHWElementPointer = 1: HW saves its position in the N deep execution Q across any C6 events. When HW sees Load + UseHWElementPointer, HW will restart execution at the element pointed to by the Element Pointer.
  - This usage is only expected post a PreemptToldle message, and is independent of C6 entry-exit in between PreemptToldle and Load.
  - Load+UseHWElementPointer on the first load (out of reset) will cause execution to begin at the first valid element in the Q
  - Load+UseHWElementPointer without a preceding PreemptToldle (i.e. when trying to Preempt a currently running Q) will cause undefined behaviour.
- o UseHWElementPointer = 0 : HW begins execution at the first valid element in the Q.

#### 1 Preempt to Idle

When SW writes a 1 to this bit, HW will immediately copy the contents of the Execution queue into the Submission queue. HW will preempt the executing context on appropriate preemption boundary, saves state and invalidates all the pending elements of the execution queue to be executed. HW saves the element pointer of the EQ on which it got preempted (indicates the element number of the preempted context in the EQ), element pointer is power context save/restored by HW. This forces HW to go idle triggering idle sequence for power management. A Preempt-to-idle message must be followed by a Load message to resume operation. This Load message may occur before or after a power gating/C6 sequence

#### 0 Load

Writing to the Load bit triggers HW to sample Submission Queue (SQ) to Execution Queue (EQ) and start executing from Element-0 of Execution Queue. Doing a Load during an ongoing execution of an context will result in preemption and the new submission queue gets sampled to Execution Queue, however HW will not start executing from the newly updated Execution Queue until the preempted context is completely saved. Multiple loads occurring during the preemption of an executing context will result in EQ getting updated multiple times with the SQ and engine will only execute the most up to date EQ available upon completion of the preemption.



### **Execlist Status**

| EXECLIST_STATUS - Execlist Status |                           |  |  |
|-----------------------------------|---------------------------|--|--|
| Register Space:                   | MMIO: 0/2/0               |  |  |
| Course                            | DCmag                     |  |  |
| Source:                           | BSpec                     |  |  |
| Access:<br>Size (in bits):        | RO<br>64                  |  |  |
|                                   |                           |  |  |
| Address:                          | 02234h-0223Bh             |  |  |
| Name:                             | RCS Execlist Status       |  |  |
| ShortName:                        | EXECLIST_STATUS_RCSUNIT   |  |  |
| Address:                          | 18234h-1823Bh             |  |  |
| Name:                             | RCS Execlist Status       |  |  |
| ShortName:                        | EXECLIST_STATUS_POCSUNIT  |  |  |
| Address:                          | 22234h-2223Bh             |  |  |
| Name:                             | RCS Execlist Status       |  |  |
| ShortName:                        | EXECLIST_STATUS_BCSUNIT   |  |  |
| Address:                          | 1C0234h-1C023Bh           |  |  |
| Name:                             | RCS Execlist Status       |  |  |
| ShortName:                        | EXECLIST_STATUS_VCSUNIT0  |  |  |
| Address:                          | 1C4234h-1C423Bh           |  |  |
| Name:                             | RCS Execlist Status       |  |  |
| ShortName:                        | EXECLIST_STATUS_VCSUNIT1  |  |  |
| Address:                          | 1C8234h-1C823Bh           |  |  |
| Name:                             | RCS Execlist Status       |  |  |
| ShortName:                        | EXECLIST_STATUS_VECSUNIT0 |  |  |
| Address:                          | 1D0234h-1D023Bh           |  |  |
| Name:                             | RCS Execlist Status       |  |  |
| ShortName:                        | EXECLIST_STATUS_VCSUNIT2  |  |  |
| Address:                          | 1D4234h-1D423Bh           |  |  |
| Name:                             | RCS Execlist Status       |  |  |
| ShortName:                        | EXECLIST_STATUS_VCSUNIT3  |  |  |
| Address:                          | 1D8234h-1D823Bh           |  |  |
| Name:                             | RCS Execlist Status       |  |  |
| ShortName:                        | EXECLIST_STATUS_VECSUNIT1 |  |  |



| EXECLIST_STATUS - Execlist Status |  |  |  |
|-----------------------------------|--|--|--|
| Address:                          | 1E0234h-1E023Bh  |  |  |
| Name:                             | RCS Execlist Status  |  |  |
| ShortName:                        | EXECLIST_STATUS_VCSUNIT4   |  |  |
| Address:                          | 1E4234h-1E423Bh  |  |  |
| Name:                             | RCS Execlist Status  |  |  |
| ShortName:                        | EXECLIST_STATUS_VCSUNIT5   |  |  |
| Address:                          | 1E8234h-1E823Bh  |  |  |
| Name:                             | RCS Execlist Status  |  |  |
| ShortName:                        | EXECLIST_STATUS_VECSUNIT2  |  |  |
| Address:                          | 1F0234h-1F023Bh  |  |  |
| Name:                             | RCS Execlist Status  |  |  |
| ShortName:                        | EXECLIST_STATUS_VCSUNIT6   |  |  |
| Address:                          | 1F4234h-1F423Bh  |  |  |
| Name:                             | RCS Execlist Status  |  |  |
| ShortName:                        | EXECLIST_STATUS_VCSUNIT7   |  |  |
| Address:                          | 1F8234h-1F823Bh  |  |  |
| Name:                             | RCS Execlist Status  |  |  |
| ShortName:                        | EXECLIST_STATUS_VECSUNIT3  |  |  |
| This register con                 | tains the pointers and full indicator for the Execlist Queue and the context ID of the currently |  |  |

This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED).

| Programming Notes  | Source     |
|--|------------|
| This register functionality is not supported and must not be programmed for Position command | PositionCS |
| streamer.  |            |

| <b>DWord</b> | Bit   | Description   |     |  |  |
|--------------|-------|---|-----|--|--|
| 0            | 63:32 | Current Context ID  |     |  |  |
|              |       | Format: U32   |     |  |  |
|              |       | Contains the context ID of the currently running context.   |     |  |  |
|              | 31    | Reserved  |     |  |  |
|              |       |   |     |  |  |
|              |       | Format:   | MBZ |  |  |
|              | 30    | Pending Load  |     |  |  |
|              |       |   |     |  |  |
| Format: U1   |       | U1  |     |  |  |
|              |       | When set indicates the Load of SQ to EQ is complete. Hardware is in the process of making first valid element of the EQ to be active (executing). |     |  |  |



| 29:28    | Reserved  |              |                          |
|----------|---|--------------|--------------------------|
|          | Format:   |              | MBZ                      |
| 27       | Arbitration Enable  |              |                          |
|          | _   |              |                          |
|          | Format:   |              | U1                       |
|          | This field reflects the Arbitration Flag set by the Streamer.   | ne MI_AKB_C  | IN_OFF command in Comman |
| 26:12    | Last Context Switch Reason  |              |                          |
|          |   |              |                          |
|          | Access:   |              | R/W                      |
|          | Format:   |              | U15                      |
|          | _   |              |                          |
|          | Description   |              |                          |
|          | This field contains the switch reason for the last context to switch away, as captured in the Context Status Dword, bits 8:0. |              |                          |
|          | Programming Notes   |              |                          |
|          | This field should not written by SW.  |              |                          |
| 11:8     | Active Context Offset   |              |                          |
|          |   |              |                          |
|          | When Active Context field is set, this field indicates the active context offset within the exequeue.                         |              |                          |
|          |   |              |                          |
| 7        | Active Context  |              |                          |
| 7        |   |              |                          |
| 7        | When set indicates there is an active context   | being execut | ed in hardware.          |
| 7<br>6:5 |   | being execut | ed in hardware.          |
|          | When set indicates there is an active context   | being execut | ed in hardware.          |
|          | When set indicates there is an active context   | being execut | ed in hardware.<br>MBZ   |
|          | When set indicates there is an active context  Reserved   | being execut |                          |
| 6:5      | When set indicates there is an active context  Reserved  Format:  | being execut |                          |
| 6:5      | When set indicates there is an active context  Reserved  Format:  |              | MBZ                      |



|   | EXECLIST_STATUS - Execlist Status   |  |  |
|---|---|--|--|
|   | Indicates there is an active context or a pending context or a pending load in  | progress.                                |  |
| 2 | Preempt to Idle Pending   |  |  |
|   | Preempt to Idle Pending: HW has received Preempt to Idle load request from the scheduler and hardware is in the process of switching out the active context if any to force HW go IDLE.   |  |  |
| 1 | Two Pending Load's  |  |  |
|   | Indicates there are two pending loads in HW, (n-1)th load's first valid elemen by HW to be made active and the Nth load's first valid element will be considerative. This situation will arise when Nth load happens while (N-1)th load is per Any further Load (N+1) occurring while this bit is set will result in overwriting that is Nth SQ load contents will never be seen by hardware. | ered once (N-1)th is ending in hardware. |  |
| 0 | Execution Queue Invalid   |  |  |
|   | Default Value:  | 1h                                       |  |
|   | There are no contexts available in Execution Queue to be executed. There are (including Preempt To Idle) to be processed by the hardware. Scheduler can be set before doing a load of SQ to avoid preemption of any active contexts in  | ook for this bit to                      |  |



#### **Execlist Submission Queue Contents**

**EXECLIST SQ CONTENTS - Execlist Submission Queue Contents** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 512
Trusted Type: 1

Address: 02510h-0254Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_RCSUNIT

Address: 18510h-1854Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_POCSUNIT

Address: 22510h-2254Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_BCSUNIT

Address: 1C0510h-1C054Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_VCSUNIT0

Address: 1C4510h-1C454Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_VCSUNIT1

Address: 1C8510h-1C854Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_VECSUNIT0

Address: 1D0510h-1D054Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_VCSUNIT2



### **EXECLIST\_SQ\_CONTENTS - Execlist Submission Queue Contents**

Address: 1D4510h-1D454Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_VCSUNIT3

Address: 1D8510h-1D854Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_VECSUNIT1

Address: 1E0510h-1E054Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_VCSUNIT4

Address: 1E4510h-1E454Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_VCSUNIT5

Address: 1E8510h-1E854Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_VECSUNIT2

Address: 1F0510h-1F054Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_VCSUNIT6

Address: 1F4510h-1F454Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_VCSUNIT7

Address: 1F8510h-1F854Fh

Name: EXECLIST SQ CONTENTS

ShortName: EXECLIST\_SQ\_CONTENTS\_VECSUNIT3

Contents of submission queue from Element-0 to Element-7.

All "Element\* Low Dword" have the format of the Bits[31:0] of the "Context Descriptor" definition.



### **EXECLIST\_SQ\_CONTENTS - Execlist Submission Queue Contents**

All "Element\* HighDword" have the format of the Bits[63:32] of the "Context Descriptor" definition. **DWord** Bit **Description** 0 31:0 **Element 0 Low DWord** Format: U32 1 31:0 **Element 0 High DWord** U32 Format: 2 31:0 **Element 1 Low DWord** U32 Format: 3 31:0 **Element 1 High DWord** Format: U32 4 31:0 **Element 2 Low DWord** U32 Format: 5 31:0 **Element 2 High DWord** U32 Format: 6 31:0 **Element 3 Low DWord** U32 Format: 7 31:0 **Element 3 High DWord** U32 Format: 8 31:0 **Element 4 Low DWord** Format: U32 9 31:0 **Element 4 High DWord** U32 Format: 10 31:0 **Element 5 Low DWord** U32 Format: 11 31:0 **Element 5 High DWord** U32 Format: 12 **Element 6 Low DWord** 31:0 U32 Format: **Element 6 High DWord** 13 31:0 U32 Format: 14 31:0 **Element 7 Low DWord** U32 Format: 15 31:0 **Element 7 High DWord** Format: U32



### **Execlist Submit Port Register**

| <b>EXECLIST</b> | <b>SUBMITPORT -</b> | <b>Execlist Submit</b> | <b>Port Register</b> |
|-----------------|---------------------|------------------------|----------------------|
|                 |                     |                        |                      |

Register Space: MMIO: 0/2/0

Source: BSpec
Access: WO
Size (in bits): 32

Address: 02230h-02233h

Name: Execlist Submit Port Register
ShortName: EXECLIST\_SUBMITPORT\_RCSUNIT

Address: 18230h-18233h

Name: Execlist Submit Port Register

ShortName: EXECLIST\_SUBMITPORT\_POCSUNIT

Address: 22230h-22233h

Name: Execlist Submit Port Register

ShortName: EXECLIST\_SUBMITPORT\_BCSUNIT

Address: 1C0230h-1C0233h

Name: Execlist Submit Port Register

ShortName: EXECLIST\_SUBMITPORT\_VCSUNIT0

Address: 1C4230h-1C4233h

Name: Execlist Submit Port Register

ShortName: EXECLIST\_SUBMITPORT\_VCSUNIT1

Address: 1C8230h-1C8233h

Name: Execlist Submit Port Register

ShortName: EXECLIST SUBMITPORT VECSUNITO

Address: 1D0230h-1D0233h

Name: Execlist Submit Port Register

ShortName: EXECLIST\_SUBMITPORT\_VCSUNIT2

Address: 1D4230h-1D4233h

Name: Execlist Submit Port Register

ShortName: EXECLIST\_SUBMITPORT\_VCSUNIT3

Address: 1D8230h-1D8233h

Name: Execlist Submit Port Register

ShortName: EXECLIST\_SUBMITPORT\_VECSUNIT1



ShortName:

| EXECL      | IST_SUBMITPORT - Execlist Submit Port Register |
|------------|--|
| Address:   | 1E0230h-1E0233h                                |
| Name:      | Execlist Submit Port Register                  |
| ShortName: | EXECLIST_SUBMITPORT_VCSUNIT4                   |
| Address:   | 1E4230h-1E4233h                                |
| Name:      | Execlist Submit Port Register                  |
| ShortName: | EXECLIST_SUBMITPORT_VCSUNIT5                   |
| Address:   | 1E8230h-1E8233h                                |
| Name:      | Execlist Submit Port Register                  |
| ShortName: | EXECLIST_SUBMITPORT_VECSUNIT2                  |
| Address:   | 1F0230h-1F0233h                                |
| Name:      | Execlist Submit Port Register                  |
| ShortName: | EXECLIST_SUBMITPORT_VCSUNIT6                   |
| Address:   | 1F4230h-1F4233h                                |
| Name:      | Execlist Submit Port Register                  |
| ShortName: | EXECLIST_SUBMITPORT_VCSUNIT7                   |
| Address:   | 1F8230h-1F8233h                                |
| Name:      | Execlist Submit Port Register                  |

ELSP provides a mechanism to load the elements of the Submission Queue in a cyclic order starting from Element-0 to Element-7. Consecutive writes to ELSP results in progressively updating lower dword followed by upper dword of successive elements starting from Element-0 to Element7. On reaching upper dword of Element-7 it wraps back to lower dword of Element-0.

EXECLIST\_SUBMITPORT\_VECSUNIT3

Example: The first dword write to ELSP results in updating the lower dword of Element-0 and the following write updates the upper dword of Element-0 and the following write updates the lower dword of Element-1 and so on, on updating upper dword of Element-7 it wraps back to lower dword of Element-0.

| DWord | Bit  | Description  |  |  |
|-------|------|--|--|--|
| 0     | 31:0 | Context Descriptor DW  |  |  |
|       |      | Format: Context Descriptor   |  |  |
|       |      | See "Context Descriptor Format" for format. The element that this DW is submitted as an whether it is the high DW or the low DW is determined by order. This register must be wr 16 times in order to write to all the eight elments of an Submission Queue. |  |  |



# **Execute Condition Code Register**

|                 | EXCC - Execute Condition Code Register |
|-----------------|--|
| Register Space: | MMIO: 0/2/0                            |
|                 |  |
| Source:         | BSpec                                  |
| Access:         | R/W                                    |
| Size (in bits): | 32                                     |
| Trusted Type:   | 1                                      |
| Address:        | 02028h-0202Bh                          |
| Name:           | Execute Condition Code Register        |
| ShortName:      | EXCC_RCSUNIT                           |
| Address:        | 18028h-1802Bh                          |
| Name:           | Execute Condition Code Register        |
| ShortName:      | EXCC_POCSUNIT                          |
| Address:        | 22028h-2202Bh                          |
| Name:           | Execute Condition Code Register        |
| ShortName:      | EXCC_BCSUNIT                           |
| Address:        | 1C0028h-1C002Bh                        |
| Name:           | Execute Condition Code Register        |
| ShortName:      | EXCC_VCSUNIT0                          |
| Address:        | 1C4028h-1C402Bh                        |
| Name:           | Execute Condition Code Register        |
| ShortName:      | EXCC_VCSUNIT1                          |
| Address:        | 1C8028h-1C802Bh                        |
| Name:           | Execute Condition Code Register        |
| ShortName:      | EXCC_VECSUNIT0                         |
| Address:        | 1D0028h-1D002Bh                        |
| Name:           | Execute Condition Code Register        |
| ShortName:      | EXCC_VCSUNIT2                          |
| Address:        | 1D4028h-1D402Bh                        |
| Name:           | Execute Condition Code Register        |
| ShortName:      | EXCC_VCSUNIT3                          |
| Address:        | 1D8028h-1D802Bh                        |
| Name:           | Execute Condition Code Register        |



|                   | EXCC - Execute Condition Code Register   |
|-------------------|--|
| ShortName:        | EXCC_VECSUNIT1   |
| Address:          | 1E0028h-1E002Bh  |
| Name:             | Execute Condition Code Register  |
| ShortName:        | EXCC_VCSUNIT4  |
| Address:          | 1E4028h-1E402Bh  |
| Name:             | Execute Condition Code Register  |
| ShortName:        | EXCC_VCSUNIT5  |
| Address:          | 1E8028h-1E802Bh  |
| Name:             | Execute Condition Code Register  |
| ShortName:        | EXCC_VECSUNIT2   |
| Address:          | 1F0028h-1F002Bh  |
| Name:             | Execute Condition Code Register  |
| ShortName:        | EXCC_VCSUNIT6  |
| Address:          | 1F4028h-1F402Bh  |
| Name:             | Execute Condition Code Register  |
| ShortName:        | EXCC_VCSUNIT7  |
| Address:          | 1F8028h-1F802Bh  |
| Name:             | Execute Condition Code Register  |
| ShortName:        | EXCC_VECSUNIT3   |
| This register con | ntains user defined and hardware generated conditions that are used by MI_WAIT_FOR_EVENT |

This register contains user defined and hardware generated conditions that are used by MI\_WAIT\_FOR\_EVENT commands. An MI\_WAIT\_FOR\_EVENT instruction excludes the executing ring from arbitration if the selected event evaluates to a 1, while instruction is discarded if the condition evaluates to a 0. Once excluded a ring is enabled into arbitration when the selected condition evaluates to a 0. This register also contains control for the invalidation of indirect state pointers on context restore.

| DWord   | Bit   | Description   |      |  |
|---------|-------|---|------|--|
| 0       | 31:16 | Mask  |      |  |
|         |       | Access:   | WO   |  |
| Format: |       | Format:   | Mask |  |
|         |       | These bits serves as a write enable for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s. |      |  |
|         | 15    | Context Wait for V-blank on Pipe-D  |      |  |
|         |       |   |      |  |
|         |       | This field when set indicates the corresponding with "Display Pipe C Vertical Blank Wait Enable" be accessed by SW.   |      |  |



| 14   | <b>Context Wait for V-blank on Pipe-C</b>  |     |  |
|------|--|-----|--|
|      | Source: RenderCS, BlitterCS  |     |  |
|      | This field when set indicates the corresponding corwith "Display Pipe C Vertical Blank Wait Enable" set be accessed by SW.   |     |  |
| 13   | Context Wait for V-blank on Pipe-B   |     |  |
|      | Source: RenderCS, BlitterCS  |     |  |
|      | This field when set indicates the corresponding context has executed MI_WAIT_FOR_EVENT with "Display Pipe B Vertical Blank Wait Enable" set. This is an internal HW flag and should not be accessed by SW. |     |  |
| 12   | Context Wait for V-blank on Pipe-A   |     |  |
|      | Source: RenderCS, BlitterCS  |     |  |
|      | This field when set indicates the corresponding corwith "Display Pipe A Vertical Blank Wait Enable" set.   |     |  |
|      | be accessed by SW.   |     |  |
| 11:5 | ,  |     |  |
| 11:5 | ,  | MBZ |  |
| 11:5 | Reserved Format:   | MBZ |  |



### **FAULT\_TLB\_RD\_DATA0** Register

| FAUL            | Γ_TLB_R | D_DATA0 - FA                  | ULT_TLB_RD_D | ATA0 Register |
|-----------------|---------|-------------------------------|--------------|---------------|
| Register Space: | MMIO: 0 | MMIO: 0/2/0                   |              |               |
| Source:         | BSpec   |                               |              |               |
| Size (in bits): | 32      |                               |              |               |
| Address:        | 04B10h  |                               |              |               |
| DWord           | Bit     |                               | Description  |               |
| 0               | 31:0    | FAULT_TLB_READ_DATA0 Register |              |               |
|                 |         | Default Value:                | 000          | 00000h        |
|                 |         | Access:                       | RO           |               |
|                 |         | Fault cycle Virtual addre     | ess [43:12]  |               |



# **FAULT\_TLB\_RD\_DATA1** Register

| FAUL            | T_TLE | B_RD_DATA1 - FAULT_TL                               | .B_RD_DATA1 Register |
|-----------------|-------|---|----------------------|
| Register Space: | ММ    | IO: 0/2/0   | _                    |
| Source:         | BSp   | o.c   |                      |
| Size (in bits): | 32    |   |                      |
| Address:        | 04B   | 14h   |                      |
| DWord           | Bit   | 1   | escription           |
| 0               | 31:9  | Reserved  | escription           |
| U               | 31.9  | Default Value:                                      | 000000h              |
|                 |       | Access:   | RO                   |
| -               | 0.7   |   | NO                   |
|                 | 8:7   | TLB Entry Page Size  Default Value:                 | 00b                  |
|                 |       |   |                      |
|                 |       | Access:<br>2'b00 - 4k, 2'b01 - 64k, 2'b10 - 2M, 2'b | RO                   |
|                 |       | 2 DOU - 4K, 2 DOT - 64K, 2 DTO - 2IVI, 2 L          | )11 - IG             |
|                 | 6     | TLB Entry Present                                   |                      |
|                 |       | Default Value:                                      | 0h                   |
|                 |       | Access:   | RO                   |
|                 |       | 1'b1 - Present, 1'b0 - Not Present                  | ·                    |
|                 | 5     | TLB Entry Valid                                     |                      |
|                 |       | Default Value:                                      | 0h                   |
|                 |       | Access:   | RO                   |
|                 |       | 1'b1 - Valid, 1'b0 - Not Valid                      | ,                    |
|                 | 4     | Cycle GTT Sel                                       |                      |
|                 |       | Default Value:                                      | 0h                   |
|                 |       | Access:   | RO                   |
|                 |       | Cycle GTT SEL (1-GGTT Cycle, 0-PPGTT                | Cycle)               |
|                 | 3:0   | Address   |                      |
|                 |       | Default Value:                                      | 0000b                |
|                 |       | Access:   | RO                   |
|                 |       | Bit[3:0] Fault cycle Virtual address [47:4          | 4]                   |
|                 |       |   |                      |



#### **Fault Mode Control**

|                             | FLTMODECTL - Fault Mode Control |  |                                     |     |  |
|-----------------------------|---------------------------------|--|-------------------------------------|-----|--|
| Register Space: MMIO: 0/2/0 |                                 |  |                                     |     |  |
| Source:                     |                                 | BSpec  |                                     |     |  |
| Size (in l                  | oits):                          | 32   |                                     |     |  |
| Address                     |                                 | 0CEACh   |                                     |     |  |
| DWord                       | Bit                             |  | Description                         |     |  |
| 0                           | 31:1                            | Reserved   |                                     |     |  |
|                             |                                 | Default Value:   | 00000000000000000000000000000000000 |     |  |
|                             |                                 | Access: RO   |                                     |     |  |
|                             | 0                               | Fault Halt Enable Bit  |                                     |     |  |
|                             |                                 | Default Value:   |                                     | 0b  |  |
|                             |                                 | Access:  |                                     | R/W |  |
|                             |                                 | When set, it would enable the Fault and Halt behavior for streamable clients. Page walker will no longer use Fault and Stream mode for any client, instead it will downgrade the fault treatment to fault and halt. This behavior is applicable to HDC/Sampler/I\$ given they are the only page fault streamable interfaces. This bit is only applicable under advanced context when PFM is selected for Fault and Stream. |                                     |     |  |



#### **Fault Mode Control**

|                                  |      | FAULT_MODE_CONTROL - Fa  | ault I | Mode Control |
|----------------------------------|------|--|--------|--------------|
| Register Space: MMIO: 0/2/0      |      |  |        |              |
| Source: BSpec Size (in bits): 32 |      |  |        |              |
| Address                          |      | 0404Ch   |        |              |
| DWord                            | Bit  | Descrip  | tion   |              |
| 0                                | 31:1 | Reserved   |        |              |
|                                  |      | Format:  |        | MBZ          |
|                                  | 0    | Fault and Halt Enable  |        |              |
|                                  |      | Format:  | Enable | e            |
|                                  |      | When set, it would enable the Fault and Halt behavior for streamable clients. Page walker will no longer use Fault and Stream mode for any client, instead it will downgrade the fault treatment to Fault and Halt. This behavior is applicable to HDC/Sampler/I\$ given they are the only page fault streamable interfaces. This bit is only applicable under advanced context when PFM is selected for Fault and Stream. |        |              |



### FBC\_CFB\_BASE

| FBC_CFB_BASE                |            |  |                                  |  |  |
|-----------------------------|------------|--|----------------------------------|--|--|
| Register Space: MMIO: 0/2/0 |            | MMIO: 0/2/0  |                                  |  |  |
| Source:                     | rce: BSpec |  |                                  |  |  |
| Access:                     |            | R/W  |                                  |  |  |
| Size (in l                  | oits):     | 32   |                                  |  |  |
| Address                     |            | 43200h-43203h  |                                  |  |  |
| Name:                       |            | FBC Compressed Buffer A  | dress                            |  |  |
| ShortNa                     | me:        | FBC_CFB_BASE   |                                  |  |  |
| Power:                      |            | PG1  |                                  |  |  |
| Reset:                      |            | soft   |                                  |  |  |
|                             |            |  | Restriction                      |  |  |
| The cor                     | itents c   | f this register must not be chang  | ed while compression is enabled. |  |  |
| DWord                       | Bit        |  | Description                      |  |  |
| 0                           | 31:28      | Reserved   |                                  |  |  |
|                             |            | Format:  | MBZ                              |  |  |
|                             | 27:12      | CFB Offset Address This register specifies bits 27:12 of the offset of the Compressed Frame Buffer from the base stolen memory. A programmed value of 0x0001 in this field corresponds to an offset of 0x10 (4K) bytes.  Restriction The buffer must be 4K byte aligned. |                                  |  |  |
|                             |            | The offset must be greater than 4K bytes, avoiding the first 4KB of stolen memory.   |                                  |  |  |
|                             | 11:0       | Reserved   |                                  |  |  |
|                             |            | Format:  | MBZ                              |  |  |



#### FBC\_CTL

| CD |   |  |
|----|---|--|
| ГD | L |  |

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 43208h-43208h
Name: FBC Control
ShortName: FBC CTL

Power: PG1 Reset: soft

#### **Description**

FBC is tied to Plane 1 A.

#### **Programming Notes**

Frame Buffer Compression is supported with surfaces of up to 8192 pixels x 4096 lines and plane sizes up to 5120 pixels x 4096 lines.

The FBC compressed vertical limit is 2560 lines, after which the remaining lines will be displayed correctly, but will not be compressed.

#### Restriction

PLANE\_SURF must be 512KB aligned when FBC is enabled with asynchronous flips on linear memory surfaces.

The contents of this register must not be changed, except the enable bit, while compression is enabled. Frame Buffer Compression is only supported with 16bpp and 32bpp 8:8:8 RGB plane source pixel formats. It is not supported with any other format. The 16bpp format requires the compression ratio to be set to 2:1 or 4:1.

Frame Buffer Compression is only supported while the plane it is tied to has a source size of at least 200 pixels x 32 lines.

Frame Buffer Compression is not supported with interlaced fetch.

With plane 90/270 rotation, all frame buffer modifications will result in full frame invalidation and recompression. FBC should not be enabled with RGB 16bpp plane formats when plane 90/270 rotation is enabled.

| DWord | Bit | Description  |      |  |
|-------|-----|--|------|--|
| 0     | 31  | Enable FBC   |      |  |
|       |     | This bit is used to globally enable FBC function at the next Vertical Blank start. |      |  |
|       |     | FBC should not be enabled when the pipe is disabled.                               |      |  |
|       |     | Value  | Name |  |



|       |  |                    | FBC_C                                      | ΓL   |          |                                      |
|-------|--|--------------------|--|------|----------|--------------------------------------|
|       | 0b   |                    |  | Dis  | able     |                                      |
|       | 1b   |                    |  | Ena  | ıble     |                                      |
| 30:29 | Reserved   |                    |  |      |          |                                      |
|       | Forma  | t:                 |  |      |          | MBZ                                  |
| 28    | CPU Fe   | ence Enable        |  |      | <b>-</b> |                                      |
|       |  |                    |  |      |          |                                      |
|       |  |                    | D  | escr | iption   |                                      |
|       | This fie   | eld is ignored. H  |  |      |          | nly through DPFC_CONTROL_SA.         |
|       |  | 1                  | 1  |      |          | , , ,                                |
|       | Value  |                    |  |      |          | cription                             |
|       | 0b   | No CPU Disp<br>Buf | Display Buffer is not CPU to the Display B |      |          | e. No modifications are allowed from |
|       | 1b   | CPU Disp Buf       |  |      |          | e.                                   |
| 27:25 | Reserv   | •                  |  |      |          | <del></del>                          |
| 27.23 | Forma  |                    |  |      |          | MBZ                                  |
| 24:19 | Reserv   | ed                 |  |      |          |                                      |
|       |  |                    |  |      |          |                                      |
|       | Forma  | t:                 |  |      |          | MBZ                                  |
| 18    | Reserv   | ed                 |  |      |          |                                      |
|       |  |                    |  |      |          |                                      |
| 17    | Reserv   | ed                 |  |      |          |                                      |
| 1.0   | D  |                    |  |      |          |                                      |
| 16    | Reserv   | ea                 |  |      |          |                                      |
| 15    | Reserv   | ed                 |  |      |          |                                      |
| 14:11 | Reserv   |                    |  |      |          |                                      |
|       | Format: MBZ  |                    |  |      | MBZ      |                                      |
| 10    | Reserved   |                    |  |      |          |                                      |
| 9:8   | Reserved   |                    |  |      |          |                                      |
| 7:6   | Compression Limit  This register sets a minimum limit on compression. This determines the maximum size of the compressed frame buffer. Display lines that do not meet the compression limit will not be compressed, so the best compression will be achieved with a 1:1 ratio.  Compression Ratio 1, Pixel Format 16 bpp - Not Supported  Compression Ratio 1, Pixel Format 32 bpp - Supported (CFB=FB)  Compression Ratio 1/2, Pixel Format 16 bpp - Supported (CFB=FB) |                    |  |      |          |                                      |



#### FBC\_CTL

Compression Ratio 1/2, Pixel Format 32 bpp - Supported (CFB=1/2 FB) Compression Ratio 1/4, Pixel Format 16 bpp - Supported (CFB=1/2 FB) Compression Ratio 1/4, Pixel Format 32 bpp - Supported (CFB=1/4 FB)

FB = Frame Buffer Size

CFB = Compressed Frame Buffer Size

| er bernipressed Frame Barrer 8/20 |          |   |  |  |
|-----------------------------------|----------|---|--|--|
| Value                             | Name     | Description   |  |  |
| 00b                               | 1:1      | Compressed buffer is the same size as the uncompressed buffer.        |  |  |
| 01b                               | 2:1      | Compressed buffer is one half the size of the uncompressed buffer.    |  |  |
| 10b                               | 4:1      | Compressed buffer is one quarter the size of the uncompressed buffer. |  |  |
| 11b                               | Reserved | Reserved  |  |  |

#### 5:4 Write Back Watermark

The compressed data write back engine waits for this number of entries to be ready before writing the data out to memory.

| Value | Name | Description |
|-------|------|-------------|
| 00b   | 4    | 4 entries   |
| 01b   | 8    | 8 entries   |
| 10b   | 16   | 16 entries  |
| 11b   | 32   | 32 entries  |

#### 3:0 **CPU Fence Number**

 Value
 Name

 0000b
 Fence 0

| F                                       | Restriction |
|---|-------------|
| This field must be programmed to 0000b. |             |



### $FBC\_RT\_BASE\_ADDR\_REGISTER$

| FBC                              | _RT                         | BAS   | E_ADD        | R_RI     | EGISTER - FBC_RT_B  | ASE_ADDR_REGISTER  |
|----------------------------------|-----------------------------|---|--------------|----------|---|--|
| Register                         | Register Space: MMIO: 0/2/0 |   |              |          |   |  |
| Source:<br>Access:<br>Size (in b | Access: R/W                 |   |              |          |   |  |
| Address:                         |                             | 3<br>n  | 7020h        |          |   |  |
| Address.                         | •                           | O   | 702011       |          |   |  |
| This Reg                         | gister is                   | saved a   | and restored | d as par | rt of Context.  |  |
| DWord                            | Bit                         |   |              |          | Description   |  |
| 0                                | 31:12                       | FBC RT  | Base Addı    | ess      |   |  |
|                                  |                             | Access  | :            |          | R/W   |  |
|                                  |                             | Format  |              |          | GraphicsAddress[31:12]  |  |
|                                  |                             | 4KB aligned Base Address as mapped in the PPGTT or in the GGTT for the render target. This base address must be the one that is either front buffer or the back-buffer (a flip target). It must be programmed before any draw call binding that render target base address. |              |          |   |  |
|                                  | 11:2                        | Reserved  |              |          |   |  |
|                                  |                             | Access:   |              |          |   | R/W  |
|                                  |                             | Format: PBC   |              |          | PBC   |  |
|                                  | 1                           | FBC Fro   | ont Buffer   | Target   |   |  |
|                                  |                             |   |              |          |   |  |
|                                  |                             | Access  | :            |          |   | R/W  |
|                                  |                             | Value   | Name         |          | Descri  | ption  |
|                                  |                             | 0h  | [Default]    | in the   | targeting the Back Buffer for con<br>MLC/LLC, so a GFDT flush is requ<br>ression. | npression. This buffer can be cached ired before FBC can begin |
|                                  |                             | 1h  |              |          | targeting the Font Buffer for com<br>d in the MLC/LLC. FBC compression            | •  |
|                                  | 0                           | PPGTT   | Render Ta    | rget Ba  | ase Address Valid for FBC   |  |
|                                  |                             | Access  | <u> </u>     |          |   | R/W  |
|                                  |                             |   |              |          |   |  |
|                                  |                             | Value   | Name         |          | Descri  | ption  |
|                                  |                             | 0h  |              | Base a   | ddress in this register [31:12] is n  | ot valid and therefore FBC will not get                        |



| FBC_RT_BASE_ADDR_REGISTER - FBC_RT_BASE_ADDR_REGISTER |    |           |   |  |
|---|----|-----------|---|--|
|   |    | [Default] | any modifications from rendering.   |  |
|   | 1h |           | Base address in this register [31:12] is valid and HW needs to compare the current render target base address with this base address to provide modifications to FBC. |  |



#### FBC RT BASE ADDR REGISTER UPPER

# FBC\_RT\_BASE\_ADDR\_REGISTER\_UPPER - FBC\_RT\_BASE\_ADDR\_REGISTER\_UPPER

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W Size (in bits): 32

Address: 07024h

This Register is saved and restored as part of Context.

#### **Programming Notes**

"Render Tracking with Nuke" is the only FBC functional mode supported by render engine. SW must always program the FBC\_RT\_BASE\_ADDR\_REGISTER\_\* register in Render Engine to a reserved value (0xFFFF\_FFFF) such that the programmed value doesn't match the render target surface address programmed. This would disable render engine from generating modify messages to FBC unit in display. Refer "Frame Buffer Compression" section for more details related to FBC functionality and programming.

| DWord | Bit   | Description  |                                   |                             |  |
|-------|-------|--|-----------------------------------|-----------------------------|--|
| 0     | 31:16 | Reserved   |                                   |                             |  |
|       |       | Access:  |                                   | R/W                         |  |
|       |       | Format:  |                                   | PBC                         |  |
|       | 15:0  | FBC RT Base Address Upper DWORD Access: R/W  |                                   |                             |  |
|       |       |  |                                   |                             |  |
|       |       | Format:  | GraphicsAddress[47:32]            |                             |  |
|       |       | Must be set to modify corresponding data bit. Reads to this field returns zero. Upper 4KB aligned Base Address as mapped in the PPGTT or in the GGTT for the render target. This base address must be the one that is either front buffer or the back-buffer (a flip target). It can be only programmed once per context.  Programming Notes |                                   |                             |  |
|       |       |  |                                   |                             |  |
|       |       | It must be programmed I  | pefore any draw call binding that | render target base address. |  |



# **FBC LLC Config Read Control Register**

| FE                         | BC_L   | LC_READ_CTRL -  | - FBC LLC                            | <b>Config R</b>  | ead Con        | trol Register             |
|----------------------------|--------|---|--------------------------------------|------------------|----------------|---------------------------|
| Register                   | Space: | MMIO: 0/2/0   |                                      |                  |                |                           |
| Source:<br>Size (in bits): |        | BSpec<br>32   |                                      |                  |                |                           |
| Address:                   |        | 09044h  |                                      |                  |                |                           |
| FBC LLC                    | Confid | g Read Control Register   |                                      |                  |                |                           |
| DWord                      | Bit    | <u> </u>  |                                      | Description      |                |                           |
| 0                          | 31     | FBC LLC Config Read Con   | ntrol Register L                     | ock              |                |                           |
|                            |        | Access:   |                                      | R/W Lock         |                |                           |
|                            |        | 0 = Bits of FBC_CTRL Regis<br>1 = All bits of FBC_CTRL Re<br>Once written to 1, the lock<br>These bits are not reset on | egister are RO (i<br>is set and cann | _                |                | does not clear the lock). |
|                            | 30     | FBC LLC Config Start Value  |                                      |                  |                |                           |
|                            |        | Default Value:  |                                      |                  | 1b             |                           |
|                            |        | Access:   |                                      |                  | R/W Lock       |                           |
|                            |        | PCU_CR_LLC_CONFIG Rea<br>1'b0 - Treat LLC as partiall<br>1'b1 - Treat LLC as fully op<br>with Uncore.                   | ly open on reset                     | (boot or C6 ex   | it) (Default). | oe set unless coordinated |
|                            | 29:16  | Reserved  |                                      |                  |                |                           |
|                            |        | Access:   |                                      |                  | RO             |                           |
|                            |        | Reserved.   |                                      |                  | ·              |                           |
|                            | 15:0   | FBC LLC Config Read Inte  | erval                                |                  |                |                           |
|                            |        | Default Value:  |                                      |                  | 00FFh          |                           |
|                            |        | Access:   |                                      |                  | R/W Lock       |                           |
|                            |        | PCU_CR_LLC_CONFIG Rea<br>0x0000: Do not read PCU_<br>0x0001-0xFFFF : Read PCU_<br>Default: 0xFF (approx 1700)           | _CR_LLC_CONFIG<br>J_CR_LLC_CONF      | G (use Start Val | ue only).      | ntil LLC_FULLY_OPEN=1.    |



### FENCE\_LSB

|                 | FENCE_LSB   |
|-----------------|-------------|
| Register Space: | MMIO: 0/2/0 |
| _               |             |
| Source:         | BSpec       |
| Size (in bits): | 32          |
| Address:        | 100020h     |
| Name:           | FENCE4_LSB  |
| ShortName:      | FENCE4_LSB  |
| Address:        | 100028h     |
| Name:           | FENCE5_LSB  |
| ShortName:      | FENCE5_LSB  |
| Address:        | 100030h     |
| Name:           | FENCE6_LSB  |
| ShortName:      | FENCE6_LSB  |
| Address:        | 100038h     |
| Name:           | FENCE7_LSB  |
| ShortName:      | FENCE7_LSB  |
| Address:        | 100040h     |
| Name:           | FENCE8_LSB  |
| ShortName:      | FENCE8_LSB  |
| Address:        | 100048h     |
| Name:           | FENCE9_LSB  |
| ShortName:      | FENCE9_LSB  |
| Address:        | 100050h     |
| Name:           | FENCE10_LSB |
| ShortName:      | FENCE10_LSB |
| Address:        | 100058h     |
| Name:           | FENCE11_LSB |
| ShortName:      | FENCE11_LSB |
| Address:        | 100060h     |
| Name:           | FENCE12_LSB |
| ShortName:      | FENCE12_LSB |
| Address:        | 100068h     |



|            | FENCE_LSB   |
|------------|-------------|
| Name:      | FENCE13_LSB |
| ShortName: | FENCE13_LSB |
| Address:   | 100070h     |
| Name:      | FENCE14_LSB |
| ShortName: | FENCE14_LSB |
| Address:   | 100078h     |
| Name:      | FENCE15_LSB |
| ShortName: | FENCE15_LSB |
| Address:   | 100080h     |
| Name:      | FENCE16_LSB |
| ShortName: | FENCE16_LSB |
| Address:   | 100088h     |
| Name:      | FENCE17_LSB |
| ShortName: | FENCE17_LSB |
| Address:   | 100090h     |
| Name:      | FENCE18_LSB |
| ShortName: | FENCE18_LSB |
| Address:   | 100098h     |
| Name:      | FENCE19_LSB |
| ShortName: | FENCE19_LSB |
| Address:   | 1000A0h     |
| Name:      | FENCE20_LSB |
| ShortName: | FENCE20_LSB |
| Address:   | 1000A8h     |
| Name:      | FENCE21_LSB |
| ShortName: | FENCE21_LSB |
| Address:   | 1000B0h     |
| Name:      | FENCE22_LSB |
| ShortName: | FENCE22_LSB |
| Address:   | 1000B8h     |
| Name:      | FENCE23_LSB |
| ShortName: | FENCE23_LSB |
| Address:   | 1000C0h     |
| Name:      | FENCE24_LSB |
| ShortName: | FENCE24_LSB |



|  |         | FENCE_I   | LSB                       |                            |
|--|---------|---|---------------------------|----------------------------|
| Address:   |         | 1000C8h   |                           |                            |
| Name:  |         | FENCE25_LSB   |                           |                            |
| ShortName:   |         | FENCE25_LSB   |                           |                            |
| Address:   |         | 1000D0h   |                           |                            |
| Name:  |         | FENCE26_LSB   |                           |                            |
| ShortNar   | ne:     | FENCE26_LSB   |                           |                            |
| Address:   |         | 1000D8h   |                           |                            |
| Name:  |         | FENCE27_LSB   |                           |                            |
| ShortNar   | ne:     | FENCE27_LSB   |                           |                            |
| Address:   |         | 1000E0h   |                           |                            |
| Name:  |         | FENCE28_LSB   |                           |                            |
| ShortNar   | ne:     | FENCE28_LSB   |                           |                            |
| Address:   |         | 1000E8h   |                           |                            |
| Name:  |         | FENCE29_LSB   |                           |                            |
| ShortNar   | ne:     | FENCE29_LSB   |                           |                            |
| Address:   |         | 1000F0h   |                           |                            |
| Name:  |         | FENCE30_LSB   |                           |                            |
| ShortNar   | ne:     | FENCE30_LSB   |                           |                            |
| Address:   |         | 1000F8h   |                           |                            |
| Name:  |         | FENCE31_LSB   |                           |                            |
| ShortNar   | ne:     | FENCE31_LSB   |                           |                            |
| Fence R  | egister | s LSBs  |                           |                            |
| <b>DWord</b>                                       | Bit     | D   | escription                |                            |
| 0  | 31:12   | FENCELO   |                           |                            |
|  |         | Default Value:  | 000000h                   |                            |
|  |         | Access:   | R/W                       |                            |
|  |         | Bits 31:12 of the ending Graphics Address of                | the fence region. Fence   | regions must be aligned to |
|  |         | a 4KB page.<br>This address represents the last 4KB page of | the fence region (Lower   | Round is included in the   |
|  |         | fence region).  | the reflect region (Lower | bound is included in the   |
| Graphics Address is the offset within GMADR space. |         |   |                           |                            |
| -  | 11:2    | RESERVED  |                           |                            |
|  |         | Default Value:  |                           | 000h                       |
|  |         | Access:   |                           | RO                         |
|  |         | Reserved  |                           |                            |
|  |         |   |                           |                            |



|   | FENCE_LSB   |                           |  |  |  |  |
|---|---|---------------------------|--|--|--|--|
| 1 | TILE  |                           |  |  |  |  |
|   | Default Value:  | 0b                        |  |  |  |  |
|   | Access:   | R/W                       |  |  |  |  |
|   | This field specifies the spatial ordering of QW within tiles.  0b - Consecutive SWords (32B) sequenced in the X direction  1b - Consecutive OWords (16B) sequenced in the Y direction |                           |  |  |  |  |
| C | FENCEVAL  |                           |  |  |  |  |
|   | Default Value:  | 0b                        |  |  |  |  |
|   | Access:   | R/W                       |  |  |  |  |
|   | This field specifies whether or not this fence registe 0b - FENCE INVALID 1b - FENCE VALID  | r defines a fence region. |  |  |  |  |



### FENCE\_MSB

|                 | FENCE_MSB   |
|-----------------|-------------|
| Register Space: | MMIO: 0/2/0 |
|                 |             |
| Source:         | BSpec       |
| Size (in bits): | 32          |
| Address:        | 100024h     |
| Name:           | FENCE4_MSB  |
| ShortName:      | FENCE4_MSB  |
| Address:        | 10002Ch     |
| Name:           | FENCE5_MSB  |
| ShortName:      | FENCE5_MSB  |
| Address:        | 100034h     |
| Name:           | FENCE6_MSB  |
| ShortName:      | FENCE6_MSB  |
| Address:        | 10003Ch     |
| Name:           | FENCE7_MSB  |
| ShortName:      | FENCE7_MSB  |
| Address:        | 100044h     |
| Name:           | FENCE8_MSB  |
| ShortName:      | FENCE8_MSB  |
| Address:        | 10004Ch     |
| Name:           | FENCE9_MSB  |
| ShortName:      | FENCE9_MSB  |
| Address:        | 100054h     |
| Name:           | FENCE10_MSB |
| ShortName:      | FENCE10_MSB |
| Address:        | 10005Ch     |
| Name:           | FENCE11_MSB |
| ShortName:      | FENCE11_MSB |
| Address:        | 100064h     |
| Name:           | FENCE12_MSB |
| ShortName:      | FENCE12_MSB |
| Address:        | 10006Ch     |



|            | FENCE_MSB   |
|------------|-------------|
| Name:      | FENCE13_MSB |
| ShortName: | FENCE13_MSB |
| Address:   | 100074h     |
| Name:      | FENCE14_MSB |
| ShortName: | FENCE14_MSB |
| Address:   | 10007Ch     |
| Name:      | FENCE15_MSB |
| ShortName: | FENCE15_MSB |
| Address:   | 100084h     |
| Name:      | FENCE16_MSB |
| ShortName: | FENCE16_MSB |
| Address:   | 10008Ch     |
| Name:      | FENCE17_MSB |
| ShortName: | FENCE17_MSB |
| Address:   | 100094h     |
| Name:      | FENCE18_MSB |
| ShortName: | FENCE18_MSB |
| Address:   | 10009Ch     |
| Name:      | FENCE19_MSB |
| ShortName: | FENCE19_MSB |
| Address:   | 1000A4h     |
| Name:      | FENCE20_MSB |
| ShortName: | FENCE20_MSB |
| Address:   | 1000ACh     |
| Name:      | FENCE21_MSB |
| ShortName: | FENCE21_MSB |
| Address:   | 1000B4h     |
| Name:      | FENCE22_MSB |
| ShortName: | FENCE22_MSB |
| Address:   | 1000BCh     |
| Name:      | FENCE23_MSB |
| ShortName: | FENCE23_MSB |
| Address:   | 1000C4h     |
| Name:      | FENCE24_MSB |
| ShortName: | FENCE24_MSB |



|              |         | FENCE_MSB  |                        |                       |
|--------------|---------|--|------------------------|-----------------------|
| Address:     |         | 1000CCh  |                        |                       |
| Name:        |         | FENCE25_MSB  |                        |                       |
| ShortNa      | me:     | FENCE25_MSB  |                        |                       |
| Address:     |         | 1000D4h  |                        |                       |
| Name:        |         | FENCE26_MSB  |                        |                       |
| ShortNa      | me:     | FENCE26_MSB  |                        |                       |
| Address:     |         | 1000DCh  |                        |                       |
| Name:        |         | FENCE27_MSB  |                        |                       |
| ShortNa      | me:     | FENCE27_MSB  |                        |                       |
| Address:     |         | 1000E4h  |                        |                       |
| Name:        |         | FENCE28_MSB  |                        |                       |
| ShortNa      | me:     | FENCE28_MSB  |                        |                       |
| Address:     |         | 1000ECh  |                        |                       |
| Name:        |         | FENCE29_MSB  |                        |                       |
| ShortNa      | me:     | FENCE29_MSB  |                        |                       |
| Address:     |         | 1000F4h  |                        |                       |
| Name:        |         | FENCE30_MSB  |                        |                       |
| ShortNa      | me:     | FENCE30_MSB  |                        |                       |
| Address:     |         | 1000FCh  |                        |                       |
| Name:        |         | FENCE31_MSB  |                        |                       |
| ShortNa      | me:     | FENCE31_MSB  |                        |                       |
| Fence R      | egister | s MSBs   |                        |                       |
| <b>DWord</b> | Bit     | Descriptio   | n                      |                       |
| 0            | 31:12   | FENCEUP  |                        |                       |
|              |         | Default Value:   | 00000000h              |                       |
|              |         | Access:  | R/W                    |                       |
|              |         | Bits 31:12 of the ending Graphics Address of the fence             | e region. Fence regior | ns must be aligned to |
|              |         | a 4KB page. This address represents the last 4KB page of the fence | region (Unner Boun     | d is included in the  |
|              |         | fence region).   | region (opper boun     | a is included in the  |
|              |         | Graphics Address is the offset within GMADR space.                 |                        |                       |
|              | 11      | Reserved   |                        |                       |
|              |         | Default Value:   |                        | 0b                    |
|              |         | Access:  |                        | RO                    |
|              |         | Reserved   |                        | •                     |
|              |         |  |                        |                       |



| FENCE_MSB |   |                           |  |  |  |  |
|-----------|---|---------------------------|--|--|--|--|
| 10:0      | Pitch   |                           |  |  |  |  |
|           | Default Value:  | 000h                      |  |  |  |  |
|           | Access:   | R/W                       |  |  |  |  |
|           | This field specifies the width (pitch) of the fence region in multiple of For Tile X this field must be programmed to a multiple of 512B (003 for Tile Y this field must be programmed to a multiple of 128B (000 000h = 128B 001h = 256B 002h = 384B 003h = 512B 004h = 640B 005h = 768B 006h = 896B 007h = 1024B  3FFh = 128KB 4FFh = 160KB 5FFh = 192KB 6FFh = 224KB | is the minimum value) and |  |  |  |  |
|           | 7FFh = 256KB  |                           |  |  |  |  |



# **Fence Control Register**

|                 |           | MFCR - Fence                              | <b>Control Reg</b>                             | jister   |  |
|-----------------|-----------|---|--|----------|--|
| Register Space: |           | MMIO: 0/2/0                               | _  |          |  |
| Source:         |           | BSpec                                     |  |          |  |
| Size (in bits): |           | 32  |  |          |  |
| Address:        |           | 09070h                                    |  |          |  |
| Fence Contr     | ol Regist | er  |  |          |  |
| DWord           | Bit       |   | Description                                    |          |  |
| 0               | 31        | Fuse Override Lock                        |  |          |  |
|                 |           | Access:                                   | R/W Lock                                       |          |  |
|                 |           | SW Fuse Override Lock Bit                 | <u>,                                      </u> |          |  |
|                 | 30:28     | ECORSVD                                   |  |          |  |
|                 |           | Access:                                   |  | R/W      |  |
|                 |           | ECO purposes Reserved                     |  |          |  |
|                 | 27:26     | GT VBOX DISABLE FUSE OVERRIDE             |  |          |  |
|                 | 0         | Access:                                   | s: R/W Lock                                    |          |  |
|                 |           | S/W GT Vbox Disable Fuse Override Bits    |  |          |  |
|                 | 25:22     | GT SUBSLICE DISABLE FUSE O                | OVERRIDE                                       |          |  |
|                 |           | Access: R/W Lock                          |  |          |  |
|                 |           | SW GT SubSlice Disable Fuse Override Bits |  |          |  |
|                 | 21:16     | GT SLICE ENABLE FUSE OVERI                | RIDE   |          |  |
|                 |           | Default Value:                            |  | 111111b  |  |
|                 |           | Access:                                   |  | R/W Lock |  |
|                 |           | SW GT Slice Enable Fuse Overr             | ide Bits                                       |          |  |
|                 | 15:5      | RSVD                                      |  |          |  |
|                 |           | Access:                                   |  | RO       |  |
|                 | 4         | Reserved                                  |  |          |  |
|                 | 3         | Reserved                                  |  |          |  |
|                 | 2         | Write/Read Port Block                     |  |          |  |
|                 |           | Access:                                   |  | R/W      |  |
|                 |           | 0 - Dont Block the R/W port wh            | nen Query is started.                          |          |  |



|   | MFCR - Fence Co   | ontrol Register |  |
|---|---|-----------------|--|
|   | 1 - Block the R/W port until the Memory Fence is completed. This is applicable for only Memory Fence. |                 |  |
| 1 | LLC Query Enable  |                 |  |
|   | Access:   | R/W             |  |
|   | 0 - Query for 16 Ways.<br>1 - Query for 32 Ways.<br>No Flexing.                                       | ·               |  |
| 0 | Fence Controller GFDT Mode  |                 |  |
|   | Access:   | R/W             |  |
|   | Fence Controller GFDT Mode.  0 - Single bit GFDT mode.  1 - Two bit GFDT mode.                        | ·               |  |



#### **FF Performance**

|                                  |            |  | FF_PERF - FF                 | Per      | forman          | ce               |
|----------------------------------|------------|--|------------------------------|----------|-----------------|------------------|
| Register                         | Space:     | :: MMIO: 0/2/0   |                              |          |                 |                  |
| Source:<br>Access:<br>Size (in b |            | RenderCS, P<br>R/W<br>32   | ositionCS                    |          |                 |                  |
| Trusted                          |            | 1  |                              |          |                 |                  |
| Address:                         |            | 06B1Ch   |                              |          |                 |                  |
| Name:<br>ShortNa                 | me:        | RCS_FF_PERI  | F Performance<br>F           |          |                 |                  |
| Address:                         | :          | 17B1Ch   |                              |          |                 |                  |
| Name:                            |            |  | POSH Pipeline FF Perfo       | rman     | ce              |                  |
| ShortNa                          | me:        | PCS_FF_PERF  |                              |          |                 |                  |
| DWord                            | Bit        | Description  |                              |          |                 |                  |
| 0                                | 31:16      | Mask   |                              | <u> </u> |                 |                  |
|                                  |            |  |                              |          |                 |                  |
|                                  |            | Access:  |                              | WO       |                 |                  |
|                                  |            | Format:  | diff corresponding bit       |          | ([15:0]         | malamantad hita) |
|                                  |            | Must be set to mo  | odify corresponding bit      | III DIL  | 5 15.U. (All II | npiemented bits) |
|                                  | 15:11      | Reserved   |                              |          |                 |                  |
|                                  |            |  |                              |          |                 |                  |
|                                  |            | Access:  |                              |          |                 | R/W              |
|                                  |            | Format:  |                              |          |                 | PBC              |
|                                  | 10:8       | Throttle counter   | value                        |          | ĺ               |                  |
|                                  |            |  |                              |          |                 | D AAV            |
|                                  |            | Access: R/W  Counter value defining how many clocks the interface needs to be slowed dov |                              |          |                 |                  |
|                                  | Value Name |  |                              |          | Description     |                  |
|                                  |            | 0h   | [Default] Masked by default. |          |                 |                  |
|                                  | 7:3        | Reserved   |                              |          |                 |                  |
|                                  |            |  |                              |          |                 |                  |
|                                  |            | Access:  |                              |          |                 | R/W              |



|   |  | FF_P            | ERF - FF Performance                       |  |  |
|---|--|-----------------|--|--|--|
|   | Format:  |                 | PBC  |  |  |
| 2 | <b>Enable thro</b>   | ttling for SF-V | VM interface                               |  |  |
|   | Access:  |                 | R/W  |  |  |
|   | Value  | Name            | Description                                |  |  |
|   | 0h   | Disable         | No throttling                              |  |  |
|   | 1h   | Enable          | Enable throttling in all SF-WM interfaces  |  |  |
|   |  |                 | Programming Notes                          |  |  |
|   | This field m   | ust not be pro  | grammed for SVGR unit.                     |  |  |
| 1 | <b>Enable thro</b>   | ttling for SF-S | BE interface                               |  |  |
|   | Access:  |                 | R/W  |  |  |
|   | Value  | Name            | Description                                |  |  |
|   | 0h   | Disable         | No throttling                              |  |  |
|   | 1h   | Enable          | Enable throttling in all SF-SBE interfaces |  |  |
|   |  |                 | Programming Notes                          |  |  |
|   | This field must not be programmed for SVGR unit.   |                 |  |  |  |
| 0 | Enable throttling for CL-SF interface  |                 |  |  |  |
|   | Access:  |                 | R/W  |  |  |
|   | Value  | Name            | Description                                |  |  |
|   | 0h   | Disable         | No throttling                              |  |  |
|   | 1h   | Enable          | Enable throttling in all CL-SF interfaces  |  |  |
|   |  |                 | Postriction                                |  |  |
|   | Restriction  This bit must not be set. SW may choose to use SF-SBE throttle interface(bit 1) to achieve the same effect. |                 |  |  |  |



### **FIX BONUS1 Reg**

|                 |             | FIXSPCBONUS1 - FIX BONUS                          | 1 Reg |  |  |
|-----------------|-------------|---|-------|--|--|
| Register Space: | MMIO: 0/2/0 |   |       |  |  |
| Carrage         | DC          |   |       |  |  |
| Source:         |             | pec   |       |  |  |
| Size (in bits): | 32          |   |       |  |  |
| Address:        | 24.         | 314h  |       |  |  |
| Clock Gating Me | essages F   | Register  |       |  |  |
| DWord           | Bit         | Description                                       |       |  |  |
| 0               | 31:8        | Reserved  |       |  |  |
|                 |             | Access:   | RO    |  |  |
|                 |             | Reserved  |       |  |  |
|                 | 7           | BONUS1 BIT 7                                      |       |  |  |
|                 |             | Access:   | R/W   |  |  |
|                 |             | SLICE 0 BONUS1 BIT:                               |       |  |  |
|                 |             | '0' : Initiate power down sequence ( clk/rst/fwe) |       |  |  |
|                 |             | '1' : Initiate power up sequence ( clk/rst/fwe)   |       |  |  |
|                 | 6           | BONUS1 BIT 6                                      |       |  |  |
|                 |             | Access:   | R/W   |  |  |
|                 |             | SLICE 0 BONUS1 BIT:                               |       |  |  |
|                 |             | '0' : Initiate power down sequence ( clk/rst/fwe) |       |  |  |
|                 |             | '1' : Initiate power up sequence ( clk/rst/fwe)   |       |  |  |
|                 | 5           | BONUS1 BIT 5                                      |       |  |  |
|                 |             | Access:   | R/W   |  |  |
|                 |             | SLICE 0 BONUS1 BIT:                               |       |  |  |
|                 |             | '0' : Initiate power down sequence ( clk/rst/fwe) |       |  |  |
|                 |             | '1': Initiate power up sequence ( clk/rst/fwe)    |       |  |  |
|                 | 4           | BONUS1 BIT 4                                      |       |  |  |
|                 |             | Access:   | R/W   |  |  |
|                 |             | SLice 0 power well request:                       |       |  |  |
|                 |             | '0' : Initiate Power Down request                 |       |  |  |
|                 |             | '1' : Initiate Power UP req                       |       |  |  |
|                 | 3           | BONUS1 BIT 3                                      |       |  |  |
|                 | _           | Access:   | R/W   |  |  |
|                 |             | [[  | 1 . 7 |  |  |



|   | FIXSPCBONUS1 - FIX BONUS  | 51 Reg |  |
|---|---|--------|--|
|   | SLICE 0 BONUS1 BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe) |        |  |
| 2 | BONUS1 BIT 2  |        |  |
|   | Access:   | R/W    |  |
|   | SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req                           |        |  |
|   |   |        |  |
| 1 | BONUS1 BIT 1  |        |  |
|   | Access:   | R/W    |  |
|   | SLICE 0 BONUS1 BIT:   |        |  |
|   | '0' : Initiate power down sequence ( clk/rst/fwe)   |        |  |
|   | '1' : Initiate power up sequence ( clk/rst/fwe)   |        |  |
| 0 | BONUS1 BIT 0  |        |  |
|   | Access:   | R/W    |  |
|   | SLice 0 power well request:   |        |  |
|   | '0' : Initiate Power Down request   |        |  |
|   | '1' : Initiate Power UP req   |        |  |
|   |   |        |  |



### **FIX BONUS2 Reg**

|                 |           | FIXSPCBONUS2 - FIX BONUS                          | 2 Reg |  |  |
|-----------------|-----------|---|-------|--|--|
| Register Space: | MN        | MIO: 0/2/0  |       |  |  |
| Source:         | D.C.      | noc   |       |  |  |
|                 |           | pec   |       |  |  |
| Size (in bits): | 32        |   |       |  |  |
| Address:        |           | 318h  |       |  |  |
| Clock Gating Me | essages F | Register  |       |  |  |
| DWord           | Bit       | Description                                       |       |  |  |
| 0               | 31:8      | Reserved  |       |  |  |
|                 |           | Access:   | RO    |  |  |
|                 |           | Reserved  |       |  |  |
|                 | 7         | BONUS2 BIT 7                                      |       |  |  |
|                 |           | Access:   | R/W   |  |  |
|                 |           | SLICE 0 BONUS2 BIT:                               | ,     |  |  |
|                 |           | '0' : Initiate power down sequence ( clk/rst/fwe) |       |  |  |
|                 |           | '1' : Initiate power up sequence ( clk/rst/fwe)   |       |  |  |
| _               | 6         | BONUS2 BIT 6                                      |       |  |  |
|                 |           | Access:   | R/W   |  |  |
|                 |           | SLICE 0 BONUS2 BIT:                               |       |  |  |
|                 |           | '0' : Initiate power down sequence ( clk/rst/fwe) |       |  |  |
|                 |           | '1' : Initiate power up sequence ( clk/rst/fwe)   |       |  |  |
|                 | 5         | BONUS2 BIT 5                                      |       |  |  |
|                 |           | Access:   | R/W   |  |  |
|                 |           | SLICE 0 BONUS2 BIT:                               |       |  |  |
|                 |           | '0' : Initiate power down sequence ( clk/rst/fwe) |       |  |  |
|                 |           | '1': Initiate power up sequence ( clk/rst/fwe)    |       |  |  |
|                 | 4         | BONUS2 BIT 4                                      |       |  |  |
|                 |           | Access:   | R/W   |  |  |
|                 |           | SLice 0 power well request:                       |       |  |  |
|                 |           | '0' : Initiate Power Down request                 |       |  |  |
|                 |           | '1' : Initiate Power UP req                       |       |  |  |
|                 | 3         | BONUS2 BIT 3                                      |       |  |  |
|                 |           | Access:   | R/W   |  |  |
|                 |           |   |       |  |  |



|   | FIXSPCBONUS2 - FIX BONUS  | 52 Reg |  |
|---|---|--------|--|
|   | SLICE 0 BONUS2 BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe) |        |  |
| 2 | BONUS2 BIT 2  |        |  |
|   | Access:   | R/W    |  |
|   | SLice 0 power well request:   |        |  |
|   | '0' : Initiate Power Down request   |        |  |
|   | '1' : Initiate Power UP req   |        |  |
| 1 | BONUS2 BIT 1  |        |  |
|   | Access:   | R/W    |  |
|   | SLICE 0 BONUS2 BIT:   |        |  |
|   | '0' : Initiate power down sequence ( clk/rst/fwe)   |        |  |
|   | '1': Initiate power up sequence ( clk/rst/fwe)  |        |  |
| 0 | BONUS2 BIT 0  |        |  |
|   | Access:   | R/W    |  |
|   | SLice 0 power well request:   |        |  |
|   | '0' : Initiate Power Down request   |        |  |
|   | '1' : Initiate Power UP req   |        |  |
|   |   |        |  |



# **FIX PGFET control register with lock**

|              | FIX    | (SPCPFETCTL - FI  | X PGFET control regi                  | ster with lock                     |  |  |
|--------------|--------|---|---------------------------------------|------------------------------------|--|--|
| Register     | Space: | MMIO: 0/2/0   | _                                     |                                    |  |  |
| Source:      |        | PSpac   |                                       |                                    |  |  |
|              | \      | BSpec   |                                       |                                    |  |  |
| Size (in b   |        | 32  |                                       |                                    |  |  |
| Address:     |        | 24308h  |                                       |                                    |  |  |
| <b>DWord</b> | Bit    |   | Description                           |                                    |  |  |
| 0            | 31     | PFET Control Lock   |                                       |                                    |  |  |
|              |        | Access:   | R/W Lock                              |                                    |  |  |
|              |        | 0 = Bits of Slice 0 PGFETCTL  | •                                     |                                    |  |  |
|              |        |   | TL register are RO ( including this I |                                    |  |  |
|              |        |   | set and cannot be cleared (i.e., wri  | ting a 0 will not clear the lock). |  |  |
|              |        | These bits are not reset on F   | LK.                                   |                                    |  |  |
|              | 30:24  | Reserved  |                                       |                                    |  |  |
|              |        | Access:   |                                       | RO                                 |  |  |
|              |        | Reserved  |                                       |                                    |  |  |
|              |        |   |                                       |                                    |  |  |
|              | 23     | Power Well Status   |                                       |                                    |  |  |
|              |        |   |                                       |                                    |  |  |
|              |        | Access:   |                                       | RO                                 |  |  |
|              |        | 0 = Well is powered Down  |                                       |                                    |  |  |
|              |        | 1 = Well is powered up  |                                       |                                    |  |  |
|              |        | Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). |                                       |                                    |  |  |
|              |        | These bits are not reset on F   | LK.                                   |                                    |  |  |
|              | 22     | Powergood timer error   |                                       |                                    |  |  |
|              |        |   |                                       |                                    |  |  |
|              |        | Access:   |                                       | RO                                 |  |  |
|              |        | 0 = Well is powered Down  |                                       |                                    |  |  |
|              |        | 1 = Well is powered up  |                                       |                                    |  |  |
|              |        | Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). |                                       |                                    |  |  |
|              |        | These bits are not reset on F   | LR.                                   |                                    |  |  |
|              | 21:19  | Delay from enabling secon   | dary PFETs to power good.             |                                    |  |  |
|              |        | Access:   | R/W Lock                              |                                    |  |  |
|              |        | Delay from enabling second  | ary PFETs to power good               |                                    |  |  |
|              |        | 3'b000: 40ns  |                                       |                                    |  |  |



#### **FIXSPCPFETCTL - FIX PGFET control register with lock** 3'b001: 80ns 3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns Value Name 101b [Default] 18:16 Strobe pulse period Default Value: 010b R/W Lock Time period b/w two adjacent strobes to the primary FETs 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk) 15:0 **PFET Ladder Step Sequence** Default Value: 111111111111111b Access: R/W Lock PFET Ladder STEP sequence The PFET ladder has 16 steps, each represented by its corresponding bit in pfetIddrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0] Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal. 15'FFFFh: Ladder step (ladder\_sel) goes 0, 1, 2, ?.15. 15'FFF1h: Ladder step goes 0, 4, 5, 6,?15; Steps 1, 2, 3 are skipped. 15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped. 15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.



# **Fix Power Context Save request**

|            |        | <b>FIXPGCTXREQ - Fix Po</b>   | wer (  | Context S   | Save request   |  |
|------------|--------|---|--|---|--|--|
| Register   | Space: | MMIO: 0/2/0   |  |   | -  |  |
| Source:    | oito). | BSpec<br>32   |  |   |  |  |
| Size (in b |        | <del></del>   |  |   |  |  |
| Address    | ı      | 24304h  |  |   |  |  |
| DWord      |        |   | Des  | cription  |  |  |
| 0          | 31:16  | Message Mask  |  |   | RO   |  |
|            |        | Access: Message Mask bots for lower 16 bits   |  |   | RO   |  |
|            | 15:10  | Reserved  |  |   |  |  |
|            |        | Access:   |  |   | RO   |  |
|            |        | Reserved  |  |   |  |  |
|            | 9      | Power context save request  |  |   |  |  |
|            |        | Access:   |  | R/W Set   |  |  |
|            |        | Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUnit self-clears this bit upon sampling.   |  |   |  |  |
|            | 8:0    | Power Context Save request crdit co   | ount   |   |  |  |
|            |        | Access:   |  | R/  | W  |  |
|            |        | QWord Credits for Power Context Sav<br>Minimum Credits = 1: Unit may se<br>Maximum Credits = 511: Unit may se<br>A QWord pair is defined as a 32-bit re<br>data. Note that the LRI header and EN<br>by 32-bit NOOP) and will consume on<br>Only valid with PWRCTX_SAVE_REQ (B | end 1 QW<br>and 511 C<br>egister ac<br>ID comm<br>ne QWord | st<br>Vord pair (enou<br>QWord pairs<br>Idress and the d<br>nands are 64-bi | gh for first LRI at least) corresponding 32-bits of register |  |



# **FIX Power Down FSM control register with lock**

| FIXS   | PCP   | OWERDNFSMC  | L - FIX Power Down FSM control register with lock  |  |
|--|-------|---|--|--|
| Register Space: MMIO: 0/2/0  |       |   |  |  |
| Source: BSpec Size (in bits): 32   |       |   |  |  |
| Address:   |       | 24310h  |  |  |
| DWord  | Bit   |   | Description  |  |
| 0  | 31    | power down control Loc  | (  |  |
|  |       | Access:   | R/W Lock   |  |
|  |       | 1 = All bits of Slice 0 POW   | ONFSMCTL register are R/W ERDNFSMCTL register are RO ( including this lock bit ) is set and cannot be cleared (i.e., writing a 0 will not clear the lock). FLR.    |  |
| ŀ  | 30:13 | Reserved  |  |  |
|  |       | Access:   | RO   |  |
|  |       | Reserved  |  |  |
| -  | 12    | Leave firewall disabled   |  |  |
|  |       | Access:   | R/W Lock   |  |
| When This bit is set SPC will not firewall the gated domain for a pow pretend to complete the flow with PM  Encodings:  0 = Default mode, i.e firewall gated domain to ungated domain cross flows  1 = Leave firewall disabled, i.e dont firewall the gated domain, but co |       | ow with PM  all gated domain to ungated domain crossing during power down |  |  |
|  | 11    | Leave reset de-asserted   |  |  |
|  |       | Access:   | R/W Lock   |  |
|  |       | the flow with PM<br>Encodings:<br>0 = Default mode, i.e asse              | ill not assert reset for power off flow. But it will pretend to complete t resets during power down flows d mode, i.e dont assert reset, but complete logical flow |  |
| -  | 10    | Leave CLKs ON   |  |  |
|  |       | Access:   | R/W Lock   |  |



#### FIXSPCPOWERDNFSMCTL - FIX Power Down FSM control register with lock

When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM **Encodings:** 0 = Default mode, i.e gate clocks during power down flows 1 = Leave CLKS ON mode, i.e dont clock gate, but complete logical flow 9 **Leave FET On** Access: R/W Lock When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM **Encodings:** 0 = Default mode, i.e power off fets during power down flows 1 = Leave ON mode, i.e dont power off pfet, but complete logical flow 8:6 Power Down state 3 Default Value: 010b R/W Lock Access: This will be the 3rd state before power is turned OFF in the well **Encodinas:** 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default: Gate Clocks 5:3 Power Down state 2 Default Value: 001b R/W Lock This will be the 2nd state before power is turned OFF in the well **Encodinas:** 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks1xx = Rsvd for future Default: Firewall ON 2:0 Power Down state 1 Default Value: 000b Access: R/W Lock This will be the 1st state before power is turned OFF in the well **Encodings:** 000 = Assert Reset



# FIXSPCPOWERDNFSMCTL - FIX Power Down FSM control register with lock

001 = Firewall ON

010 = Gate clocks

1xx = Rsvd for future

Default : Assert Reset



# **Fix Power Gate Control Request**

|                      |        | FIXPGCTLREQ - Fix Power                           | Gate Control Request                      |  |  |
|----------------------|--------|---|---|--|--|
| Register S           | Брасе: | MMIO: 0/2/0                                       |   |  |  |
|                      |        |   |   |  |  |
| Source:              |        | BSpec   |   |  |  |
| Size (in bi          | ts):   | 32  |   |  |  |
| Address:             |        | 24300h  |   |  |  |
| Clock Gat            | ing Me | ssages Register                                   |   |  |  |
| DWord                | Bit    |   | Description                               |  |  |
| 0                    | 31:16  | Message Mask                                      |   |  |  |
|                      |        | Access:   | RO  |  |  |
|                      |        | Message Mask                                      |   |  |  |
|                      |        |   | onding message mask bits must be written. |  |  |
|                      |        | For example, for bit 14 to be set, bit 30 no      | eeds to be 1: 40004000                    |  |  |
|                      | 15:2   | Reserved  |   |  |  |
|                      |        | Access:   | RO  |  |  |
|                      |        | Reserved  |   |  |  |
|                      | 1      | CLK RST FWE Request                               |   |  |  |
|                      |        | Access:   | R/W                                       |  |  |
|                      |        | SLICE 0 CLK RST FWE request:                      |   |  |  |
|                      |        | '0' : Initiate power down sequence ( clk/rst/fwe) |   |  |  |
|                      |        | '1' : Initiate power up sequence ( clk/rst/f      | we)                                       |  |  |
| 0 Power Gate Request |        |   |   |  |  |
|                      |        | Access:   | R/W                                       |  |  |
|                      |        | SLice 0 power well request:                       |   |  |  |
|                      |        | '0' : Initiate Power Down request                 |   |  |  |
|                      |        | '1' : Initiate Power UP req                       |   |  |  |
|                      |        |   |   |  |  |



# **FIX Power on FSM control register with lock**

| FIXSP                  | СРО   | WERUPFSMCTL - FIX Po   |                 | SM control register with |
|------------------------|---|--|-----------------|--------------------------|
| Register S             | pace:   | MMIO: 0/2/0  |                 |                          |
| Source:<br>Size (in bi | ts):  | BSpec<br>32  |                 |                          |
| Address:               |   | 2430Ch   |                 |                          |
| DWord                  | Bit   |  | Description     |                          |
| 0                      | 31  | power up control Lock  |                 |                          |
|                        |   | Access:  | R/W Lock        |                          |
|                        | 0 = Bits of Slice 0 POWERUPFSMCTL register are R/W 1 = All bits of Slice 0 POWERUPFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not cl These bits are not reset on FLR. |  |                 |                          |
|                        | 30:9  | Reserved   |                 | _                        |
|                        |   | Access:  |                 | RO                       |
|                        |   | Reserved   |                 |                          |
|                        | 8:6   | Power UP state 3   |                 |                          |
|                        |   | Default Value:   |                 | 010b                     |
|                        |   | Access:  |                 | R/W Lock                 |
|                        | This will be the 3rd state after power is turned ON in the well Encodings:  000 = Clock Ungate  001 = Firewall OFF  010 = De-assert resets  1xx = Rsvd for future  Default - De-assert resets  3'b000: 10ns (or 1 bclk)                                     |  |                 |                          |
|                        | 5:3   | Power UP state 2   |                 |                          |
|                        |   | Default Value:   |                 | 001b                     |
|                        |   | Access:  |                 | R/W Lock                 |
|                        |   | This will be the 2nd state after power is Encodings:  000 = Clock Ungate  001 = Firewall OFF | turned ON in th | e well                   |



#### **FIXSPCPOWERUPFSMCTL - FIX Power on FSM control register with** lock 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF 2:0 Power UP state 1 Default Value: 000b Access: R/W Lock This will be the 1st state after power is turned ON in the well **Encodings:** 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate



|                    |           | EU_PERF_CNT_CTL0 -   | Flexible       | EU     | J Event Control 0   |  |  |
|--------------------|-----------|--|----------------|--------|---|--|--|
| Register           | Space:    | MMIO: 0/2/0  |                |        |   |  |  |
| Source:<br>Access: | cess: R/W |  |                |        |   |  |  |
| Size (in b         | oits):    | 32   |                |        |   |  |  |
| Address:           | :         | 0E458h   |                |        |   |  |  |
| _                  |           | onfigures flexible EU event 0/1. Pleas<br>ported events. Please note that this re  |                |        | ription of the flexible EU events for more ontext saved/restored.                   |  |  |
| DWord              | Bit       |  | Descri         | iptio  | n   |  |  |
| 0                  | 31:24     | Reserved   |                |        |   |  |  |
|                    |           | Default Value:   |                |        | 0xf Default   |  |  |
|                    |           |  |                |        |   |  |  |
|                    | 23:20     | Fine Event Filter Select EU event  | 1              | ı      |   |  |  |
|                    |           | This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 1. Note that the fine event filter is logically applied after the coarse |                |        |   |  |  |
|                    |           | event filter.  Value   |                |        | Name  |  |  |
|                    |           | 0xf  | Default [Def   | aulti  |   |  |  |
|                    |           | [0x0-0xA]  |                | _      |   |  |  |
|                    | 19:16     | Coarse Event Filter Select EU ever   | nt 1           |        |   |  |  |
|                    |           |  |                |        |   |  |  |
|                    |           |  |                | -      | to the selected increment event when at filter is logically applied before the fine |  |  |
|                    |           | Value  |                |        | Name  |  |  |
|                    |           | 0xf  | Default [Defa  | ault]  |   |  |  |
|                    |           | [0x0-0x8]  |                |        |   |  |  |
|                    | 15:12     | Increment Event for EU event 1   |                |        |   |  |  |
|                    |           |  |                |        |   |  |  |
|                    |           | This field controls which increment  | t event provid | es the |   |  |  |
|                    |           | Value  |                |        | Name  |  |  |
|                    |           | 0xf  | Default [Defa  | ault]  |   |  |  |
|                    |           | [0x0-0x8]  |                |        |   |  |  |



|      | EU_PERF_CNT_CTL0 -   | Flexible EU Event Control 0                       |  |  |  |  |  |
|------|--|---|--|--|--|--|--|
| 11:8 | Fine Event Filter Select EU event 0  |   |  |  |  |  |  |
|      |  |   |  |  |  |  |  |
|      | This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 0. Note that the fine event filter is logically applied after the coarse event filter. |   |  |  |  |  |  |
|      | Value  | Name  |  |  |  |  |  |
|      | 0xf  | Default [Default]                                 |  |  |  |  |  |
|      | [0x0-0xA]  |   |  |  |  |  |  |
| 7:4  | Coarse Event Filter Select EU ever   | nt 0  |  |  |  |  |  |
|      |  |   |  |  |  |  |  |
|      | This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 0. Note that the coarse event filter is logically applied before the fine event filter.       |   |  |  |  |  |  |
|      | Value  | Name  |  |  |  |  |  |
|      | Oxf  | Default [Default]                                 |  |  |  |  |  |
|      | [0x0-0x8]  |   |  |  |  |  |  |
| 3:0  | Increment Event for EU event 0   |   |  |  |  |  |  |
|      |  |   |  |  |  |  |  |
|      | This field controls which increment  | event provides the basis for flexible EU event 0. |  |  |  |  |  |
|      | Value  | Name  |  |  |  |  |  |
|      | 0xf  | Default [Default]                                 |  |  |  |  |  |
|      | [0x0-0x8]  |   |  |  |  |  |  |



|  |                       | EU_PERF_CNT_CTL1 -                  | Flexible      | EU       | Event Control 1  |
|--|-----------------------|-------------------------------------|---------------|----------|--|
| Register   | Space:                | MMIO: 0/2/0                         |               |          |  |
| Source:  |                       | BSpec                               |               |          |  |
| Access:  |                       | R/W                                 |               |          |  |
| Size (in l   | oits):                | 32                                  |               |          |  |
| Address  | Address: 0E558h       |                                     |               |          |  |
| This register configures flexible EU event 2/3. Please refer to the description of the flexible EU events for more details on supported events. Please note that this register is render context saved/restored.   |                       |                                     |               |          | •  |
| DWord  | DWord Bit Description |                                     |               |          |  |
| 0  | 31:24                 | Reserved                            |               |          |  |
|  |                       | Default Value:                      |               |          | 0xf Default  |
|  | 23:20                 | Fine Event Filter Select EU event   | 3             |          |  |
| This field controls which fine event filter is applied to the coarsely filtered increment event creating flexible EU event 3. Note that the fine event filter is logically applied after the control event filter. |                       |                                     |               | <u> </u> |  |
|  |                       | Value                               |               |          | Name   |
|  |                       | 0xf                                 | Default [Def  | ault]    |  |
|  |                       | [0x0-0xA]                           |               |          |  |
|  | 19:16                 | Coarse Event Filter Select EU ever  | nt 3          |          |  |
|  |                       |                                     |               |          |  |
|  |                       |                                     |               |          | to the selected increment event when t filter is logically applied before the fine |
|  |                       | Value                               |               |          | Name   |
|  |                       | 0xf                                 | Default [Defa | ault]    |  |
|  |                       | [0x0-0x8]                           |               |          |  |
|  | 15:12                 | Increment Event for EU event 3      |               |          |  |
|  |                       |                                     |               |          |  |
|  |                       | This field controls which increment | event provid  | es the   | e basis for flexible EU event 3.   |
|  |                       | Value                               |               |          | Name   |
|  |                       | 0xf                                 | Default [Defa | ault]    |  |
|  |                       | [0x0-0x8]                           |               |          |  |



|      | EU_PERF_CNT_CTL1 -   | Flexible EU Event Control 1   |  |  |  |  |  |
|------|--|---|--|--|--|--|--|
| 11:8 | Fine Event Filter Select EU event 2  |   |  |  |  |  |  |
|      |  |   |  |  |  |  |  |
|      |  | This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 2. Note that the fine event filter is logically applied after the coarse event filter |  |  |  |  |  |
|      | Value  | Name  |  |  |  |  |  |
|      | 0xf  | Default [Default]   |  |  |  |  |  |
|      | [0x0-0xA]  |   |  |  |  |  |  |
| 7:4  | Coarse Event Filter Select EU eve  | nt 2  |  |  |  |  |  |
|      |  |   |  |  |  |  |  |
|      | This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 2. Note that the coarse event filter is logically applied before the fine event filter. |   |  |  |  |  |  |
|      | Value  | Name  |  |  |  |  |  |
|      | Oxf  | Default [Default]   |  |  |  |  |  |
|      | [0x0-0x8]  |   |  |  |  |  |  |
| 3:0  | Increment Event for EU event 2   |   |  |  |  |  |  |
|      |  |   |  |  |  |  |  |
|      | This field controls which increment event provides the basis for flexible EU event 2.  |   |  |  |  |  |  |
|      | Value  | Name  |  |  |  |  |  |
|      | 0xf  | Default [Default]   |  |  |  |  |  |
|      | [0x0-0x8]  |   |  |  |  |  |  |



|                    |            | EU_PERF_CNT_CTL2 -  | Flexible  | EU     | J Event Control 2  |  |  |
|--------------------|------------|---|---|--------|--|--|--|
| Register           | Space:     | MMIO: 0/2/0   |   |        |  |  |  |
| Source:<br>Access: | ccess: R/W |   |   |        |  |  |  |
| Size (in l         | oits):     | 32  |   |        |  |  |  |
| Address            | :<br>      | 0E658h  |   |        |  |  |  |
| _                  |            | onfigures flexible EU event 4/5. Pleas<br>ported events. Please note that this re |   |        | ription of the flexible EU events for more ontext saved/restored.                      |  |  |
| DWord              | Bit        |   | Descri  | ption  | n  |  |  |
| 0                  | 31:24      | Reserved  |   |        | _  |  |  |
|                    |            | Default Value:  |   |        | 0xf Default  |  |  |
|                    |            |   |   |        |  |  |  |
|                    | 23:20      | Fine Event Filter Select EU event   | 1   |        |  |  |  |
|                    |            |   |   |        |  |  |  |
|                    |            |   |   |        | the coarsely filtered increment event when ilter is logically applied after the coarse |  |  |
|                    |            | Value   |   |        | Name   |  |  |
|                    |            | 0xf   | Default [Def  | ault]  |  |  |  |
|                    |            | [0x0-0xA]   |   |        |  |  |  |
|                    | 19:16      | Coarse Event Filter Select EU even  | nt 1  |        |  |  |  |
|                    |            |   |   |        |  |  |  |
|                    |            |   | This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 5. Note that the coarse event filter is logically applied before the fine event filter |        |  |  |  |
|                    |            | Value   |   |        | Name   |  |  |
|                    |            | 0xf   | Default [Defa   | ault]  |  |  |  |
|                    |            | [0x0-0x8]   |   |        |  |  |  |
|                    | 15:12      | Increment Event for EU event 1  |   |        |  |  |  |
|                    |            |   |   |        |  |  |  |
|                    |            | This field controls which increment   | t event provid  | es the |  |  |  |
|                    |            | Value   |   |        | Name   |  |  |
|                    |            | 0xf   | Default [Defa   | ault]  |  |  |  |
|                    |            | [0x0-0x8]   |   |        |  |  |  |



|      | EU_PERF_CNT_CTL2 -  | - Flexible EU Event Control 2   |  |  |  |  |  |
|------|---|---|--|--|--|--|--|
| 11:8 | Fine Event Filter Select EU event 0   |   |  |  |  |  |  |
|      |   |   |  |  |  |  |  |
|      |   | This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 4. Note that the fine event filter is logically applied after the coarse event filter |  |  |  |  |  |
|      | Value   | Name  |  |  |  |  |  |
|      | 0xf   | Default [Default]   |  |  |  |  |  |
|      | [0x0-0xA]   |   |  |  |  |  |  |
| 7:4  | Coarse Event Filter Select EU eve   | ent 0   |  |  |  |  |  |
|      |   |   |  |  |  |  |  |
|      |   | vent filter is applied to the selected increment event when that the coarse event filter is logically applied before the fine   |  |  |  |  |  |
|      | Value   | Name  |  |  |  |  |  |
|      | Oxf   | Default [Default]   |  |  |  |  |  |
|      | [0x0-0x8]   |   |  |  |  |  |  |
| 3:0  | Increment Event for EU event 0  |   |  |  |  |  |  |
|      |   |   |  |  |  |  |  |
|      | This field controls which increment event provides the basis for flexible EU event 4. |   |  |  |  |  |  |
|      | Value   | Name  |  |  |  |  |  |
|      | 0xf   | Default [Default]   |  |  |  |  |  |
|      | [0x0-0x8]   |   |  |  |  |  |  |



|   | <b>EU_PERF_CNT_CTL3 - Flexible EU Event Control 3</b> |                                     |               |          |  |  |
|---|---|-------------------------------------|---------------|----------|--|--|
| Register  | Space:  | MMIO: 0/2/0                         |               |          |  |  |
| Source:   |   | BSpec                               |               |          |  |  |
| Access:   |   | R/W                                 |               |          |  |  |
| Size (in b  | oits):  | 32                                  |               |          |  |  |
| Address:  | :   | 0E758h                              |               |          |  |  |
| This register configures flexible EU event 6/7. Please refer to the description of the flexible EU events for metails on supported events. Please note that this register is render context saved/restored. |   |                                     |               | •        |  |  |
| DWord Bit Description   |   |                                     |               | 1        |  |  |
| 0   | 31:24   | Reserved                            |               |          |  |  |
|   |   | Default Value:                      |               |          | 0xf Default  |  |
|   | 23:20   | Fine Event Filter Select EU event 1 |               |          |  |  |
| This field controls which fine event filter is applied to the coarsely filtered increment e creating flexible EU event 7. Note that the fine event filter is logically applied after the event filter.      |   |                                     |               | <u>-</u> |  |  |
|   |   | Value                               |               |          | Name   |  |
|   |   | 0xf                                 | Default [Defa | ault]    |  |  |
|   |   | [0x0-0xA]                           |               |          |  |  |
|   | 19:16   | Coarse Event Filter Select EU even  | nt 1          |          | _  |  |
|   |   |                                     |               |          |  |  |
|   |   |                                     |               |          | to the selected increment event when<br>it filter is logically applied before the fine |  |
|   |   | Value                               |               |          | Name   |  |
|   |   | 0xf                                 | Default [Defa | ault]    |  |  |
|   |   | [0x0-0x8]                           |               |          |  |  |
|   | 15:12   | Increment Event for EU event 1      |               |          |  |  |
|   |   |                                     |               |          |  |  |
|   |   | This field controls which increment | event provide | es the   |  |  |
|   |   | Value                               |               |          | Name   |  |
|   |   | 0xf                                 | Default [Defa | ault]    |  |  |
|   |   | [0x0-0x8]                           |               |          |  |  |



|      | EU_PERF_CNT_CTL3 -                  | - Flexible EU Event Control 3  |  |  |  |  |  |
|------|-------------------------------------|--|--|--|--|--|--|
| 11:8 | Fine Event Filter Select EU event 0 |  |  |  |  |  |  |
|      |                                     |  |  |  |  |  |  |
|      |                                     | This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 6. Note that the fine event filter is logically applied after the coarse event filter. |  |  |  |  |  |
|      | Value                               | Name   |  |  |  |  |  |
|      | 0xf                                 | Default [Default]  |  |  |  |  |  |
|      | [0x0-0xA]                           |  |  |  |  |  |  |
| 7:4  | Coarse Event Filter Select EU eve   | ent O  |  |  |  |  |  |
|      |                                     |  |  |  |  |  |  |
|      |                                     | This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 6. Note that the coarse event filter is logically applied before the fine event filter.       |  |  |  |  |  |
|      | Value                               | Name   |  |  |  |  |  |
|      | 0xf                                 | Default [Default]  |  |  |  |  |  |
|      | [0x0-0x8]                           |  |  |  |  |  |  |
| 3:0  | Increment Event for EU event 0      |  |  |  |  |  |  |
|      |                                     |  |  |  |  |  |  |
|      | This field controls which incremen  | This field controls which increment event provides the basis for flexible EU event 6.  |  |  |  |  |  |
|      | Value                               | Name   |  |  |  |  |  |
|      | 0xf                                 | Default [Default]  |  |  |  |  |  |
|      | [0x0-0x8]                           |  |  |  |  |  |  |



|            |                 | EU_PERF_CNT_CTL4 -   | Flexible   | EU     | J Event Control 4  |  |  |
|------------|-----------------|--|--|--------|--|--|--|
| Register   | Space:          | MMIO: 0/2/0  |  |        |  |  |  |
|            |                 |  |  |        |  |  |  |
| Source:    |                 | BSpec  |  |        |  |  |  |
| Access:    |                 | R/W  |  |        |  |  |  |
| Size (in I | bits):          | 32   |  |        |  |  |  |
| Address    | Address: 0E45Ch |  |  |        |  |  |  |
| _          |                 | onfigures flexible EU event 8/9. Pleas<br>orted events. Please note that this re |  |        | ription of the flexible EU events for more ntext saved/restored.                       |  |  |
| DWord      | Bit             |  | Descr  | iptio  | n  |  |  |
| 0          | 31:24           | Reserved   |  |        |  |  |  |
|            |                 | Default Value:   |  |        | 0xf Default  |  |  |
|            |                 |  |  |        |  |  |  |
|            | 23:20           | Fine Event Filter Select EU event  | Fine Event Filter Select FU event 1  |        |  |  |  |
|            |                 |  |  |        |  |  |  |
|            |                 | This field controls which fine event   | This field controls which fine event filter is applied to the coarsely filtered increment event when |        |  |  |  |
|            |                 | 9  | hat the fine ev  | ent fi | ilter is logically applied after the coarse  |  |  |
|            |                 | event filter.  |  |        |  |  |  |
|            |                 | Value  |  |        | Name   |  |  |
|            |                 | 0xf  | Default [Def   | ault]  |  |  |  |
|            |                 | [0x0-0xA]  |  |        |  |  |  |
|            | 19:16           | Coarse Event Filter Select EU ever   | nt 1   |        |  |  |  |
|            |                 |  |  |        |  |  |  |
|            |                 |  |  |        | to the selected increment event when<br>it filter is logically applied before the fine |  |  |
|            |                 | Value  |  |        | Name   |  |  |
|            |                 | 0xf  | Default [Defa  | ault]  |  |  |  |
|            |                 | [0x0-0x8]  |  |        |  |  |  |
|            | 15:12           | Increment Event for EU event 1   |  |        |  |  |  |
|            |                 |  |  |        |  |  |  |
|            |                 | This field controls which increment  | t event provid   | es the | e basis for flexible EU event 9.   |  |  |
|            |                 | Value  |  |        | Name   |  |  |
|            |                 | 0xf  | Default [Defa  | ault]  |  |  |  |
|            |                 | [0x0-0x8]  |  |        |  |  |  |



|      | EU_PERF_CNT_CTL4 - Flexible EU Event Control 4   |                   |  |  |  |  |  |
|------|--|-------------------|--|--|--|--|--|
| 11:8 | Fine Event Filter Select EU event 0  |                   |  |  |  |  |  |
|      |  |                   |  |  |  |  |  |
|      | This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 8. Note that the fine event filter is logically applied after the coarse event filter. |                   |  |  |  |  |  |
|      | Value  | Name              |  |  |  |  |  |
|      | 0xf  | Default [Default] |  |  |  |  |  |
|      | [0x0-0xA]  |                   |  |  |  |  |  |
| 7:4  | Coarse Event Filter Select EU ever   | nt 0              |  |  |  |  |  |
|      |  |                   |  |  |  |  |  |
|      | This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 8. Note that the coarse event filter is logically applied before the fine event filter.       |                   |  |  |  |  |  |
|      | Value  | Name              |  |  |  |  |  |
|      | 0xf  | Default [Default] |  |  |  |  |  |
|      | [0x0-0x8]  |                   |  |  |  |  |  |
| 3:0  | Increment Event for EU event 0   |                   |  |  |  |  |  |
|      |  |                   |  |  |  |  |  |
|      | event provides the basis for flexible EU event 8.  |                   |  |  |  |  |  |
|      | Value  | Name              |  |  |  |  |  |
|      | 0xf  | Default [Default] |  |  |  |  |  |
|      | [0x0-0x8]  |                   |  |  |  |  |  |



|                    |                     | EU_PERF_CNT_CTL5 -   | <b>Flexible</b> | EU     | J Event Control 5   |  |
|--------------------|---------------------|--|-----------------|--------|---|--|
| Register           | Space:              | MMIO: 0/2/0  |                 |        |   |  |
| Source:<br>Access: |                     | BSpec<br>R/W   |                 |        |   |  |
| Size (in l         | oits):              | 32   |                 |        |   |  |
| Address            | :                   | 0E55Ch   |                 |        |   |  |
| _                  |                     | igures flexible EU event 10/11. Please refer to the description of the flexible EU events for more red events. Please note that this register is render context saved/restored.  |                 |        |   |  |
| DWord              | ord Bit Description |  |                 | n      |   |  |
| 0                  | 31:24               | Reserved   |                 |        |   |  |
|                    |                     | Default Value:   |                 |        | 0xf Default   |  |
|                    | 23:20               | Fine Event Filter Select EU event  | 1               |        |   |  |
|                    |                     |  |                 |        |   |  |
|                    |                     | This field controls which fine event filter is applied to the coarsely filtered increment event whe creating flexible EU event 11. Note that the fine event filter is logically applied after the coarse event filter. |                 |        |   |  |
|                    |                     | Value  | Name            |        |   |  |
|                    |                     | 0xf  | Default [Def    | ault]  |   |  |
|                    |                     | [0x0-0xA]  |                 |        |   |  |
|                    | 19:16               | Coarse Event Filter Select EU ever   | nt 1            |        |   |  |
|                    |                     |  |                 |        |   |  |
|                    |                     |  |                 |        | to the selected increment event when<br>ent filter is logically applied before the fine |  |
|                    |                     | Value  |                 |        | Name  |  |
|                    |                     | 0xf  | Default [Defa   | ult]   |   |  |
|                    |                     | [0x0-0x8]  |                 |        |   |  |
|                    | 15:12               | Increment Event for EU event 1   |                 |        |   |  |
|                    |                     |  |                 |        |   |  |
|                    |                     | This field controls which increment  | t event provid  | es the | e basis for flexible EU event 11.   |  |
|                    |                     | Value  |                 |        | Name  |  |
|                    |                     | 0xf  | Default [Defa   | ult]   |   |  |
|                    |                     | [0x0-0x8]  |                 |        |   |  |



|      | <b>EU_PERF_CNT_CTL5 - Flexible EU Event Control 5</b>   |                   |  |
|------|---|-------------------|--|
| 11:8 | Fine Event Filter Select EU event 0   |                   |  |
|      |   |                   |  |
|      | This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 10. Note that the fine event filter is logically applied after the coarse event filter. |                   |  |
|      | Value   | Name              |  |
|      | Oxf   | Default [Default] |  |
|      | [0x0-0xA]   |                   |  |
| 7:4  | Coarse Event Filter Select EU ever  | nt O              |  |
|      |   |                   |  |
|      | This field controls which coarse event filter is applied to the selected increment event where creating flexible EU event 10. Note that the coarse event filter is logically applied before the event filter.           |                   |  |
|      | Value   | Name              |  |
|      | Oxf   | Default [Default] |  |
|      | [0x0-0x8]   |                   |  |
| 3:0  | Increment Event for EU event 0  |                   |  |
|      |   |                   |  |
|      | This field controls which increment event provides the basis for flexible EU event 10.  |                   |  |
|      | Value   | Name              |  |
|      | 0xf   | Default [Default] |  |
|      | [0x0-0x8]   |                   |  |



| EU_PERF_CNT_CTL6 - Flexible EU Event Control 6 |                             |   |               |        |   |
|--|-----------------------------|---|---------------|--------|---|
| Register                                       | Register Space: MMIO: 0/2/0 |   |               |        |   |
| Source:  |                             | BSpec   |               |        |   |
| Access:  |                             | R/W   |               |        |   |
| Size (in b                                     | oits):                      | 32  |               |        |   |
| Address:                                       | :                           | 0E65Ch  |               |        |   |
| _  |                             | onfigures flexible EU event 12/13. Ple<br>orted events. Please note that this re  |               |        | escription of the flexible EU events for more ntext saved/restored.                     |
| DWord  | Bit                         |   | Descri        | ptio   | 1   |
| 0  | 31:24                       | Reserved  |               |        |   |
|  |                             | Default Value:  |               |        | 0xf Default   |
|  | 23:20                       | Fine Event Filter Select EU event 1   | 1             |        |   |
|  |                             |   |               |        | the coarsely filtered increment event when filter is logically applied after the coarse |
|  |                             | Value   |               |        | Name  |
|  |                             | 0xf   | Default [Def  | ault]  |   |
|  |                             | [0x0-0xA]   |               |        |   |
|  | 19:16                       | Coarse Event Filter Select EU ever  | nt 1          |        |   |
|  |                             |   |               |        |   |
|  |                             | This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 13. Note that the coarse event filter is logically applied before the fine event filter. |               |        |   |
|  |                             | Value Name  |               |        |   |
|  |                             | 0xf   | Default [Defa | ault]  |   |
|  |                             | [0x0-0x8]   |               |        |   |
|  | 15:12                       | Increment Event for EU event 1  |               |        |   |
|  |                             |   |               |        |   |
|  |                             | This field controls which increment   | event provide | es the |   |
|  |                             | Value   |               |        | Name  |
|  |                             | 0xf   | Default [Defa | ault]  |   |
|  |                             | [0x0-0x8]   |               |        |   |



|      | <b>EU_PERF_CNT_CTL6</b>   | - Flexible EU Event Control 6   |  |
|------|---|---|--|
| 11:8 | Fine Event Filter Select EU even  | nt 0  |  |
|      |   |   |  |
|      |   | ent filter is applied to the coarsely filtered increment event whe<br>te that the fine event filter is logically applied after the coarse |  |
|      | Value   | Name  |  |
|      | 0xf   | Default [Default]   |  |
|      | [0x0-0xA]   |   |  |
| 7:4  | Coarse Event Filter Select EU e   | vent 0  |  |
|      |   |   |  |
|      | This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 12. Note that the coarse event filter is logically applied before the fine event filter. |   |  |
|      | Value   | Name  |  |
|      | 0xf   | Default [Default]   |  |
|      | [0x0-0x8]   |   |  |
| 3:0  | Increment Event for EU event  | 0   |  |
|      |   |   |  |
|      | This field controls which increment event provides the basis for flexible EU event 12.  |   |  |
|      | Value   | Name  |  |
|      | 0xf   | Default [Default]   |  |
|      |   |   |  |



### FORCE\_TO\_NONPRIV

| Register Space: | MMIO: 0/2/0                |
|-----------------|----------------------------|
| Source:         | BSpec                      |
| Access:         | R/W                        |
| Size (in bits): | 32                         |
| Address:        | 024D0h-024D3h              |
| Name:           | FORCE_TO_NONPRIV           |
| ShortName:      | FORCE_TO_NONPRIV_0_RCSUNIT |
| Address:        | 024D4h-024D7h              |
| Name:           | FORCE_TO_NONPRIV           |
| ShortName:      | FORCE_TO_NONPRIV_1_RCSUNIT |
| Address:        | 024D8h-024DBh              |
| Name:           | FORCE_TO_NONPRIV           |
| ShortName:      | FORCE_TO_NONPRIV_2_RCSUNIT |
| Address:        | 024DCh-024DFh              |
| Name:           | FORCE_TO_NONPRIV           |
| ShortName:      | FORCE_TO_NONPRIV_3_RCSUNIT |
| Address:        | 024E0h-024E3h              |
| Name:           | FORCE_TO_NONPRIV           |
| ShortName:      | FORCE_TO_NONPRIV_4_RCSUNIT |
| Address:        | 024E4h-024E7h              |
| Name:           | FORCE_TO_NONPRIV           |

FORCE\_TO\_NONPRIV - FORCE\_TO\_NONPRIV

Name: FORCE\_TO\_NONPRIV

ShortName: FORCE\_TO\_NONPRIV\_8\_RCSUNIT

024E8h-024EBh

024ECh-024EFh

024F0h-024F3h

FORCE\_TO\_NONPRIV

FORCE\_TO\_NONPRIV

FORCE\_TO\_NONPRIV\_5\_RCSUNIT

FORCE\_TO\_NONPRIV\_6\_RCSUNIT

FORCE\_TO\_NONPRIV\_7\_RCSUNIT

ShortName:

ShortName:

ShortName:

Address:

Address:

Address:

Name:

Name:



|            | FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |
|------------|-------------------------------------|
| Address:   | 024F4h-024F7h                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_9_RCSUNIT          |
| Address:   | 024F8h-024FBh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_10_RCSUNIT         |
| Address:   | 024FCh-024FFh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_11_RCSUNIT         |
| Address:   | 184D0h-184D3h                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_0_POCSUNIT         |
| Address:   | 184D4h-184D7h                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_1_POCSUNIT         |
| Address:   | 184D8h-184DBh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_2_POCSUNIT         |
| Address:   | 184DCh-184DFh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_3_POCSUNIT         |
| Address:   | 184E0h-184E3h                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_4_POCSUNIT         |
| Address:   | 184E4h-184E7h                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_5_POCSUNIT         |
| Address:   | 184E8h-184EBh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_6_POCSUNIT         |
| Address:   | 184ECh-184EFh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_7_POCSUNIT         |
| Address:   | 184F0h-184F3h                       |
| Name:      | FORCE_TO_NONPRIV                    |



|            | FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |
|------------|-------------------------------------|
| ShortName: | FORCE_TO_NONPRIV_8_POCSUNIT         |
| Address:   | 184F4h-184F7h                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_9_POCSUNIT         |
| Address:   | 184F8h-184FBh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_10_POCSUNIT        |
| Address:   | 184FCh-184FFh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_11_POCSUNIT        |
| Address:   | 224D0h-224D3h                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_0_BCSUNIT          |
| Address:   | 224D4h-224D7h                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_1_BCSUNIT          |
| Address:   | 224D8h-224DBh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_2_BCSUNIT          |
| Address:   | 224DCh-224DFh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_3_BCSUNIT          |
| Address:   | 224E0h-224E3h                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_4_BCSUNIT          |
| Address:   | 224E4h-224E7h                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_5_BCSUNIT          |
| Address:   | 224E8h-224EBh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_6_BCSUNIT          |
| Address:   | 224ECh-224EFh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_7_BCSUNIT          |



|            | FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |
|------------|-------------------------------------|
| Address:   | 224F0h-224F3h                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_8_BCSUNIT          |
| Address:   | 224F4h-224F7h                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_9_BCSUNIT          |
| Address:   | 224F8h-224FBh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_10_BCSUNIT         |
| Address:   | 224FCh-224FFh                       |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_11_BCSUNIT         |
| Address:   | 1C04D0h-1C04D3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_0_VCSUNIT0         |
| Address:   | 1C04D4h-1C04D7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_1_VCSUNIT0         |
| Address:   | 1C04D8h-1C04DBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_2_VCSUNIT0         |
| Address:   | 1C04DCh-1C04DFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_3_VCSUNIT0         |
| Address:   | 1C04E0h-1C04E3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_4_VCSUNIT0         |
| Address:   | 1C04E4h-1C04E7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_5_VCSUNIT0         |
| Address:   | 1C04E8h-1C04EBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_6_VCSUNIT0         |
| Address:   | 1C04ECh-1C04EFh                     |
| Name:      | FORCE_TO_NONPRIV                    |



|            | FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |
|------------|-------------------------------------|
| ShortName: | FORCE_TO_NONPRIV_7_VCSUNIT0         |
| Address:   | 1C04F0h-1C04F3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_8_VCSUNIT0         |
| Address:   | 1C04F4h-1C04F7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_9_VCSUNIT0         |
| Address:   | 1C04F8h-1C04FBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_10_VCSUNIT0        |
| Address:   | 1C04FCh-1C04FFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_11_VCSUNIT0        |
| Address:   | 1C44D0h-1C44D3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_0_VCSUNIT1         |
| Address:   | 1C44D4h-1C44D7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_1_VCSUNIT1         |
| Address:   | 1C44D8h-1C44DBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_2_VCSUNIT1         |
| Address:   | 1C44DCh-1C44DFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_3_VCSUNIT1         |
| Address:   | 1C44E0h-1C44E3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_4_VCSUNIT1         |
| Address:   | 1C44E4h-1C44E7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_5_VCSUNIT1         |
| Address:   | 1C44E8h-1C44EBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_6_VCSUNIT1         |



| F          | FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |
|------------|-------------------------------------|
| Address:   | 1C44ECh-1C44EFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_7_VCSUNIT1         |
| Address:   | 1C44F0h-1C44F3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_8_VCSUNIT1         |
| Address:   | 1C44F4h-1C44F7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_9_VCSUNIT1         |
| Address:   | 1C44F8h-1C44FBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_10_VCSUNIT1        |
| Address:   | 1C44FCh-1C44FFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_11_VCSUNIT1        |
| Address:   | 1C84D0h-1C84D3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_0_VECSUNIT0        |
| Address:   | 1C84D4h-1C84D7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_1_VECSUNIT0        |
| Address:   | 1C84D8h-1C84DBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_2_VECSUNIT0        |
| Address:   | 1C84DCh-1C84DFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_3_VECSUNIT0        |
| Address:   | 1C84E0h-1C84E3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_4_VECSUNIT0        |
| Address:   | 1C84E4h-1C84E7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_5_VECSUNIT0        |
| Address:   | 1C84E8h-1C84EBh                     |
| Name:      | FORCE_TO_NONPRIV                    |



|            | FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |
|------------|-------------------------------------|
| ShortName: | FORCE_TO_NONPRIV_6_VECSUNIT0        |
| Address:   | 1C84ECh-1C84EFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_7_VECSUNIT0        |
| Address:   | 1C84F0h-1C84F3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_8_VECSUNIT0        |
| Address:   | 1C84F4h-1C84F7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_9_VECSUNIT0        |
| Address:   | 1C84F8h-1C84FBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_10_VECSUNIT0       |
| Address:   | 1C84FCh-1C84FFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_11_VECSUNIT0       |
| Address:   | 1D04D0h-1D04D3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_0_VCSUNIT2         |
| Address:   | 1D04D4h-1D04D7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_1_VCSUNIT2         |
| Address:   | 1D04D8h-1D04DBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_2_VCSUNIT2         |
| Address:   | 1D04DCh-1D04DFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_3_VCSUNIT2         |
| Address:   | 1D04E0h-1D04E3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_4_VCSUNIT2         |
| Address:   | 1D04E4h-1D04E7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_5_VCSUNIT2         |



|            | FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |
|------------|-------------------------------------|
| Address:   | 1D04E8h-1D04EBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_6_VCSUNIT2         |
| Address:   | 1D04ECh-1D04EFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_7_VCSUNIT2         |
| Address:   | 1D04F0h-1D04F3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_8_VCSUNIT2         |
| Address:   | 1D04F4h-1D04F7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_9_VCSUNIT2         |
| Address:   | 1D04F8h-1D04FBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_10_VCSUNIT2        |
| Address:   | 1D04FCh-1D04FFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_11_VCSUNIT2        |
| Address:   | 1D44D0h-1D44D3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_0_VCSUNIT3         |
| Address:   | 1D44D4h-1D44D7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_1_VCSUNIT3         |
| Address:   | 1D44D8h-1D44DBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_2_VCSUNIT3         |
| Address:   | 1D44DCh-1D44DFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_3_VCSUNIT3         |
| Address:   | 1D44E0h-1D44E3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_4_VCSUNIT3         |
| Address:   | 1D44E4h-1D44E7h                     |
| Name:      | FORCE_TO_NONPRIV                    |



|            | FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |
|------------|-------------------------------------|
| ShortName: | FORCE_TO_NONPRIV_5_VCSUNIT3         |
| Address:   | 1D44E8h-1D44EBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_6_VCSUNIT3         |
| Address:   | 1D44ECh-1D44EFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_7_VCSUNIT3         |
| Address:   | 1D44F0h-1D44F3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_8_VCSUNIT3         |
| Address:   | 1D44F4h-1D44F7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_9_VCSUNIT3         |
| Address:   | 1D44F8h-1D44FBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_10_VCSUNIT3        |
| Address:   | 1D44FCh-1D44FFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_11_VCSUNIT3        |
| Address:   | 1D84D0h-1D84D3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_0_VECSUNIT1        |
| Address:   | 1D84D4h-1D84D7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_1_VECSUNIT1        |
| Address:   | 1D84D8h-1D84DBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_2_VECSUNIT1        |
| Address:   | 1D84DCh-1D84DFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_3_VECSUNIT1        |
| Address:   | 1D84E0h-1D84E3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_4_VECSUNIT1        |



|            | FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |
|------------|-------------------------------------|
| Address:   | 1D84E4h-1D84E7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_5_VECSUNIT1        |
| Address:   | 1D84E8h-1D84EBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_6_VECSUNIT1        |
| Address:   | 1D84ECh-1D84EFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_7_VECSUNIT1        |
| Address:   | 1D84F0h-1D84F3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_8_VECSUNIT1        |
| Address:   | 1D84F4h-1D84F7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_9_VECSUNIT1        |
| Address:   | 1D84F8h-1D84FBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_10_VECSUNIT1       |
| Address:   | 1D84FCh-1D84FFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_11_VECSUNIT1       |
| Address:   | 1E04D0h-1E04D3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_0_VCSUNIT4         |
| Address:   | 1E04D4h-1E04D7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_1_VCSUNIT4         |
| Address:   | 1E04D8h-1E04DBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_2_VCSUNIT4         |
| Address:   | 1E04DCh-1E04DFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_3_VCSUNIT4         |
| Address:   | 1E04E0h-1E04E3h                     |
| Name:      | FORCE_TO_NONPRIV                    |



| FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |                              |  |  |  |
|-------------------------------------|------------------------------|--|--|--|
| ShortName:                          | FORCE_TO_NONPRIV_4_VCSUNIT4  |  |  |  |
| Address:                            | 1E04E4h-1E04E7h              |  |  |  |
| Name:                               | FORCE_TO_NONPRIV             |  |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_5_VCSUNIT4  |  |  |  |
| Address:                            | 1E04E8h-1E04EBh              |  |  |  |
| Name:                               | FORCE_TO_NONPRIV             |  |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_6_VCSUNIT4  |  |  |  |
| Address:                            | 1E04ECh-1E04EFh              |  |  |  |
| Name:                               | FORCE_TO_NONPRIV             |  |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_7_VCSUNIT4  |  |  |  |
| Address:                            | 1E04F0h-1E04F3h              |  |  |  |
| Name:                               | FORCE_TO_NONPRIV             |  |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_8_VCSUNIT4  |  |  |  |
| Address:                            | 1E04F4h-1E04F7h              |  |  |  |
| Name:                               | FORCE_TO_NONPRIV             |  |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_9_VCSUNIT4  |  |  |  |
| Address:                            | 1E04F8h-1E04FBh              |  |  |  |
| Name:                               | FORCE_TO_NONPRIV             |  |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_10_VCSUNIT4 |  |  |  |
| Address:                            | 1E04FCh-1E04FFh              |  |  |  |
| Name:                               | FORCE_TO_NONPRIV             |  |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_11_VCSUNIT4 |  |  |  |
| Address:                            | 1E44D0h-1E44D3h              |  |  |  |
| Name:                               | FORCE_TO_NONPRIV             |  |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_0_VCSUNIT5  |  |  |  |
| Address:                            | 1E44D4h-1E44D7h              |  |  |  |
| Name:                               | FORCE_TO_NONPRIV             |  |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_1_VCSUNIT5  |  |  |  |
| Address:                            | 1E44D8h-1E44DBh              |  |  |  |
| Name:                               | FORCE_TO_NONPRIV             |  |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_2_VCSUNIT5  |  |  |  |
| Address:                            | 1E44DCh-1E44DFh              |  |  |  |
| Name:                               | FORCE_TO_NONPRIV             |  |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_3_VCSUNIT5  |  |  |  |



|            | FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |
|------------|-------------------------------------|
| Address:   | 1E44E0h-1E44E3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_4_VCSUNIT5         |
| Address:   | 1E44E4h-1E44E7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_5_VCSUNIT5         |
| Address:   | 1E44E8h-1E44EBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_6_VCSUNIT5         |
| Address:   | 1E44ECh-1E44EFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_7_VCSUNIT5         |
| Address:   | 1E44F0h-1E44F3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_8_VCSUNIT5         |
| Address:   | 1E44F4h-1E44F7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_9_VCSUNIT5         |
| Address:   | 1E44F8h-1E44FBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_10_VCSUNIT5        |
| Address:   | 1E44FCh-1E44FFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_11_VCSUNIT5        |
| Address:   | 1E84D0h-1E84D3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_0_VECSUNIT2        |
| Address:   | 1E84D4h-1E84D7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_1_VECSUNIT2        |
| Address:   | 1E84D8h-1E84DBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_2_VECSUNIT2        |
| Address:   | 1E84DCh-1E84DFh                     |
| Name:      | FORCE_TO_NONPRIV                    |



| FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |                               |  |  |
|-------------------------------------|-------------------------------|--|--|
| ShortName:                          | FORCE_TO_NONPRIV_3_VECSUNIT2  |  |  |
| Address:                            | 1E84E0h-1E84E3h               |  |  |
| Name:                               | FORCE_TO_NONPRIV              |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_4_VECSUNIT2  |  |  |
| Address:                            | 1E84E4h-1E84E7h               |  |  |
| Name:                               | FORCE_TO_NONPRIV              |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_5_VECSUNIT2  |  |  |
| Address:                            | 1E84E8h-1E84EBh               |  |  |
| Name:                               | FORCE_TO_NONPRIV              |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_6_VECSUNIT2  |  |  |
| Address:                            | 1E84ECh-1E84EFh               |  |  |
| Name:                               | FORCE_TO_NONPRIV              |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_7_VECSUNIT2  |  |  |
| Address:                            | 1E84F0h-1E84F3h               |  |  |
| Name:                               | FORCE_TO_NONPRIV              |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_8_VECSUNIT2  |  |  |
| Address:                            | 1E84F4h-1E84F7h               |  |  |
| Name:                               | FORCE_TO_NONPRIV              |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_9_VECSUNIT2  |  |  |
| Address:                            | 1E84F8h-1E84FBh               |  |  |
| Name:                               | FORCE_TO_NONPRIV              |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_10_VECSUNIT2 |  |  |
| Address:                            | 1E84FCh-1E84FFh               |  |  |
| Name:                               | FORCE_TO_NONPRIV              |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_11_VECSUNIT2 |  |  |
| Address:                            | 1F04D0h-1F04D3h               |  |  |
| Name:                               | FORCE_TO_NONPRIV              |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_0_VCSUNIT6   |  |  |
| Address:                            | 1F04D4h-1F04D7h               |  |  |
| Name:                               | FORCE_TO_NONPRIV              |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_1_VCSUNIT6   |  |  |
| Address:                            | 1F04D8h-1F04DBh               |  |  |
| Name:                               | FORCE_TO_NONPRIV              |  |  |
| ShortName:                          | FORCE_TO_NONPRIV_2_VCSUNIT6   |  |  |



|            | FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |  |  |  |
|------------|-------------------------------------|--|--|--|
| Address:   | 1F04DCh-1F04DFh                     |  |  |  |
| Name:      | FORCE_TO_NONPRIV                    |  |  |  |
| ShortName: | FORCE_TO_NONPRIV_3_VCSUNIT6         |  |  |  |
| Address:   | 1F04E0h-1F04E3h                     |  |  |  |
| Name:      | FORCE_TO_NONPRIV                    |  |  |  |
| ShortName: | FORCE_TO_NONPRIV_4_VCSUNIT6         |  |  |  |
| Address:   | 1F04E4h-1F04E7h                     |  |  |  |
| Name:      | FORCE_TO_NONPRIV                    |  |  |  |
| ShortName: | FORCE_TO_NONPRIV_5_VCSUNIT6         |  |  |  |
| Address:   | 1F04E8h-1F04EBh                     |  |  |  |
| Name:      | FORCE_TO_NONPRIV                    |  |  |  |
| ShortName: | FORCE_TO_NONPRIV_6_VCSUNIT6         |  |  |  |
| Address:   | 1F04ECh-1F04EFh                     |  |  |  |
| Name:      | FORCE_TO_NONPRIV                    |  |  |  |
| ShortName: | FORCE_TO_NONPRIV_7_VCSUNIT6         |  |  |  |
| Address:   | 1F04F0h-1F04F3h                     |  |  |  |
| Name:      | FORCE_TO_NONPRIV                    |  |  |  |
| ShortName: | FORCE_TO_NONPRIV_8_VCSUNIT6         |  |  |  |
| Address:   | 1F04F4h-1F04F7h                     |  |  |  |
| Name:      | FORCE_TO_NONPRIV                    |  |  |  |
| ShortName: | FORCE_TO_NONPRIV_9_VCSUNIT6         |  |  |  |
| Address:   | 1F04F8h-1F04FBh                     |  |  |  |
| Name:      | FORCE_TO_NONPRIV                    |  |  |  |
| ShortName: | FORCE_TO_NONPRIV_10_VCSUNIT6        |  |  |  |
| Address:   | 1F04FCh-1F04FFh                     |  |  |  |
| Name:      | FORCE_TO_NONPRIV                    |  |  |  |
| ShortName: | FORCE_TO_NONPRIV_11_VCSUNIT6        |  |  |  |
| Address:   | 1F44D0h-1F44D3h                     |  |  |  |
| Name:      | FORCE_TO_NONPRIV                    |  |  |  |
| ShortName: | FORCE_TO_NONPRIV_0_VCSUNIT7         |  |  |  |
| Address:   | 1F44D4h-1F44D7h                     |  |  |  |
| Name:      | FORCE_TO_NONPRIV                    |  |  |  |
| ShortName: | FORCE_TO_NONPRIV_1_VCSUNIT7         |  |  |  |
| Address:   | 1F44D8h-1F44DBh                     |  |  |  |
| Name:      | FORCE_TO_NONPRIV                    |  |  |  |



|            | FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |
|------------|-------------------------------------|
| ShortName: | FORCE_TO_NONPRIV_2_VCSUNIT7         |
| Address:   | 1F44DCh-1F44DFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_3_VCSUNIT7         |
| Address:   | 1F44E0h-1F44E3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_4_VCSUNIT7         |
| Address:   | 1F44E4h-1F44E7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_5_VCSUNIT7         |
| Address:   | 1F44E8h-1F44EBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_6_VCSUNIT7         |
| Address:   | 1F44ECh-1F44EFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_7_VCSUNIT7         |
| Address:   | 1F44F0h-1F44F3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_8_VCSUNIT7         |
| Address:   | 1F44F4h-1F44F7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_9_VCSUNIT7         |
| Address:   | 1F44F8h-1F44FBh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_10_VCSUNIT7        |
| Address:   | 1F44FCh-1F44FFh                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_11_VCSUNIT7        |
| Address:   | 1F84D0h-1F84D3h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_0_VECSUNIT3        |
| Address:   | 1F84D4h-1F84D7h                     |
| Name:      | FORCE_TO_NONPRIV                    |
| ShortName: | FORCE_TO_NONPRIV_1_VECSUNIT3        |



FORCE TO NONPRIV - FORCE TO NONPRIV

Address: 1F84D8h-1F84D8h
Name: FORCE\_TO\_NONPRIV

ShortName: FORCE\_TO\_NONPRIV\_2\_VECSUNIT3

Address: 1F84DCh-1F84DFh
Name: FORCE\_TO\_NONPRIV

ShortName: FORCE\_TO\_NONPRIV\_3\_VECSUNIT3

Address: 1F84E0h-1F84E3h Name: FORCE TO NONPRIV

ShortName: FORCE\_TO\_NONPRIV\_4\_VECSUNIT3

Address: 1F84E4h-1F84E7h Name: FORCE\_TO\_NONPRIV

ShortName: FORCE\_TO\_NONPRIV\_5\_VECSUNIT3

Address: 1F84E8h-1F84EBh
Name: FORCE TO NONPRIV

ShortName: FORCE\_TO\_NONPRIV\_6\_VECSUNIT3

Address: 1F84ECh-1F84EFh
Name: FORCE\_TO\_NONPRIV

ShortName: FORCE\_TO\_NONPRIV\_7\_VECSUNIT3

Address: 1F84F0h-1F84F3h Name: FORCE\_TO\_NONPRIV

ShortName: FORCE\_TO\_NONPRIV\_8\_VECSUNIT3

Address: 1F84F4h-1F84F7h
Name: FORCE TO NONPRIV

ShortName: FORCE\_TO\_NONPRIV\_9\_VECSUNIT3

Address: 1F84F8h-1F84FBh Name: FORCE TO NONPRIV

ShortName: FORCE\_TO\_NONPRIV\_10\_VECSUNIT3

Address: 1F84FCh-1F84FFh
Name: FORCE TO NONPRIV

ShortName: FORCE\_TO\_NONPRIV\_11\_VECSUNIT3

These registers are privilege registers and are not allowed to be written from non-privilege batch buffer. These are global registers and power context save/restored.

#### Workaround

These register must be programmed as non-privileged to give PPGTT batch buffer access: 3DPRIM\_XP0(0x2690), 3DPRIM\_XP1(0x2694) and 3DPRIM\_XP2(0x2698).



| DWord | Bit   |  |  | Description  |     |      |  |  |
|-------|-------|--|--|--------------|-----|------|--|--|
| 0     | 31    | Reserved   |  |              |     |      |  |  |
|       |       |  |  |              |     |      |  |  |
|       |       | Format:  |  |              |     | MBZ  |  |  |
|       | 30    | Reserved   |  |              |     |      |  |  |
|       |       |  |  |              |     |      |  |  |
|       | 29:28 | Reserved   |  |              |     |      |  |  |
|       |       |  |  |              |     |      |  |  |
|       | 27    | Reserved   |  |              | 1   |      |  |  |
|       |       |  |  |              |     |      |  |  |
|       |       | Format:  |  | MBZ          |     |      |  |  |
|       | 26    | Reserved   |  |              | 1   |      |  |  |
|       |       | Format:  |  |              | MBZ |      |  |  |
|       | 25:2  | Non Privilege Register Address   |  |              |     |      |  |  |
|       |       | Format:  |  | ddress[25:2] |     |      |  |  |
|       |       | This field contains the MMIO offset of a register. MMIO offset programmed in this field will be treated as a non-privilege register by render command streamer while processing register writes from a non-privilege batch buffer. This register provides programmability is to extend the non-privilege register table mentioned in MI_BATCH_BUFFER_START command in render command streamer. |  |              |     |      |  |  |
|       |       | Value  |  |              |     | Name |  |  |
|       |       | 3800h [Default]  |  |              | ]   |      |  |  |
|       | 1:0   | Reserved   |  |              |     |      |  |  |
|       |       |  |  |              |     |      |  |  |
|       |       | ormat:   |  |              | MBZ |      |  |  |



## **FUSE\_STATUS**

|            |                                 |                              | FUSE_STATUS   |  |  |  |
|------------|---------------------------------|------------------------------|---|--|--|--|
| Register   | Space:                          | ce: MMIO: 0/2/0              |   |  |  |  |
| Source:    |                                 | BSpec                        |   |  |  |  |
| Access:    |                                 | RO                           |   |  |  |  |
| Size (in b | its):                           | 32                           |   |  |  |  |
| Address:   |                                 | 42000h-42003h                |   |  |  |  |
| Name:      |                                 | Fuse Status                  |   |  |  |  |
| ShortNa    | ne:                             | FUSE_STATUS                  |   |  |  |  |
| Power:     |                                 | PG0                          |   |  |  |  |
| Reset:     |                                 | global                       |   |  |  |  |
| This reg   | ister is                        | on the ungated clock and th  | ne chip reset, not the FLR.   |  |  |  |
| DWord      | Bit                             |                              | Description   |  |  |  |
| 0          | 31                              | Fuse Download Status         |   |  |  |  |
|            |                                 | Access:                      | RO  |  |  |  |
|            |                                 |                              | us of fuse and strap download to the Display Engine. After fuse and |  |  |  |
|            |                                 |                              | ne distributed within the Display Engine.                           |  |  |  |
|            |                                 | Value                        | Name  |  |  |  |
|            |                                 | 0b                           | Not Done  |  |  |  |
|            |                                 | 1b                           | Done  |  |  |  |
|            |                                 | Reserved                     |   |  |  |  |
|            | 27                              | Fuse PG0 Distribution State  |   |  |  |  |
|            |                                 | Access:                      |   |  |  |  |
|            |                                 |                              | us of fuse distribution to power well #0.                           |  |  |  |
|            |                                 | Value                        | Name  |  |  |  |
|            |                                 | 0b                           | Not Done  |  |  |  |
|            |                                 | 1b                           | Done  |  |  |  |
|            | 26                              | Fuse PG1 Distribution Status |   |  |  |  |
|            |                                 | Access:                      |   |  |  |  |
|            |                                 |                              | us of fuse distribution to power well #1.                           |  |  |  |
|            |                                 | Value 0b                     | Name  |  |  |  |
|            |                                 | Not Done                     |   |  |  |  |
|            |                                 | 1b                           | Done  |  |  |  |
|            | 25 Fuse PG2 Distribution Status |                              |   |  |  |  |
|            |                                 |                              |   |  |  |  |



|               | FUSE   | _STATUS                        |  |  |
|---------------|--|--------------------------------|--|--|
|               | Access:  | RO                             |  |  |
|               | This field indicates the status of fuse distribution to power well #2. |                                |  |  |
|               | Value  | Name                           |  |  |
|               | 0b   | Not Done                       |  |  |
|               | 1b   | Done                           |  |  |
| 24            | Fuse PG3 Distribution Status   |                                |  |  |
|               |  |                                |  |  |
|               | Access:  | RO                             |  |  |
|               | This field indicates the status of fuse of                             | distribution to power well #3. |  |  |
|               | Value  | Name                           |  |  |
|               | 0b   | Not Done                       |  |  |
|               | 1b   | Done                           |  |  |
| 23            | Fuse PG4 Distribution Status   |                                |  |  |
|               |  |                                |  |  |
|               | Access:  | RO                             |  |  |
|               | This field indicates the status of fuse distribution to power well #4. |                                |  |  |
|               | Value  | Name                           |  |  |
|               | 0b   | Not Done                       |  |  |
|               | 1b   | Done                           |  |  |
| 22:0 Reserved |  |                                |  |  |
|               |  |                                |  |  |



# **GAM BDF Register**

|                             |   | )F Register  |   |  |  |
|-----------------------------|---|--|---|--|--|
| Register Space: MMIO: 0/2/0 |   |  |   |  |  |
|                             |   |  |   |  |  |
|                             | ·   |  |   |  |  |
| ts):                        | 32  |  |   |  |  |
|                             | 04200h  |  |   |  |  |
| ter hold                    | ls the bus,device and function number                             |  |   |  |  |
| Bit                         | Descr   | ription  |   |  |  |
| 31:24                       | Bus Number  |  |   |  |  |
|                             | Default Value:  |  | 00h   |  |  |
|                             | Access:   |  | R/W   |  |  |
|                             | This field specifies the PCI bus number of the graphics device.   |  |   |  |  |
| 23:19                       | Device Number   |  |   |  |  |
|                             | Default Value:  | 00010  | b   |  |  |
|                             | Access:   | R/W  |   |  |  |
|                             | This field specifies the PCI device number of the graphics device |  |   |  |  |
| 18:16                       | Function Number   |  |   |  |  |
|                             | Default Value:  |  | 000b  |  |  |
|                             | Access:   |  | RO  |  |  |
|                             | ·   | <b>-</b> .   | is not virtualized.   |  |  |
| 15:0                        | Reserved  |  |   |  |  |
|                             | Default Value:  | 000  | 00h   |  |  |
|                             | Access:   | R/\  | N   |  |  |
|                             | Reserved for future use.  |  |   |  |  |
|                             | ter hold<br>Bit<br>31:24<br>23:19                                 | BSpec 32 04200h  ter holds the bus,device and function number  Bit Descri  31:24  Bus Number  Default Value: Access: This field specifies the PCI bus number of the company of the period of the perio | BSpec 32 04200h  ter holds the bus,device and function number  Bit Description  31:24  Bus Number  Default Value: |  |  |



### **GAMMA\_MODE**

|              |   | GAM   | MA_MODE               |  |  |  |  |
|--------------|---|---|-----------------------|--|--|--|--|
| Register     | Space:  | MMIO: 0/2/0   |                       |  |  |  |  |
| Source:      |   | PSpoc   | DCnoo                 |  |  |  |  |
| Access:      |   | BSpec<br>Double Buffered                                    |                       |  |  |  |  |
| Size (in b   | itc).   | 32  |                       |  |  |  |  |
| Double E     |   | Start of vertical blank                                     |                       |  |  |  |  |
| Update F     |   | Start of Vertical Dialik                                    |                       |  |  |  |  |
| Address:     |   | 4A480h-4A483h   |                       |  |  |  |  |
| Name:        |   | Pipe Gamma Mode   |                       |  |  |  |  |
| ShortNar     | ne:   | GAMMA_MODE_A  |                       |  |  |  |  |
| Power:       |   | PG1   |                       |  |  |  |  |
| Reset:       |   | soft  |                       |  |  |  |  |
| Address:     |   | 4AC80h-4AC83h   |                       |  |  |  |  |
| Name:        |   | Pipe Gamma Mode   | Pipe Gamma Mode       |  |  |  |  |
| ShortNar     | ne:   | GAMMA_MODE_B  | GAMMA_MODE_B          |  |  |  |  |
| Power:       |   | PG2   | PG2                   |  |  |  |  |
| Reset:       |   | soft  | soft                  |  |  |  |  |
| Address:     |   | 4B480h-4B483h   | 4B480h-4B483h         |  |  |  |  |
| Name:        |   | Pipe Gamma Mode   | Pipe Gamma Mode       |  |  |  |  |
| ShortNar     | ne:   | GAMMA_MODE_C  | GAMMA_MODE_C          |  |  |  |  |
| Power:       |   | PG2   | PG2                   |  |  |  |  |
| Reset:       |   | soft  |                       |  |  |  |  |
| <b>DWord</b> | Bit   |   | Description           |  |  |  |  |
| 0            | 31  | Pre CSC Gamma Enable  |                       |  |  |  |  |
|              |   |   |                       |  |  |  |  |
|              |   | This hit anables the nine are solar or                      | assa sanyarsian gamma |  |  |  |  |
|              |   | This bit enables the pipe pre color space conversion gamma. |                       |  |  |  |  |
|              | Restriction: This bit must not be set when any of the individual plane 'Pipe set in PLANE_COLOR_CTL register. |   |                       |  |  |  |  |
|              |   |   |                       |  |  |  |  |
|              |   | Value   | Name                  |  |  |  |  |
|              |   | 1b  | Enable                |  |  |  |  |
| -            |   | 0b  | Disable               |  |  |  |  |
|              | 30  | Post CSC Gamma Enable                                       |                       |  |  |  |  |



|       |  | GAMMA  | _MC                           | DE        |                                      |  |
|-------|--|--|-------------------------------|-----------|--------------------------------------|--|
|       |  |  |                               |           |                                      |  |
|       |  |  |                               |           |                                      |  |
|       | This bit enables the pipe post color space conversion gamma.   |  |                               |           |                                      |  |
|       | Restriction: This bit must not be set when any of the individual plane 'Pipe Gamma Enable' bit is set in PLANE_COLOR_CTL register. |  |                               |           |                                      |  |
|       |  | Value  |                               |           | Name                                 |  |
|       | 1b   |  | Ena                           | ble       |                                      |  |
|       | 0b   |  | Disa                          | able      |                                      |  |
| 29:16 | Reserved   |  |                               |           |                                      |  |
|       |  |  |                               |           |                                      |  |
|       | Format:  |  |                               |           | MBZ                                  |  |
| 15    | Reserved   |  |                               |           |                                      |  |
|       |  |  |                               |           |                                      |  |
| 14:2  | Reserved   |  |                               |           |                                      |  |
|       |  |  |                               |           |                                      |  |
|       | Format:  |  |                               | MBZ       |                                      |  |
| 1:0   | Gamma Mode   |  |                               |           |                                      |  |
|       | Description  |  |                               |           |                                      |  |
|       |  | selects which mode the pipe pa<br>h as in the planes, are unaffected |                               |           | rrection logic works in. Other gamma |  |
|       | This field   | applies to post csc gamma. Pre                                       | csc gar                       | mma mod   | de is fixed and not configurable.    |  |
|       | Value  | Name   |                               |           | Description                          |  |
|       | 00b  | 8 bit  | 8-bit L                       | egacy Pa  | lette Mode                           |  |
|       | 01b  | 10 bit   | 10-bit Precision Palette Mode |           |                                      |  |
|       | 10b  | 12 bit   | 12-bit                        | Interpola | ted Gamma Mode                       |  |
|       | 11b  | 12 bit Multi Segment   | 12-bit                        | Multi-seg | gmented Gamma Mode                   |  |



### **Gated Clock Counter for DFR Testability**

| SAMPLEI              | SAMPLER_DFR_GATED_COUNT - Gated Clock Counter for DFR Testability |              |  |  |  |  |  |
|----------------------|---|--------------|--|--|--|--|--|
| Register Space:      | MMIO: 0/2/0   |              |  |  |  |  |  |
| Source:              | RenderCS  |              |  |  |  |  |  |
| Access:              | RO  |              |  |  |  |  |  |
| Size (in bits):      | 32  |              |  |  |  |  |  |
| Trusted Type:        | 1   |              |  |  |  |  |  |
| Address:             | 0E14Ch  |              |  |  |  |  |  |
| For testability of D | FR feature  |              |  |  |  |  |  |
| DWord                | Bit   | Description  |  |  |  |  |  |
| 0                    | 31:0  | Counter Bits |  |  |  |  |  |
|                      |   |              |  |  |  |  |  |
|                      |   | Format: U32  |  |  |  |  |  |

Count of edge-skipped sampler clocks.



# **General Purpose Register**

|                         | CS_GPR - General Purpose Register |  |  |  |  |
|-------------------------|-----------------------------------|--|--|--|--|
| Register Space:         | MMIO: 0/2/0                       |  |  |  |  |
| Source:                 | DCnac                             |  |  |  |  |
|                         | BSpec BAN                         |  |  |  |  |
| Access: Size (in bits): | R/W<br>1024                       |  |  |  |  |
|                         |                                   |  |  |  |  |
| Address:                | 02600h-0267Fh                     |  |  |  |  |
| Name:                   | General Purpose Register          |  |  |  |  |
| ShortName:              | CS_GPR_RCSUNIT                    |  |  |  |  |
| Address:                | 18600h-1867Fh                     |  |  |  |  |
| Name:                   | General Purpose Register          |  |  |  |  |
| ShortName:              | CS_GPR_POCSUNIT                   |  |  |  |  |
| Address:                | 22600h-2267Fh                     |  |  |  |  |
| Name:                   | General Purpose Register          |  |  |  |  |
| ShortName:              | CS_GPR_BCSUNIT                    |  |  |  |  |
| Address:                | 1C0600h-1C067Fh                   |  |  |  |  |
| Name:                   | General Purpose Register          |  |  |  |  |
| ShortName:              | CS_GPR_VCSUNIT0                   |  |  |  |  |
| Address:                | 1C4600h-1C467Fh                   |  |  |  |  |
| Name:                   | General Purpose Register          |  |  |  |  |
| ShortName:              | CS_GPR_VCSUNIT1                   |  |  |  |  |
| Address:                | 1C8600h-1C867Fh                   |  |  |  |  |
| Name:                   | General Purpose Register          |  |  |  |  |
| ShortName:              | CS_GPR_VECSUNIT0                  |  |  |  |  |
| Address:                | 1D0600h-1D067Fh                   |  |  |  |  |
| Name:                   | General Purpose Register          |  |  |  |  |
| ShortName:              | CS_GPR_VCSUNIT2                   |  |  |  |  |
| Address:                | 1D4600h-1D467Fh                   |  |  |  |  |
| Name:                   | General Purpose Register          |  |  |  |  |
| ShortName:              | CS_GPR_VCSUNIT3                   |  |  |  |  |
| Address:                | 1D8600h-1D867Fh                   |  |  |  |  |
| Name:                   | General Purpose Register          |  |  |  |  |
| ShortName:              | CS_GPR_VECSUNIT1                  |  |  |  |  |



|            | C           | S_GPR - General Purpose Register   |          |
|------------|-------------|--|----------|
| Address:   | 1E0600      | Dh-1E067Fh   |          |
| Name:      | Genera      | al Purpose Register  |          |
| ShortName: | CS_GP       | R_VCSUNIT4   |          |
| Address:   | 1E4600      | Dh-1E467Fh   |          |
| Name:      | Genera      | al Purpose Register  |          |
| ShortName: | CS_GP       | R_VCSUNIT5   |          |
| Address:   | 1E8600      | Dh-1E867Fh   |          |
| Name:      | Genera      | al Purpose Register  |          |
| ShortName: | CS_GP       | R_VECSUNIT2  |          |
| Address:   | 1F0600      | Dh-1F067Fh   |          |
| Name:      | Genera      | al Purpose Register  |          |
| ShortName: | CS_GP       | R_VCSUNIT6   |          |
| Address:   | 1F4600      | )h-1F467Fh   |          |
| Name:      | Genera      | al Purpose Register  |          |
| ShortName: | CS_GP       | R_VCSUNIT7   |          |
| Address:   | 1F8600      | Dh-1F867Fh   |          |
| Name:      | Genera      | al Purpose Register  |          |
| ShortName: | CS_GP       | R_VECSUNIT3  |          |
|            |             | Description  | Source   |
|            | •           | egister bank of sixteen 64bit registers, which will be used as temporary and to do ALU operations. |          |
| GPR Index  | MMIO Offset |  | RenderCS |
| R_0        | 0x2600      |  |          |
| R_1        | 0x2608      |  |          |

|                  | •           | and to do ALU operations. |  |
|------------------|-------------|---------------------------|--|
| <b>GPR Index</b> | MMIO Offset |                           |  |
| R_0              | 0x2600      |                           |  |
| R_1              | 0x2608      |                           |  |
| R_2              | 0x2610      |                           |  |
| R_3              | 0x2618      |                           |  |
| R_4              | 0x2620      |                           |  |
| R_5              | 0x2628      |                           |  |
| R_6              | 0x2630      |                           |  |
| R_7              | 0x2638      |                           |  |
| R_8              | 0x2640      |                           |  |
| R_9              | 0x2648      |                           |  |
| R_10             | 0x2650      |                           |  |
| R_11             | 0x2658      |                           |  |
| R_12             | 0x2660      |                           |  |



|       | CS_GPR - General Purpose Register |       |               |                 |  |  |  |
|-------|-----------------------------------|-------|---------------|-----------------|--|--|--|
| R_13  | 0x2668                            |       |               |                 |  |  |  |
| R_14  | 0x2670                            |       |               |                 |  |  |  |
| R_15  | 0x2678                            |       |               |                 |  |  |  |
| DWord | d                                 | Bit   |               | Description     |  |  |  |
| 01    |                                   | 63:32 | CS_GPR_DATA1  |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
|       |                                   | 31:0  | CS_GPR_DATA0  |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
| 23    |                                   | 63:32 | CS_GPR_DATA3  |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
|       |                                   | 31:0  | CS_GPR_DATA2  |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
| 45    |                                   | 63:32 | CS_GPR_DATA5  |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
|       |                                   | 31:0  | CS_GPR_DATA4  |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
| 67    |                                   | 63:32 | CS_GPR_DATA7  |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
|       |                                   | 31:0  | CS_GPR_DATA6  |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
| 89    |                                   | 63:32 | CS_GPR_DATA9  |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
|       |                                   | 31:0  | CS_GPR_DATA8  |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
| 1011  |                                   | 63:32 | CS_GPR_DATA11 |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
|       |                                   | 31:0  | CS_GPR_DATA10 |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
| 1213  |                                   | 63:32 | CS_GPR_DATA13 |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
|       |                                   | 31:0  | CS_GPR_DATA12 |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |
| 1415  |                                   | 63:32 | CS_GPR_DATA15 |                 |  |  |  |
|       |                                   |       | Source:       | CommandStreamer |  |  |  |



|      |       | Tik Genera    | al Purpose Register |  |
|------|-------|---------------|---------------------|--|
|      | 31:0  | CS_GPR_DATA   |                     |  |
|      |       | Source:       | CommandStreamer     |  |
| 1617 | 63:32 | CS_GPR_DATA17 |                     |  |
|      |       | Source:       | CommandStreamer     |  |
|      | 31:0  | CS_GPR_DATA   | 16                  |  |
|      |       | Source:       | CommandStreamer     |  |
| 1819 | 63:32 | CS_GPR_DATA   | 19                  |  |
|      |       | Source:       | CommandStreamer     |  |
|      | 31:0  | CS_GPR_DATA   | 18                  |  |
|      |       | Source:       | CommandStreamer     |  |
| 2021 | 63:32 | CS_GPR_DATA   | 21                  |  |
|      |       | Source:       | CommandStreamer     |  |
|      | 31:0  | CS_GPR_DATA   | 20                  |  |
|      |       | Source:       | CommandStreamer     |  |
| 2223 | 63:32 | CS_GPR_DATA   | 23                  |  |
|      |       | Source:       | CommandStreamer     |  |
|      | 31:0  | CS_GPR_DATA   | 22                  |  |
|      |       | Source:       | CommandStreamer     |  |
| 2425 | 63:32 | CS_GPR_DATA   | 25                  |  |
|      |       | Source:       | CommandStreamer     |  |
|      |       | CS_GPR_DATA   | 24                  |  |
|      |       | Source:       | CommandStreamer     |  |
| 2627 | 63:32 | CS_GPR_DATA   | 27                  |  |
|      |       | Source:       | CommandStreamer     |  |
|      | 31:0  | CS_GPR_DATA   | 26                  |  |
|      |       | Source:       | CommandStreamer     |  |
| 2829 | 63:32 | CS_GPR_DATA   | 29                  |  |
|      |       | Source:       | CommandStreamer     |  |
|      | 31:0  | CS_GPR_DATA   | 28                  |  |
|      |       | Source:       | CommandStreamer     |  |
| 3031 | 63:32 | CS_GPR_DATA   | 31                  |  |
|      |       | Source:       | CommandStreamer     |  |
|      | 31:0  | CS_GPR_DATA30 |                     |  |



### ${\sf GFX\_FLSH\_CNT}$

|                             |        | GFX_FLSH  | CNT - GFX_FLSH_CNT   |  |  |
|-----------------------------|--------|---|--|--|--|
| Register Space: MMIO: 0/2/0 |        |   |  |  |  |
| Source:                     |        | BSpec   |  |  |  |
| Size (in l                  | oits): | 32  |  |  |  |
| Address                     | :      | 101008h   |  |  |  |
| Used to                     | flush  | Gunit TLB   |  |  |  |
| DWord                       | Bit    |   | Description  |  |  |
| 0                           | 31:1   | :1 RESERVED   |  |  |  |
|                             |        | Default Value:  | 00000000h  |  |  |
|                             |        | Access:   | RO   |  |  |
|                             |        | Reserved  |  |  |  |
|                             | 0      | GfxFlshCntl   |  |  |  |
|                             |        | Default Value:  | 0b   |  |  |
|                             |        | Access:   | WO   |  |  |
|                             |        | Access type of this register is W<br>A write to this bit flushes the G<br>a read return all 0s. | D. TLB in GUNIT. The data associated with the write is discarded and |  |  |



#### **GFX Fault Counter**

|  |       | GFX_FAULT_CN  | TR - GFX Fault Counter |  |  |
|--|-------|---|------------------------|--|--|
| Register Space:  |       | MMIO: 0/2/0   |                        |  |  |
| Source:  |       | BSpec   | BSpec                  |  |  |
| Size (in b   | its): | 32  |                        |  |  |
| Address:   |       | 04904h  |                        |  |  |
| DWord  | Bit   |   | Description            |  |  |
| 0  | 31:0  | GFX Flt Counter                                     |                        |  |  |
|  |       | Default Value:                                      | 0000000h               |  |  |
| Acc  |       | Access:   | RO                     |  |  |
| This counter only applies to advance context when fault and stream |       | nce context when fault and stream mode is selected. |                        |  |  |



#### **GFX Fixed Counter**

|                 |   | GFX_FIXED_C     | NTR - GFX Fixed Counter |  |
|-----------------|---|-----------------|-------------------------|--|
| Register Space: |   | MMIO: 0/2/0     |                         |  |
| Source:         |   | BSpec           |                         |  |
| Size (in bi     | its):   | 32              |                         |  |
| Address:        |   | 04908h          |                         |  |
|                 |   |                 |                         |  |
| DWord           | Bit   |                 | Description             |  |
| 0               | 31:0  | GFX Fixed Count |                         |  |
|                 |   | Default Value:  | 0000000h                |  |
|                 |   | Access:         | RO                      |  |
|                 | This counter only applies to advance context when fault and stream mode is selected |                 |                         |  |



# **Global System Interrupt Routine**

|            |                             | EU_GLOBAI  | _SIP - Global System Interrupt Routine  |  |  |  |
|------------|-----------------------------|--|---|--|--|--|
| Register   | Register Space: MMIO: 0/2/0 |  |   |  |  |  |
| Course     |                             | DCnos  |   |  |  |  |
| Source:    |                             | BSpec  |   |  |  |  |
| Access:    |                             | R/W  |   |  |  |  |
| Size (in k | oits):                      | 32   |   |  |  |  |
| Address    |                             | 0E42Ch   |   |  |  |  |
| DWord      | Bit                         |  | Description   |  |  |  |
| 0          | 31:3                        | Global SIP   |   |  |  |  |
|            |                             | Format:  | GraphicsAddress[31:3]   |  |  |  |
|            |                             |  | address for System Interrupt Routine that over-rides the SIP set by the state |  |  |  |
|            |                             | (STATE_SIP).   |   |  |  |  |
|            | 2:1                         | Reserved   |   |  |  |  |
|            |                             | Format:  | PBC   |  |  |  |
|            | 0                           | Global SIP Enable  |   |  |  |  |
|            |                             | The bit specifies if the System Routine starts from the Global SIP provided by the DW OR the SIP |   |  |  |  |
|            |                             | provided by the st   | d by the state (STATE_SIP)  |  |  |  |
|            |                             | Value Name   |   |  |  |  |
|            |                             | 0  | SIP used is from STATE_EIP  |  |  |  |
|            |                             | 1  | SIP used is from MMIO register  |  |  |  |



#### **GO Messaging Register for KCRunit**

MSG\_GO\_KCR - GO Messaging Register for KCRunit

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 080BCh

Name: GO Messaging Register for KCRunit

ShortName: MSG\_GO\_KCR

Register that handshakes with KCR for GO messaging for different reasons including Media/Render power down, Media/Render soft resets and GT C6 enter/exit

GA\* Response to Allow Graphics Cycles to Read/Write from Memory.

1'b0: No gfx cycles allowed to memory (default).

1'b1: Allow gfx cycles to memory.

GPM currently only ever sends the same GO request for all agents; either all is go=0, or all is go=1.

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To set bit0, for example, the data would be 0x0001\_0001.

To clear bit0, for example, the data would be 0x0001\_0000.

Note that mask bit is the data bit offset + 16.

Message registers are protected from non-GT writes via the Message Channel.

GA\* Response to Allow Graphics Cycles to Read/Write from Memory.

1'b0: No gfx cycles allowed to memory (default).

1'b1: Allow gfx cycles to memory.

GPM currently only ever sends the same GO request for all agents; either all is go=0, or all is go=1.

| DWord | Bit   | Description  |     |    |  |
|-------|-------|--|-----|----|--|
| 0     | 31:14 | Reserved   |     |    |  |
|       |       | Access:  |     | RO |  |
|       | 13    | Preparation for C6 enter/BCS reset enter/exit                  |     |    |  |
|       |       | Access:  | R/W | ,  |  |
|       |       | u Go Acknowledgement 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack. |     |    |  |
|       | 12    | Response to Render soft reset or C6 entry/exit                 |     |    |  |
|       |       | Access:  | R/W |    |  |
|       |       | Go Acknowledgement for Render related flows                    |     |    |  |
|       |       | 1'b0: Go=0 Ack (default).                                      |     |    |  |



| N | /ISG_C | GO_KCR - GO Messaging Regist   | er for KCRunit                      |  |  |
|---|--------|--|-------------------------------------|--|--|
|   |        | 1'b1: Go=1 Ack.  |                                     |  |  |
| - | 11     | Response to VEBOX3 soft reset or Media Slice 3 entry/exit  |                                     |  |  |
|   |        | Access:  Go Acknowledgement for VEBOX3 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.   | R/W                                 |  |  |
|   | 10     | Response to VEBOX2 soft reset or Media Slice 2   | 2 entry/exit                        |  |  |
|   |        | Access:  | R/W                                 |  |  |
|   |        | Go Acknowledgement for VEBOX2 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.  |                                     |  |  |
|   | 9      | Response to VEBOX1 soft reset or Media Slice   | 1 entry/exit                        |  |  |
|   |        | Access:  | R/W                                 |  |  |
|   |        | Go Acknowledgement for VEBOX1 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.  |                                     |  |  |
|   | 8      | Pospones to VEPOVO soft reset or Modio Clica   | 0                                   |  |  |
|   | 0      | Response to VEBOX0 soft reset or Media Slice (   | ) entry/exit                        |  |  |
|   | 0      | Access:  | R/W                                 |  |  |
|   | 0      |  |                                     |  |  |
|   | 7      | Access:  Go Acknowledgement for VEBOX0 related flows 1'b0: Go=0 Ack (default).   | R/W                                 |  |  |
|   |        | Access:  Go Acknowledgement for VEBOX0 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.   | R/W                                 |  |  |
|   |        | Access:  Go Acknowledgement for VEBOX0 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.  Response to VDBOX7 soft reset or Media Slice   | R/W  3 entry/exit                   |  |  |
|   |        | Access:  Go Acknowledgement for VEBOX0 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.  Response to VDBOX7 soft reset or Media Slice Access: Go Acknowledgement for VDBOX7 related flows 1'b0: Go=0 Ack (default).   | R/W  3 entry/exit  R/W              |  |  |
|   | 7      | Access:  Go Acknowledgement for VEBOX0 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.  Response to VDBOX7 soft reset or Media Slice Access: Go Acknowledgement for VDBOX7 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.   | R/W  3 entry/exit  R/W              |  |  |
|   | 7      | Access:  Go Acknowledgement for VEBOX0 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.  Response to VDBOX7 soft reset or Media Slice Access: Go Acknowledgement for VDBOX7 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.  Response to VDBOX6 soft reset or Media Slice   | R/W  3 entry/exit R/W  3 entry/exit |  |  |
|   | 7      | Access:  Go Acknowledgement for VEBOX0 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.  Response to VDBOX7 soft reset or Media Slice Access: Go Acknowledgement for VDBOX7 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.  Response to VDBOX6 soft reset or Media Slice Access: Go Acknowledgement for VDBOX6 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack. | 3 entry/exit R/W  3 entry/exit R/W  |  |  |
|   | 7      | Access:  Go Acknowledgement for VEBOX0 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.  Response to VDBOX7 soft reset or Media Slice Access: Go Acknowledgement for VDBOX7 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.  Response to VDBOX6 soft reset or Media Slice Access: Go Acknowledgement for VDBOX6 related flows 1'b0: Go=0 Ack (default).                 | 3 entry/exit R/W  3 entry/exit R/W  |  |  |



| N | /ISG_G | O_KCR - GO Messaging Registe   | er for KCRunit |  |
|---|--------|--|----------------|--|
|   |        | 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.  Response to VDBOX4 soft reset or Media Slice 2 entry/exit |                |  |
|   | 4      |  |                |  |
|   |        | Access:  | R/W            |  |
|   |        | Go Acknowledgement for VDBOX4 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.                |                |  |
|   | 3      | Response to VDBOX3 soft reset or Media Slice 1   | entry/exit     |  |
|   |        | Access:  | R/W            |  |
|   |        | Go Acknowledgement for VDBOX3 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.                |                |  |
|   | 2      | Response to VDBOX2 soft reset or Media Slice 1 entry/exit  |                |  |
|   |        | Access:  | R/W            |  |
|   |        | Go Acknowledgement for VDBOX2 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.                |                |  |
|   | 1      | Response to VDBOX1 soft reset or Media Slice 0 entry/exit  |                |  |
|   |        | Access:  | R/W            |  |
|   |        | Go Acknowledgement for VDBOX1 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.                |                |  |
|   | 0      | Response to VDBOX0 soft reset or Media Slice 0 entry/exit  |                |  |
|   |        | Access:  | R/W            |  |
|   |        | Go Acknowledgement for VDBOX0 related flows 1'b0: Go=0 Ack (default). 1'b1: Go=1 Ack.                |                |  |
|   |        |  |                |  |



#### **GPGPU Context Restore Request To TDL**

**GPGPU\_CTX\_RESTORE - GPGPU Context Restore Request To TDL** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: WO
Size (in bits): 32

Address: 0E4ACh

Name: GPGPU Context Restore Request To TDL Slice 0 SubSlice 0

ShortName: GPGPU\_CTX\_RESTORE\_S0\_SS0

Address: 0E5ACh

Name: GPGPU Context Restore Request To TDL Slice 0 SubSlice 1

ShortName: GPGPU\_CTX\_RESTORE\_S0\_SS1

Address: 0E6ACh

Name: GPGPU Context Restore Request To TDL Slice 0 SubSlice 2

ShortName: GPGPU\_CTX\_RESTORE\_S0\_SS2

Address: 0E414h

Name: GPGPU Context Restore Request To TDL Slice 1 SubSlice 0

ShortName: GPGPU\_CTX\_RESTORE\_S1\_SS0

Address: 0E514h

Name: GPGPU Context Restore Request To TDL Slice 1 SubSlice 1

ShortName: GPGPU\_CTX\_RESTORE\_S1\_SS1

Address: 0E614h

Name: GPGPU Context Restore Request To TDL Slice 1 SubSlice 2

ShortName: GPGPU\_CTX\_RESTORE\_S1\_SS2

Address: 0E4CCh

Name: GPGPU Context Restore Request To TDL Slice 2 SubSlice 0

ShortName: GPGPU\_CTX\_RESTORE\_S2\_SS0



**GPGPU\_CTX\_RESTORE - GPGPU Context Restore Request To TDL** 

Address: 0E5CCh

Name: GPGPU Context Restore Request To TDL Slice 2 SubSlice 1

ShortName: GPGPU\_CTX\_RESTORE\_S2\_SS1

Address: 0E6CCh

Name: GPGPU Context Restore Request To TDL Slice 2 SubSlice 2

ShortName: GPGPU\_CTX\_RESTORE\_S2\_SS2

Address: 0E4DCh

Name: GPGPU Context Restore Request To TDL Slice 3 SubSlice 0

ShortName: GPGPU CTX RESTORE S3 SS0

Address: 0E5DCh

Name: GPGPU Context Restore Request To TDL Slice 3 SubSlice 1

ShortName: GPGPU\_CTX\_RESTORE\_S3\_SS1

Address: 0E6DCh

Name: GPGPU Context Restore Request To TDL Slice 3 SubSlice 2

ShortName: GPGPU\_CTX\_RESTORE\_S3\_SS2

Address: 0E4ECh

Name: GPGPU Context Restore Request To TDL Slice 4 SubSlice 0

ShortName: GPGPU\_CTX\_RESTORE\_S4\_SS0

Address: 0E5ECh

Name: GPGPU Context Restore Request To TDL Slice 4 SubSlice 1

ShortName: GPGPU\_CTX\_RESTORE\_S4\_SS1

Address: 0E6ECh

Name: GPGPU Context Restore Request To TDL Slice 4 SubSlice 2

ShortName: GPGPU\_CTX\_RESTORE\_S4\_SS2

Address: 0F4FCh

Name: GPGPU Context Restore Request To TDL Slice 5 SubSlice 0

ShortName: GPGPU\_CTX\_RESTORE\_S5\_SS0



**GPGPU\_CTX\_RESTORE - GPGPU Context Restore Request To TDL** 

Address: 0E5FCh

Name: GPGPU Context Restore Request To TDL Slice 5 SubSlice 1

ShortName: GPGPU\_CTX\_RESTORE\_S5\_SS1

Address: 0E6FCh

Name: GPGPU Context Restore Request To TDL Slice 5 SubSlice 2

ShortName: GPGPU\_CTX\_RESTORE\_S5\_SS2

| DWord | Bit  | Description |  |  |
|-------|------|-------------|--|--|
| 0     | 31:0 | Reserved    |  |  |
|       |      | Format: MBZ |  |  |



### **GPGPU Context Save Request To TDL**

**GPGPU\_CTX\_SAVE - GPGPU Context Save Request To TDL** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: WO
Size (in bits): 32

Address: 0E4D8h

| DWord | DWord Bit Description |             |  |  |  |  |  |
|-------|-----------------------|-------------|--|--|--|--|--|
| 0     | 31:0                  | Reserved    |  |  |  |  |  |
|       |                       | Format: MBZ |  |  |  |  |  |



# **GPGPU Dispatch Dimension X**

| G                                   | PGP             | U_DISPATCHDIMX - GPGPU Dispate   | ch Dimension X       |  |  |  |  |
|-------------------------------------|-----------------|--|----------------------|--|--|--|--|
| Register Space:                     |                 | MMIO: 0/2/0  |                      |  |  |  |  |
| Source:<br>Access:<br>Size (in bits | 5):             | BSpec<br>R/W<br>32   |                      |  |  |  |  |
| Address:                            | Address: 02500h |  |                      |  |  |  |  |
| DWord                               | Bit             | Description  |                      |  |  |  |  |
| 0                                   | 31:0            | Dispatch Dimension X   | Dispatch Dimension X |  |  |  |  |
|                                     |                 | Format:  | J32                  |  |  |  |  |
|                                     |                 | he number of thread groups to be dispatched in the X dimension (max $x + 1$ ). |                      |  |  |  |  |
|                                     |                 | Value  | Name                 |  |  |  |  |
|                                     |                 | 0, FFFFFFFh  |                      |  |  |  |  |



# **GPGPU Dispatch Dimension Y**

| G             | PGF   | PU_DISPATCHDIMY - GPGPU Dispate  | ch Dimension Y |  |  |  |
|---------------|-------|--|----------------|--|--|--|
| Register Sp   | oace: | MMIO: 0/2/0  |                |  |  |  |
| Source:       |       | BSpec  |                |  |  |  |
| Access:       |       | R/W  |                |  |  |  |
| Size (in bits | s):   | 32   |                |  |  |  |
| Address:      |       | 02504h   |                |  |  |  |
| DWord         | Bit   | Description  |                |  |  |  |
| 0             | 31:0  | Dispatch Dimension Y   |                |  |  |  |
|               |       | Format:  | U32            |  |  |  |
|               |       | The number of thread groups to be dispatched in the Y dimension (max y + 1 |                |  |  |  |
|               |       | Value  | Name           |  |  |  |
|               |       | 0, FFFFFFFh  |                |  |  |  |



# **GPGPU Dispatch Dimension Z**

| GPGPU_DISPATCHDIMZ - GPGPU Dispatch Dimension Z |             |  |      |  |  |  |
|---|-------------|--|------|--|--|--|
| Register Space: MMIO: 0/2/0                     |             | MMIO: 0/2/0  |      |  |  |  |
| Source:   |             | BSpec  |      |  |  |  |
| Access:   |             | R/W  |      |  |  |  |
| Size (in bits                                   | s):         | 32   |      |  |  |  |
| Address:  | rss: 02508h |  |      |  |  |  |
|   |             |  |      |  |  |  |
| DWord   | Bit         | Description  |      |  |  |  |
| 0   | 31:0        | Dispatch Dimension Z   |      |  |  |  |
|   |             | Format:  | U32  |  |  |  |
|   |             | The number of thread groups to be dispatched in the Zdimension (max Z + 1) |      |  |  |  |
|   |             | Value  | Name |  |  |  |
|   |             | 0, FFFFFFFh  |      |  |  |  |



#### **GP Thread Time**

**GP\_THREAD\_TIME - GP Thread Time** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: RO Size (in bits): 32

Address: 053C4h

Reading this register returns the cumulative GP context execution time. This register uses the same clock frequency as CTX\_TIMESTAMP, but differs from CTX\_TIMESTAMP because it excludes the execution time during preemption save or restore. This register gets context save/restored on a context switch.

The granularity of this toggle is at the rate of the bit 3 in the "Reported Timestamp Count" register(0x2358). The toggle will be 8 times slower that "Reported Timestamp Count". The granularity of the time stamp base unit for "Reported Timestamp Count" is defined in the "Timestamp Bases" subsection in Power Management chapter.

| DWord | Bit  | Description                                     |  |  |
|-------|------|---|--|--|
| 0     | 31:0 | Timestamp Value                                 |  |  |
|       |      | Access: RO                                      |  |  |
|       |      | Number of clock ticks that the context has run. |  |  |



#### **GPU\_Ticks\_Counter**

**GPU\_TICKS - GPU\_Ticks\_Counter** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 02910h

Reading this register returns the live value of the GPU ticks counter that is sampled and included in the performance counter report header. It increments every GFX clock and hence the number of increments per second changes with GFX frequency.

| DWord | Bit  | Description  |  |  |  |
|-------|------|--|--|--|--|
| 0     | 31:0 | Considerations   |  |  |  |
|       |      | Format: U32  |  |  |  |
|       |      | "latch and hold" mechanism for performance counters when t | This 32-bit field returns bits 31:0 of the GPU tick counter value when read. Note that there is no latch and hold" mechanism for performance counters when they are accessed through MMIO, so ne value returned from this register may be different on back-to-back reads. |  |  |



# **Graphics Master Interrupt**

|                   | GFX_MSTR_INTR - Graphics Master Interrupt  |   |  |                      |  |  |  |
|-------------------|--|---|--|----------------------|--|--|--|
| Register          | Space:   | MMIO: 0/2/0                                       |  |                      |  |  |  |
|                   |  |   |  |                      |  |  |  |
| Source:           |  | BSpec   |  |                      |  |  |  |
| Size (in b        | oits):   | 32  |  |                      |  |  |  |
| Address:          | Address: 190010h   |   |  |                      |  |  |  |
| -                 | Top level register that indicates interrupt from hardware.<br>Bits in this register are set interrupts are pending in the underlying PCU, display or GT interrupts |   |  |                      |  |  |  |
| DWord             | is regis<br>Bit  | ster are set interrupts are p                     | Description                            | lay or G1 interrupts |  |  |  |
| 0                 | 31   | Master Interrupt                                  | Description                            |                      |  |  |  |
| O                 | 31   | Access:   | R                                      | /W                   |  |  |  |
|                   |  |   | I for graphics interrupts. This must I |                      |  |  |  |
|                   |  | interrupts to propagate to PCI device interrupt . |  |                      |  |  |  |
|                   |  | Value   | Name                                   |                      |  |  |  |
|                   |  | 0b  | [Default]                              | BSpec                |  |  |  |
|                   | 30   | PCU   |  |                      |  |  |  |
|                   |  | Access: RO Variant                                |  |                      |  |  |  |
|                   |  | Value   | Name                                   |                      |  |  |  |
|                   |  | 0b  | [Default]                              | BSpec                |  |  |  |
|                   | 29   | GU_MISC   | <u> </u>                               |                      |  |  |  |
|                   |  | Access:   | RO Variant                             |                      |  |  |  |
|                   |  |   |  |                      |  |  |  |
|                   |  | Value   | Name                                   |                      |  |  |  |
|                   |  | 0b  | [Default]                              | BSpec                |  |  |  |
|                   | 28:17  | Reserved  |  |                      |  |  |  |
|                   |  | December  |  |                      |  |  |  |
|                   |  | Reserved  |  |                      |  |  |  |
| 16 <b>Display</b> |  |   |  |                      |  |  |  |
|                   |  | Access: RO Variant                                |  |                      |  |  |  |
|                   |  |   |  |                      |  |  |  |
|                   |  | Value   | Name                                   | DC n n n             |  |  |  |
|                   | 45.0   | 0b  | [Default]                              | BSpec                |  |  |  |
|                   | 15:2   | <b>Reserved</b><br>Reserved                       |  |                      |  |  |  |
|                   |  |   |  |                      |  |  |  |



|   |   | GFX_MSTR_IN | TR - Graphics Maste | er Interrupt |
|---|---|-------------|---------------------|--------------|
| , | 1 | GT DW1      |                     | -            |
|   |   | Access:     | RO Variant          |              |
|   |   | Value       | Name                |              |
|   |   | 0b          | [Default]           | BSpec        |
| ( | 0 | GT DW0      |                     |              |
|   |   | Access:     | RO Variant          |              |
|   |   | Value       | Name                |              |
|   |   | 0b          | [Default]           | BSpec        |



782

# **Graphics Memory Range Address**

|                       | GMADR_0_2_0_PCI - Graphics Memory Range Address |  |  |                   |  |  |
|-----------------------|---|--|--|-------------------|--|--|
| Register              | Space:  | PCI: 0/2/0   |  |                   |  |  |
| Source:<br>Size (in b | oits):  | BSpec<br>64  |  |                   |  |  |
| Address:              |   | 00018h   |  |                   |  |  |
| GMADR is the          |   | PCI aperture used by S/W to access tiled 0   | GFX surfaces in  | a linear fashion. |  |  |
| DWord                 | Bit   | Description  |  |                   |  |  |
| 0                     | 63:32   | Memory Base Address  |  |                   |  |  |
|                       |   | Default Value:   | 00   | 0000000h          |  |  |
|                       |   |  |  |                   |  |  |
|                       |   | Access:  |  | /W                |  |  |
|                       |   | [63:32].   |  |                   |  |  |
|                       | 31  | 4096 MB Address Mask   |  |                   |  |  |
|                       |   | Default Value:   |  | 0b                |  |  |
|                       |   | Access:  |  | R/W Lock          |  |  |
|                       |   | •  | nis bit is either part of the Memory Base Address (R/W) or part of Address Mask (RO) epending on the value of MSAC.APSZ. RO and forced to 0 when MSAC.APSZ >= 4096MB. (i.e. SAC.APSZ[4]=1) |                   |  |  |
|                       | 30  | 2048 MB Address Mask   |  |                   |  |  |
|                       |   | Default Value:   |  | 0b                |  |  |
|                       |   | Access:  |  | R/W Lock          |  |  |
|                       |   | This bit is either part of the Memory Basedepending on the value of MSAC.APSZ. FMSAC.APSZ[3]=1)  |  | •                 |  |  |
|                       | 29  | 1024 MB Address Mask   |  |                   |  |  |
|                       |   | Default Value:   |  | 0b                |  |  |
|                       |   | Access:  |  | R/W Lock          |  |  |
|                       |   | This bit is either part of the Memory Base depending on the value of MSAC.APSZ. FMSAC.APSZ[2]=1) |  | •                 |  |  |
|                       | 28  | 512MB Address Mask   |  |                   |  |  |
|                       |   | Default Value:   |  | 0b                |  |  |



| G    | MADR_0_2_0_PCI - 0   | <b>Graphics Memo</b>        | ry Range A | Address |  |  |
|------|--|-----------------------------|------------|---------|--|--|
|      | Access:  |                             | R/W Lock   |         |  |  |
|      | This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of MSAC.APSZ. RO and forced to 0 when MSAC.APSZ >= 512MB. (i.e. MSAC.APSZ[1]=1) |                             |            |         |  |  |
| 27   | 256 MB Address Mask  |                             |            |         |  |  |
|      | Default Value:   |                             | 0b         |         |  |  |
|      | Access:  |                             | R/W Lock   |         |  |  |
|      | This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of MSAC.APSZ. RO and forced to 0 when MSAC.APSZ >= 256MB. (i.e. MSAC.APSZ[0]=1) |                             |            |         |  |  |
| 26:4 | 26:4 Address Mask  |                             |            |         |  |  |
|      | Default Value:   | 000000000000000000000000000 |            |         |  |  |
|      | Access:  | RO                          |            |         |  |  |
|      | Hardwired to 0s to indicate at least 128MB address range.  |                             |            |         |  |  |
| 3    | Prefetchable Memory  |                             |            | ,       |  |  |
|      | Default Value:   |                             |            | 1b      |  |  |
|      | Access:  |                             |            | RO      |  |  |
|      | Hardwired to 1 to enable prefe   | tching.                     |            |         |  |  |
| 2:1  | Memory Type  |                             |            |         |  |  |
|      | Default Value:   |                             | 1          | 0b      |  |  |
|      | Access:  |                             | R          | 0       |  |  |
|      | Hardwired to 2h to indicate 64 bit base address.   |                             |            |         |  |  |
| 0    | Memory/IO Space  |                             |            |         |  |  |
|      | Default Value:   |                             |            | 0b      |  |  |
|      | Access:  |                             |            | RO      |  |  |
|      | Hardwired to 0 to indicate mer   | nory space.                 |            |         |  |  |
|      |  |                             |            |         |  |  |



# **Graphics MOCS LECC 00 TC 00 Register**

| GFX_MOCS_LECC_00_TC_00 - Graphics MOCS LECC 00 TC 00                                   |                                      |  |             |     |  |  |  |
|--|--------------------------------------|--|-------------|-----|--|--|--|
| Register   |                                      |  |             |     |  |  |  |
| Register   | Space:                               | MMIO: 0/2/0  |             |     |  |  |  |
| Source:  |                                      | BSpec  |             |     |  |  |  |
| Size (in   | bits):                               | 32   |             |     |  |  |  |
| Address  | :                                    | 0C800h   |             |     |  |  |  |
| Name:  |                                      | Graphics MOCS 0  |             |     |  |  |  |
| ShortNa  | ıme:                                 | GFX_MOCS_0   |             |     |  |  |  |
| Address  | :                                    | 0C840h   |             |     |  |  |  |
| Name:  |                                      | Graphics MOCS 16   |             |     |  |  |  |
| ShortNa  | ıme:                                 | GFX_MOCS_16  |             |     |  |  |  |
| Address  | :                                    | 0C880h   |             |     |  |  |  |
| Name:  |                                      | Graphics MOCS 32   |             |     |  |  |  |
| ShortNa  | ıme:                                 | GFX_MOCS_32  |             |     |  |  |  |
| Address  | :                                    | 0C8C0h   |             |     |  |  |  |
| Name:  |                                      | Graphics MOCS 48   |             |     |  |  |  |
| ShortNa  | ıme:                                 | GFX_MOCS_48  |             |     |  |  |  |
| GFX M  | OCS reg                              | jister   |             |     |  |  |  |
| DWord  | Bit                                  |  | Description |     |  |  |  |
| 0  | 31:19                                | Reserved   | 1           |     |  |  |  |
|  |                                      | Default Value:   | 00000000000 | 00b |  |  |  |
|  |                                      | Access:  | RO          |     |  |  |  |
|  | 18:17                                | Self Snoop Enable  |             |     |  |  |  |
|  |                                      | Default Value:   |             | 00b |  |  |  |
|  |                                      |  |             |     |  |  |  |
| Access:  |                                      |  | R/W         |     |  |  |  |
|  | s as today - determined by MIDI unit |  |             |     |  |  |  |
| logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sen |                                      |  |             |     |  |  |  |
|  |                                      | for any transactions from this surface   |             |     |  |  |  |
|  |                                      | 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface |             |     |  |  |  |
|  | 16:15 Class of Service               |  |             |     |  |  |  |
| j  | 10.13 Class Of Service               |  |             |     |  |  |  |



# GFX\_MOCS\_LECC\_00\_TC\_00 - Graphics MOCS LECC 00 TC 00 Register

|       | Default Value:   | 00b  |  |  |  |
|-------|--|------|--|--|--|
|       |  |      |  |  |  |
|       | Access:  | R/W  |  |  |  |
|       | Class of Service sent to LLC to determine subset of ways the memory of 00: Value from Private PAT Registers(40E0/40E4/40E8/40EC) 01: Class 1 10: Class 2 11: Class 3 $Max^* QoS$ : Class 0 $Relative^* QoS$ : 0 > 1 > 2 $\geq$ 3** * Max/Relative statements above based on default/non-firmware-over ** CLOS2 = CLOS3 equivalence only on 4-way LLC SKUs. |      |  |  |  |
| 14    | Snoop Control Field  |      |  |  |  |
|       | Default Value:   | 0b   |  |  |  |
|       | Access:  | R/W  |  |  |  |
|       | Description  |      |  |  |  |
|       | Not used in ICL.   |      |  |  |  |
| 13:11 | Page Faulting Mode   |      |  |  |  |
|       | Default Value:   | 000b |  |  |  |
|       | Access: F  | R/W  |  |  |  |
|       | This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:  000: Use the global page faulting mode from context descriptor (default)  001-111: Reserved   |      |  |  |  |
| 10:8  | Skip Caching control   |      |  |  |  |
| 10.0  |  |      |  |  |  |
| 10.0  |  | 000b |  |  |  |
| 10.0  | Default Value:   |      |  |  |  |
| 10.0  | Default Value:   | R/W  |  |  |  |
| 7     | Default Value:  Access:  Defines the bit values to enable caching. Outcome overrides the LLC of "0" - than corresponding address bit value is do not care  Bit[8]=1: address bit[9] needs to be "0" to cache in target  Bit[9]=1: address bit[10] needs to be "0" to cache in target   | R/W  |  |  |  |
|       | Default Value:  Access:  Defines the bit values to enable caching. Outcome overrides the LLC of "0" - than corresponding address bit value is do not care  Bit[8]=1: address bit[9] needs to be "0" to cache in target  Bit[9]=1: address bit[10] needs to be "0" to cache in target  Bit[10]=1: address bit[11] needs to be "0" to cache in target        | R/W  |  |  |  |



#### GFX\_MOCS\_LECC\_00\_TC\_00 - Graphics MOCS LECC 00 TC 00 **Register** Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC 6 **Dont allocate on miss** Default Value: 0b R/W Access: Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit 5:4 LRU management Default Value: 11b R/W Access: This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs 3:2 **Target Cache** Default Value: 00b R/W Access: This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed LLC/eDRAM cacheability control 1:0 Default Value: 00b

R/W

Access:



# GFX\_MOCS\_LECC\_00\_TC\_00 - Graphics MOCS LECC 00 TC 00 Register

Memory type information used in LLC/eDRAM.

00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index



# **Graphics MOCS LECC 00 TC 01 Register**

| GFX_MOCS_LECC_00_TC_01 - Graphics MOCS LECC 00 TC 01  Register  |                        |                   |                  |                            |     |  |
|---|------------------------|-------------------|------------------|----------------------------|-----|--|
| Register Space: MMIO: 0/2/0   |                        |                   |                  |                            |     |  |
| Source:<br>Size (in bits):  |                        | BSpec<br>32       |                  |                            |     |  |
| Address: 0C804h   |                        |                   |                  |                            |     |  |
| Name:   |                        | Graphics MOCS 1   |                  |                            |     |  |
| ShortNa   | me:                    | GFX_MOCS_1        |                  |                            |     |  |
| Address   |                        | <br>0C844h        |                  |                            |     |  |
| Name:   |                        | Graphics MOCS 17  |                  |                            |     |  |
| ShortNa   | me:                    | GFX_MOCS_17       |                  |                            |     |  |
| Address   |                        | 0C884h            |                  |                            |     |  |
| Name:   |                        | Graphics MOCS 33  |                  |                            |     |  |
| ShortNa   | me:                    | GFX_MOCS_33       |                  |                            |     |  |
| Address   |                        | 0C8C4h            |                  |                            |     |  |
| Name:   |                        | Graphics MOCS 49  | Graphics MOCS 49 |                            |     |  |
| ShortNa   | me:                    | GFX_MOCS_49       |                  |                            |     |  |
| GFX MC  | OCS reg                | ister             |                  |                            |     |  |
| DWord   | Bit                    |                   |                  | <b>Description</b>         |     |  |
| 0   | 31:19                  | Reserved          |                  |                            |     |  |
|   |                        | Default Value:    |                  | 000000000000b              |     |  |
|   |                        | Access:           |                  | RO                         |     |  |
|   | 18:17                  | Self Snoop Enable |                  |                            |     |  |
|   |                        | Default Value:    | ılt Value:       |                            | 00b |  |
|   |                        |                   |                  |                            |     |  |
|   | Access:                |                   |                  |                            | R/W |  |
| 00: Default value. Self snoop attribute sent to the uncore is as today - determined logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are selfor any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always uncore for any transactions from this surface |                        |                   |                  | ops are sent to the uncore |     |  |
|   | 16:15 Class of Service |                   |                  |                            |     |  |



# GFX\_MOCS\_LECC\_00\_TC\_01 - Graphics MOCS LECC 00 TC 01 Register

|       | Default Value:   | 00b  |  |  |  |
|-------|--|------|--|--|--|
|       |  |      |  |  |  |
|       | Access:  | R/W  |  |  |  |
|       | Class of Service sent to LLC to determine subset of ways the memory of 00: Value from Private PAT Registers(40E0/40E4/40E8/40EC) 01: Class 1 10: Class 2 11: Class 3 $Max^* QoS$ : Class 0 $Relative^* QoS$ : 0 > 1 > 2 $\geq$ 3** * Max/Relative statements above based on default/non-firmware-over ** CLOS2 = CLOS3 equivalence only on 4-way LLC SKUs. |      |  |  |  |
| 14    | Snoop Control Field  |      |  |  |  |
|       | Default Value:   | 0b   |  |  |  |
|       | Access:  | R/W  |  |  |  |
|       | Description  |      |  |  |  |
|       | Not used in ICL.   |      |  |  |  |
| 13:11 | Page Faulting Mode   |      |  |  |  |
|       | Default Value:   | 000b |  |  |  |
|       | Access: F  | R/W  |  |  |  |
|       | This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:  000: Use the global page faulting mode from context descriptor (default)  001-111: Reserved   |      |  |  |  |
| 10:8  | Skip Caching control   |      |  |  |  |
| 10.0  |  |      |  |  |  |
| 10.0  |  | 000b |  |  |  |
| 10.0  | Default Value:   |      |  |  |  |
| 10.0  | Default Value:   | R/W  |  |  |  |
| 7     | Default Value:  Access:  Defines the bit values to enable caching. Outcome overrides the LLC of "0" - than corresponding address bit value is do not care  Bit[8]=1: address bit[9] needs to be "0" to cache in target  Bit[9]=1: address bit[10] needs to be "0" to cache in target   | R/W  |  |  |  |
|       | Default Value:  Access:  Defines the bit values to enable caching. Outcome overrides the LLC of "0" - than corresponding address bit value is do not care  Bit[8]=1: address bit[9] needs to be "0" to cache in target  Bit[9]=1: address bit[10] needs to be "0" to cache in target  Bit[10]=1: address bit[11] needs to be "0" to cache in target        | R/W  |  |  |  |



#### GFX\_MOCS\_LECC\_00\_TC\_01 - Graphics MOCS LECC 00 TC 01 **Register** Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC 6 **Dont allocate on miss** Default Value: 0b R/W Access: Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit 5:4 LRU management Default Value: 11b R/W Access: This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs 3:2 **Target Cache** Default Value: 01b R/W Access: This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed LLC/eDRAM cacheability control 1:0 Default Value: 00b

R/W

Access:



# GFX\_MOCS\_LECC\_00\_TC\_01 - Graphics MOCS LECC 00 TC 01 Register

Memory type information used in LLC/eDRAM.

00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index



# **Graphics MOCS LECC 00 TC 10 Register**

| GFX_MOCS_LECC_00_TC_10 - Graphics MOCS LECC 00 TC 10 |                     |  |                  |              |     |  |  |
|--|---------------------|--|------------------|--------------|-----|--|--|
| Register   |                     |  |                  |              |     |  |  |
| Register Space: MMIO: 0/2/0                          |                     |  |                  |              |     |  |  |
| Source:  |                     | BSpec  |                  |              |     |  |  |
| Size (in l   | oits):              | 32   |                  |              |     |  |  |
| Address: 0C808h                                      |                     |  |                  |              |     |  |  |
| Name:  |                     | Graphics MOCS 2  |                  |              |     |  |  |
| ShortNa  | me:                 | GFX_MOCS_2   |                  |              |     |  |  |
| Address  | :                   | 0C848h   |                  |              |     |  |  |
| Name:  |                     | Graphics MOCS 18   |                  |              |     |  |  |
| ShortNa  | me:                 | GFX_MOCS_18  |                  |              |     |  |  |
| Address  | :                   | 0C888h   |                  |              |     |  |  |
| Name:  |                     | Graphics MOCS 34   |                  |              |     |  |  |
| ShortNa  | me:                 | GFX_MOCS_34  |                  |              |     |  |  |
| Address  | :                   | 0C8C8h   |                  |              |     |  |  |
| Name:  |                     | Graphics MOCS 50   | Graphics MOCS 50 |              |     |  |  |
| ShortNa  | me:                 | GFX_MOCS_50  |                  |              |     |  |  |
| GFX MC   | OCS reg             | ister  |                  |              |     |  |  |
| DWord  | Bit                 |  | Des              | scription    |     |  |  |
| 0  | 31:19               | Reserved   |                  |              |     |  |  |
|  |                     | Default Value:   |                  | 00000000000b |     |  |  |
|  |                     | Access: RO   |                  |              |     |  |  |
|  | 18:17               | Self Snoop Enable  |                  |              |     |  |  |
| Defa   |                     | Default Value:   |                  |              | 00b |  |  |
|  |                     | A  |                  |              | DAM |  |  |
|  | Access: R/W         |  |                  |              |     |  |  |
|  |                     | <ul><li>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</li><li>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore</li></ul> |                  |              |     |  |  |
|  |                     |  |                  |              |     |  |  |
|  |                     | for any transactions from this surface   |                  |              |     |  |  |
|  |                     | 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface   |                  |              |     |  |  |
|  | 16:15               | 16:15 Class of Service   |                  |              |     |  |  |
|  | 1.55   55   55   55 |  |                  |              |     |  |  |



# GFX\_MOCS\_LECC\_00\_TC\_10 - Graphics MOCS LECC 00 TC 10 Register

|       | Default Value:   | 00b  |  |
|-------|--|------|--|
|       |  |      |  |
|       | Access:  | R/W  |  |
|       | Class of Service sent to LLC to determine subset of ways the memory 00: Value from Private PAT Registers( $40E0/40E4/40E8/40EC$ ) 01: Class 1 10: Class 2 11: Class 3 $Max^* QoS$ : Class 0 $Relative^* QoS$ : 0 > 1 > 2 $\geq$ 3** * Max/Relative statements above based on default/non-firmware-ove ** CLOS2 = CLOS3 equivalence only on 4-way LLC SKUs. |      |  |
| 14    | Snoop Control Field  |      |  |
|       | Default Value:   | 0b   |  |
|       | Access:  | R/W  |  |
|       | Description  |      |  |
|       | Not used in ICL.   |      |  |
| 13:11 | Page Faulting Mode   |      |  |
|       | Default Value:   | 000b |  |
|       | Access:  | R/W  |  |
|       | This fields controls the page faulting mode that will be used in the method given request coming from this surface:  000: Use the global page faulting mode from context descriptor (defaulting mode)  001-111: Reserved   | ·    |  |
| 10:8  | Skip Caching control   |      |  |
|       | Default Value:   | 000b |  |
|       | Access:  | R/W  |  |
|       | Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.  If "0" - than corresponding address bit value is do not care  Bit[8]=1: address bit[9] needs to be "0" to cache in target  Bit[9]=1: address bit[10] needs to be "0" to cache in target  Bit[10]=1: address bit[11] needs to be "0" to cache in target       |      |  |
| 7     | Enable Reverse Skip Caching  |      |  |
|       | Default Value:   | 0b   |  |
|       | Access:  | R/W  |  |
|       |  |      |  |



#### GFX\_MOCS\_LECC\_00\_TC\_10 - Graphics MOCS LECC 00 TC 10 **Register** Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC 6 **Dont allocate on miss** Default Value: 0b R/W Access: Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit 5:4 LRU management Default Value: 11b R/W Access: This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs 3:2 **Target Cache** Default Value: 10b R/W Access: This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed LLC/eDRAM cacheability control 1:0 Default Value: 00b R/W

Access:



# GFX\_MOCS\_LECC\_00\_TC\_10 - Graphics MOCS LECC 00 TC 10 Register

Memory type information used in LLC/eDRAM.

00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index



### **Graphics MOCS LECC 01 TC 00 Register**

| GFX_MOCS_LECC_01_TC_00 - Graphics MOCS LECC 01 TC 00  Register  |                        |   |             |     |
|---|------------------------|---|-------------|-----|
| Register  | Space:                 | MMIO: 0/2/0                               | Register    |     |
| Source: BSpec Size (in bits): 32  |                        |   |             |     |
| Address   |                        | 0C80Ch<br>Graphics MOCS 3                 |             |     |
| ShortNa   |                        | GFX_MOCS_3                                |             |     |
| Address<br>Name:<br>ShortNa   |                        | 0C84Ch<br>Graphics MOCS 19<br>GFX_MOCS_19 |             |     |
| Address: 0C88Ch  Name: Graphics MOCS 35  ShortName: GFX_MOCS_35   |                        |   |             |     |
| Address: Name: ShortName:   |                        | 0C8CCh Graphics MOCS 51 GFX_MOCS_51       |             |     |
| GFX MC  | OCS reg                | ister                                     | Description |     |
| 0   | 31:19                  | Reserved                                  | Description |     |
|   | 31.13                  | Default Value:                            | 00000000000 | 00b |
|   |                        | Access:                                   | RO          |     |
|   | 18:17                  | Self Snoop Enable                         |             |     |
|   |                        | Default Value:                            |             | 00b |
|   |                        | Access:                                   |             | R/W |
| 00: Default value. Self snoop attribute sent to the uncore is as today - determine logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sen for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always uncore for any transactions from this surface |                        | No self snoops are sent to the uncore     |             |     |
|   | 16:15 Class of Service |   |             |     |



# GFX\_MOCS\_LECC\_01\_TC\_00 - Graphics MOCS LECC 01 TC 00 Register

|       | Default Value:   | 00b  |  |
|-------|--|------|--|
|       |  |      |  |
|       | Access:  | R/W  |  |
|       | Class of Service sent to LLC to determine subset of ways the memory 00: Value from Private PAT Registers(40E0/40E4/40E8/40EC) 01: Class 1 10: Class 2 11: Class 3 $Max^* QoS$ : Class 0 $Relative^* QoS$ : 0 > 1 > 2 $\geq$ 3** * Max/Relative statements above based on default/non-firmware-ove ** CLOS2 = CLOS3 equivalence only on 4-way LLC SKUs. |      |  |
| 14    | Snoop Control Field  |      |  |
|       | Default Value:   | 0b   |  |
|       | Access:  | R/W  |  |
|       | Description  |      |  |
|       | Not used in ICL.   |      |  |
| 13:11 | Page Faulting Mode   |      |  |
|       | Default Value:   | 000b |  |
|       | Access:  | R/W  |  |
|       | This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:  000: Use the global page faulting mode from context descriptor (default)  001-111: Reserved   |      |  |
| 10:8  | Skip Caching control   |      |  |
|       | Default Value:   | 000b |  |
|       |  |      |  |
|       | Access:  | R/W  |  |
|       | Access:  Defines the bit values to enable caching. Outcome overrides the LLC of "0" - than corresponding address bit value is do not care  Bit[8]=1: address bit[9] needs to be "0" to cache in target  Bit[9]=1: address bit[10] needs to be "0" to cache in target  Bit[10]=1: address bit[11] needs to be "0" to cache in target                    |      |  |
| 7     | Defines the bit values to enable caching. Outcome overrides the LLC of "0" - than corresponding address bit value is do not care  Bit[8]=1: address bit[9] needs to be "0" to cache in target  Bit[9]=1: address bit[10] needs to be "0" to cache in target  |      |  |
| 7     | Defines the bit values to enable caching. Outcome overrides the LLC If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target                                |      |  |



#### GFX\_MOCS\_LECC\_01\_TC\_00 - Graphics MOCS LECC 01 TC 00 **Register** Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC 6 **Dont allocate on miss** Default Value: 0b R/W Access: Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit 5:4 LRU management Default Value: 11b R/W Access: This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs 3:2 **Target Cache** Default Value: 00b R/W Access: This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed LLC/eDRAM cacheability control 1:0 Default Value: 01b

R/W

Access:



# GFX\_MOCS\_LECC\_01\_TC\_00 - Graphics MOCS LECC 01 TC 00 Register

Memory type information used in LLC/eDRAM.

00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index



### **Graphics MOCS LECC 10 TC 00 Register**

| _               | OCS_LECC_10_TC_00 - Graphics MOCS LECC 10 TC 00  Register |
|-----------------|---|
| Register Space: | MMIO: 0/2/0   |
| Source:         | BSpec   |
| Size (in bits): | 32  |
| Address:        | 0C810h  |
| Name:           | Graphics MOCS 4   |
| ShortName:      | GFX_MOCS_4  |
| Address:        | 0C828h  |
| Name:           | Graphics MOCS 10  |
| ShortName:      | GFX_MOCS_10   |
| Address:        | 0C850h  |
| Name:           | Graphics MOCS 20  |
| ShortName:      | GFX_MOCS_20   |
| Address:        | 0C868h  |
| Name:           | Graphics MOCS 26  |
| ShortName:      | GFX_MOCS_26   |
| Address:        | 0C890h  |
| Name:           | Graphics MOCS 36  |
| ShortName:      | GFX_MOCS_36   |
| Address:        | 0C8A8h  |
| Name:           | Graphics MOCS 42  |
| ShortName:      | GFX_MOCS_42   |
| Address:        | 0C8D0h  |
| Name:           | Graphics MOCS 52  |
| ShortName:      | GFX_MOCS_52   |
| Address:        | 0C8E8h  |
| Name:           | Graphics MOCS 58  |
| ShortName:      | GFX_MOCS_58   |
| GFX MOCS regist | er  |
| DWord Bit       | Description   |



# **GFX\_MOCS\_LECC\_10\_TC\_00 - Graphics MOCS LECC 10 TC 00**Register

|       | Default Value:  | 000000000000b               |                         |
|-------|---|-----------------------------|-------------------------|
|       | Access:   | RO                          |                         |
| 18:17 | Self Snoop Enable   | <u>'</u>                    |                         |
| 10.17 | Default Value:  |                             | 00b                     |
|       |   |                             |                         |
|       | Access:   |                             | R/W                     |
|       | 00: Default value. Self snoop attribute sent  | to the uncore is as today - | <u> </u>                |
|       | logic   | to the uncore is as today   | determined by wildra    |
|       | 01: Override the self snoop bit generated b   | y MIDI with 0. No self sno  | ops are sent to the unc |
|       | for any transactions from this surface  |                             |                         |
|       | 11: Override the self snoop bit generated by  | =                           | are always sent to the  |
|       | uncore for any transactions from this surface   |                             |                         |
| 16:15 | Class of Service  |                             |                         |
|       | Default Value:  |                             | 00b                     |
|       |   |                             |                         |
|       | Access:   |                             | R/W                     |
|       | 01: Class 1 10: Class 2 11: Class 3 Max* QoS: Class 0 Relative* QoS: 0 > 1 > 2 ≥ 3**  * Max/Relative statements above based on ** CLOS2 = CLOS3 equivalence only on 4-w   |                             | rridden GT QoS masks.   |
| 14    | Snoop Control Field   |                             | T                       |
|       | Default Value:  |                             | 0b                      |
|       | Access:   |                             | R/W                     |
|       |   |                             |                         |
|       | Description   |                             |                         |
|       | Not used in ICL.  |                             |                         |
| 13:11 | Page Faulting Mode  |                             |                         |
|       | Default Value:  | (                           | 000b                    |
|       | Access:   |                             | R/W                     |
|       | This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:  000: Use the global page faulting mode from context descriptor (default) |                             |                         |



#### GFX\_MOCS\_LECC\_10\_TC\_00 - Graphics MOCS LECC 10 TC 00 Register 001-111: Reserved 10:8 **Skip Caching control** Default Value: 000b R/W Access: Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target 7 **Enable Reverse Skip Caching** Default Value: 0b R/W Access: Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC

#### 6 Dont allocate on miss

| Default Value: | 0b  |
|----------------|-----|
| Access:        | R/W |

Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).

0: Allocate on MISS (normal cache behavior)

1: Do NOT allocate on MISS

Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit

#### 5:4 | LRU management

| Default Value: | 11b |
|----------------|-----|
| Access:        | R/W |

This field allows the selection of AGE parameter for a given surface in LLC or eLLC. If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.

When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)

When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows

11: Assign the age of "3"

10: do not change the age on a hit.

01: Assign the age of "0"



### GFX\_MOCS\_LECC\_10\_TC\_00 - Graphics MOCS LECC 10 TC 00 Register 00: Take the age value from Uncore CRs 3:2

#### Target Cache

| Default Value: | 00b |
|----------------|-----|
| Access:        | R/W |

This field allows the choice of LLC vs eLLC for caching

00: Value from Private PAT registers(40E0/40E4/40E8/40EC)

01: LLC Only

10: LLC/eLLC Allowed

11: LLC/eLLC Allowed

#### LLC/eDRAM cacheability control

| Default Value: | 10b |
|----------------|-----|
| Access:        | R/W |

Memory type information used in LLC/eDRAM.

00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index



### **Graphics MOCS LECC 10 TC 01 Register**

| GFX_M             | OCS_LECC_10_TC_01 - Graphics MOCS LECC 10 TC 01 |
|-------------------|---|
|                   | Register  |
| Register Space:   | MMIO: 0/2/0                                     |
| Source:           | BSpec   |
| Size (in bits):   | 32  |
| Address:          | 0C814h  |
| Name:             | Graphics MOCS 5                                 |
| ShortName:        | GFX_MOCS_5                                      |
| Address:          | 0C82Ch  |
| Name:             | Graphics MOCS 11                                |
| ShortName:        | GFX_MOCS_11                                     |
| Address:          | 0C854h  |
| Name:             | Graphics MOCS 21                                |
| ShortName:        | GFX_MOCS_21                                     |
| Address:          | 0C86Ch  |
| Name:             | Graphics MOCS 27                                |
| ShortName:        | GFX_MOCS_27                                     |
| Address:          | 0C894h  |
| Name:             | Graphics MOCS 37                                |
| ShortName:        | GFX_MOCS_37                                     |
| Address:          | 0C8ACh  |
| Name:             | Graphics MOCS 43                                |
| ShortName:        | GFX_MOCS_43                                     |
| Address:          | 0C8D4h  |
| Name:             | Graphics MOCS 53                                |
| ShortName:        | GFX_MOCS_53                                     |
| Address:          | 0C8ECh  |
| Name:             | Graphics MOCS 59                                |
| ShortName:        | GFX_MOCS_59                                     |
| GFX MOCS registe  | er  |
| DWord Bit         | Description                                     |
| 0 31:19 <b>Re</b> | served  |



# GFX\_MOCS\_LECC\_10\_TC\_01 - Graphics MOCS LECC 10 TC 01 Register

|       | Default Value:  | 000000000000b               |                         |
|-------|---|-----------------------------|-------------------------|
|       | Access:   | RO                          |                         |
| 18:17 | Self Snoop Enable   |                             | _                       |
|       | Default Value:  |                             | 00b                     |
|       |   |                             |                         |
|       | Access:   |                             | R/W                     |
|       | 00: Default value. Self snoop attribute sent  | to the uncore is as today - | determined by MIDI u    |
|       | logic   |                             |                         |
|       | 01: Override the self snoop bit generated l   | by MIDI with 0. No self sno | ops are sent to the unc |
|       | for any transactions from this surface  |                             |                         |
|       | 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface              |                             |                         |
|       | uncore for any transactions from this surface   | . <del>C</del>              |                         |
| 16:15 | Class of Service  |                             |                         |
|       | Default Value:  |                             | 00b                     |
|       |   |                             |                         |
|       | Access:   |                             | R/W                     |
|       |   | ubset of ways the memory    | <u> </u>                |
|       | Class of Service sent to LLC to determine subset of ways the memory object will be stored in. 00: Value from Private PAT Registers(40E0/40E4/40E8/40EC) |                             |                         |
|       | 01: Class 1   |                             |                         |
|       | 10: Class 2   |                             |                         |
|       | 11: Class 3   |                             |                         |
|       | Max* QoS: Class 0   |                             |                         |
|       | Relative* QoS: 0 > 1 > 2 ≥ 3**  * May / Polative statements shows based on default /non-firmware quarridden CT OoS marks                                |                             |                         |
|       | * Max/Relative statements above based on default/non-firmware-overridden GT QoS masks.  ** CLOS2 = CLOS3 equivalence only on 4-way LLC SKUs.            |                             |                         |
|       | erosz eross equivalence omy on 1 v  | rdy LLC SROS.               |                         |
| 14    | Snoop Control Field   |                             |                         |
|       | Default Value:  |                             | 0b                      |
|       | Access:   |                             | R/W                     |
|       |   |                             |                         |
|       | Description   |                             |                         |
|       | Not used in ICL.  |                             |                         |
| 13:11 | Page Faulting Mode  | 1                           |                         |
|       | Default Value:  |                             | 000b                    |
|       | Access:   |                             | R/W                     |
|       | This fields controls the page faulting mode that will be used in the memory interface block for   |                             |                         |
|       | the given request coming from this surface:   |                             |                         |
|       | 000: Use the global page faulting mode fro  | om context descriptor (defa | ault)                   |



### GFX\_MOCS\_LECC\_10\_TC\_01 - Graphics MOCS LECC 10 TC 01 **Register** 001-111: Reserved

#### 10:8 **Skip Caching control** Default Value: 000b R/W Access: Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target 7 **Enable Reverse Skip Caching** Default Value: 0b R/W Access: Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC 6 **Dont allocate on miss** Default Value: 0b Access: R/W Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit 5:4 LRU management Default Value: 11b R/W Access: This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0"



#### GFX\_MOCS\_LECC\_10\_TC\_01 - Graphics MOCS LECC 10 TC 01 Register 00: Take the age value from Uncore CRs 3:2 **Target Cache** Default Value: 01b R/W Access: This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed 1:0 LLC/eDRAM cacheability control Default Value: 10b R/W Access: Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type.

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page

11: Writeback (WB)

Instead page table based controls have to be used

table controls and cannot be managed via MOCS index



### **Graphics MOCS LECC 10 TC 10 Register**

| G              | GFX_MOCS_LECC_10_TC_10 - Graphics MOCS LECC 10 TC 10 |                  |  |  |
|----------------|--|------------------|--|--|
|                | Register   |                  |  |  |
| Register       | Space:   | MMIO: 0/2/0      |  |  |
| Source:        |  | BSpec            |  |  |
| Size (in b     | its):  | 32               |  |  |
| Address:       |  | 0C818h           |  |  |
| Name:          |  | Graphics MOCS 6  |  |  |
| ShortNa        | ne:  | GFX_MOCS_6       |  |  |
| Address:       |  | 0C830h           |  |  |
| Name:          |  | Graphics MOCS 12 |  |  |
| ShortNa        | ne:  | GFX_MOCS_12      |  |  |
| Address:       |  | 0C858h           |  |  |
| Name:          |  | Graphics MOCS 22 |  |  |
| ShortNa        | ne:  | GFX_MOCS_22      |  |  |
| Address:       |  | 0C870h           |  |  |
| Name:          |  | Graphics MOCS 28 |  |  |
| ShortNa        | ne:  | GFX_MOCS_28      |  |  |
| Address:       |  | 0C898h           |  |  |
| Name:          |  | Graphics MOCS 38 |  |  |
| ShortNa        | ne:  | GFX_MOCS_38      |  |  |
| Address:       |  | 0C8B0h           |  |  |
| Name:          |  | Graphics MOCS 44 |  |  |
| ShortNa        | ne:  | GFX_MOCS_44      |  |  |
| Address:       |  | 0C8D8h           |  |  |
| Name:          |  | Graphics MOCS 54 |  |  |
| ShortName:     |  | GFX_MOCS_54      |  |  |
| Address:       |  | 0C8F0h           |  |  |
| Name:          |  | Graphics MOCS 60 |  |  |
| ShortName: GFX |  | GFX_MOCS_60      |  |  |
| GFX MC         | CS reg   | ister            |  |  |
| DWord          | Bit  | Description      |  |  |
| 0              | 31:19  | Reserved         |  |  |



# GFX\_MOCS\_LECC\_10\_TC\_10 - Graphics MOCS LECC 10 TC 10 Register

|       | Default Value:  | 000000000000b               |                         |
|-------|---|-----------------------------|-------------------------|
|       | Access:   | RO                          |                         |
| 18:17 | Self Snoop Enable   |                             |                         |
|       | Default Value:  |                             | 00b                     |
|       |   |                             |                         |
|       | Access:   |                             | R/W                     |
|       | 00: Default value. Self snoop attribute sent  | to the uncore is as today - | determined by MIDI u    |
|       | logic   |                             |                         |
|       | 01: Override the self snoop bit generated l   | by MIDI with 0. No self sno | ops are sent to the unc |
|       | for any transactions from this surface  |                             |                         |
|       | 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface              |                             |                         |
|       | uncore for any transactions from this surface   | . <del>C</del>              |                         |
| 16:15 | Class of Service  |                             |                         |
|       | Default Value:  |                             | 00b                     |
|       |   |                             |                         |
|       | Access:   |                             | R/W                     |
|       |   | ubset of ways the memory    | <u> </u>                |
|       | Class of Service sent to LLC to determine subset of ways the memory object will be stored in. 00: Value from Private PAT Registers(40E0/40E4/40E8/40EC) |                             |                         |
|       | 01: Class 1   |                             |                         |
|       | 10: Class 2   |                             |                         |
|       | 11: Class 3   |                             |                         |
|       | Max* QoS: Class 0   |                             |                         |
|       | Relative* QoS: $0 > 1 > 2 \ge 3**$  |                             |                         |
|       | * Max/Relative statements above based on default/non-firmware-overridden GT QoS masks.  ** CLOS2 = CLOS3 equivalence only on 4-way LLC SKUs.            |                             |                         |
|       | erosz eross equivalence omy on 1 v  | rdy LLC SROS.               |                         |
| 14    | Snoop Control Field   |                             |                         |
|       | Default Value:  |                             | 0b                      |
|       | Access:   |                             | R/W                     |
|       |   |                             |                         |
|       | Description   |                             |                         |
|       | Not used in ICL.  |                             |                         |
| 13:11 | Page Faulting Mode  |                             |                         |
|       | Default Value:  |                             | 000b                    |
|       | Access:   |                             | R/W                     |
|       | This fields controls the page faulting mode that will be used in the memory interface block for   |                             |                         |
|       | the given request coming from this surface:   |                             |                         |
|       | 000: Use the global page faulting mode from context descriptor (default)  |                             |                         |



#### GFX\_MOCS\_LECC\_10\_TC\_10 - Graphics MOCS LECC 10 TC 10 **Register** 001-111: Reserved 10:8 **Skip Caching control** Default Value: 000b R/W Access: Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target 7 **Enable Reverse Skip Caching** Default Value: 0b R/W Access: Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC 6 **Dont allocate on miss** Default Value: 0b R/W Access: Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit 5:4 LRU management Default Value: 11b R/W Access: This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3"

10: do not change the age on a hit.

01: Assign the age of "0"



# GFX\_MOCS\_LECC\_10\_TC\_10 - Graphics MOCS LECC 10 TC 10 Register 00: Take the age value from Uncore CRs

#### 3:2 Target Cache

| I | Default Value: | 10b |
|---|----------------|-----|
|   | Access:        | R/W |

This field allows the choice of LLC vs eLLC for caching

00: Value from Private PAT registers(40E0/40E4/40E8/40EC)

01: LLC Only

10: LLC/eLLC Allowed

11: LLC/eLLC Allowed

#### 1:0 LLC/eDRAM cacheability control

| Default Value: | 10b |
|----------------|-----|
| Access:        | R/W |

Memory type information used in LLC/eDRAM.

00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index



### **Graphics MOCS LECC 11 TC 00 Register**

| GFX_            | MOCS_LECC_11_TC_00 - Graphics MOCS LECC 11 TC 00 |
|-----------------|--|
|                 | Register   |
| Register Space  | e: MMIO: 0/2/0                                   |
| Source:         | BSpec  |
| Size (in bits): | 32   |
| Address:        | 0C81Ch   |
| Name:           | Graphics MOCS 7                                  |
| ShortName:      | GFX_MOCS_7                                       |
| Address:        | 0C834h   |
| Name:           | Graphics MOCS 13                                 |
| ShortName:      | GFX_MOCS_13                                      |
| Address:        | 0C85Ch   |
| Name:           | Graphics MOCS 23                                 |
| ShortName:      | GFX_MOCS_23                                      |
| Address:        | 0C874h   |
| Name:           | Graphics MOCS 29                                 |
| ShortName:      | GFX_MOCS_29                                      |
| Address:        | 0C89Ch   |
| Name:           | Graphics MOCS 39                                 |
| ShortName:      | GFX_MOCS_39                                      |
| Address:        | 0C8B4h   |
| Name:           | Graphics MOCS 45                                 |
| ShortName:      | GFX_MOCS_45                                      |
| Address:        | 0C8DCh   |
| Name:           | Graphics MOCS 55                                 |
| ShortName:      | GFX_MOCS_55                                      |
| Address:        | 0C8F4h   |
| Name:           | Graphics MOCS 61                                 |
| ShortName:      | GFX_MOCS_61                                      |
| GFX MOCS re     | gister   |
| DWord Bit       | Description                                      |
| 0 31:19         | Reserved   |



## GFX\_MOCS\_LECC\_11\_TC\_00 - Graphics MOCS LECC 11 TC 00 Register

|       | Default Value:  | 0000000000000                |                        |
|-------|---|------------------------------|------------------------|
|       |   | 000000000000b                |                        |
|       | Access:   | RO                           |                        |
| 18:17 | Self Snoop Enable   |                              | 1                      |
|       | Default Value:  |                              | 00b                    |
|       |   |                              |                        |
|       | Access:   |                              | R/W                    |
|       | 00: Default value. Self snoop attribute sent  | to the uncore is as today -  | determined by MIDI     |
|       | logic   |                              |                        |
|       | 01: Override the self snoop bit generated by  | by MIDI with 0. No self snow | ops are sent to the un |
|       | for any transactions from this surface  |                              |                        |
|       | 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the  |                              |                        |
|       | uncore for any transactions from this surface   |                              |                        |
| 16:15 | Class of Service  |                              |                        |
|       | Default Value:  |                              | 00b                    |
|       |   |                              |                        |
|       | Access:   |                              | R/W                    |
|       |   | ubset of ways the memory     |                        |
|       | Class of Service sent to LLC to determine subset of ways the memory object will be stored in. 00: Value from Private PAT Registers(40E0/40E4/40E8/40EC) |                              |                        |
|       | 01: Class 1   |                              |                        |
|       | 10: Class 2   |                              |                        |
|       | 11: Class 3   |                              |                        |
|       | Max* QoS: Class 0   |                              |                        |
|       | Relative* QoS: $0 > 1 > 2 \ge 3**$  |                              |                        |
|       | * Max/Relative statements above based on default/non-firmware-overridden GT QoS masks.  ** CLOS2 = CLOS3 equivalence only on 4-way LLC SKUs.            |                              |                        |
|       | CLO32 – CLO33 equivalence only on 4-w   | ray LLC SKOS.                |                        |
| 14    | Snoop Control Field   |                              |                        |
|       | Default Value:  |                              | 0b                     |
|       | Access:   |                              | R/W                    |
|       |   |                              | 1 '                    |
|       | Description   |                              |                        |
|       | Not used in ICL.  |                              |                        |
| 13:11 | Page Faulting Mode  |                              |                        |
|       | Default Value:  | (                            | 000b                   |
|       | Access:   |                              | R/W                    |
|       | This fields controls the page faulting mode that will be used in the memory interface block fo  |                              |                        |
|       | the given request coming from this surface:   |                              |                        |
|       | 000: Use the global page faulting mode from context descriptor (default)  |                              |                        |



## GFX\_MOCS\_LECC\_11\_TC\_00 - Graphics MOCS LECC 11 TC 00 Register 001-111: Reserved 10:8 **Skip Caching control**

#### Default Value: 000b R/W Access: Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target 7 **Enable Reverse Skip Caching** Default Value: 0b R/W Access: Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC 6 **Dont allocate on miss** Default Value: 0b R/W Access: Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit 5:4 LRU management Default Value: 11b R/W Access: This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit.

Doc Ref # IHD-OS-ICLLP-Vol 2c-1.20

01: Assign the age of "0"



# GFX\_MOCS\_LECC\_11\_TC\_00 - Graphics MOCS LECC 11 TC 00 Register 00: Take the age value from Uncore CRs

#### 3:2 **Target Cache**

| Default Value: | 00b |
|----------------|-----|
| Access:        | R/W |

This field allows the choice of LLC vs eLLC for caching

00: Value from Private PAT registers(40E0/40E4/40E8/40EC)

01: LLC Only

10: LLC/eLLC Allowed

11: LLC/eLLC Allowed

#### 1:0 | LLC/eDRAM cacheability control

| Default Value: | 11b |
|----------------|-----|
| Access:        | R/W |

Memory type information used in LLC/eDRAM.

00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index



### **Graphics MOCS LECC 11 TC 01 Register**

| GFX_MC             | OCS_LECC_11_TC_01 - Graphics MOCS LECC 11 TC 01 |
|--------------------|---|
|                    | Register  |
| Register Space:    | MMIO: 0/2/0                                     |
| Source:            | BSpec   |
| Size (in bits):    | 32  |
| Address:           | 0C820h  |
| Name:              | Graphics MOCS 8                                 |
| ShortName:         | GFX_MOCS_8                                      |
| Address:           | 0C838h  |
| Name:              | Graphics MOCS 14                                |
| ShortName:         | GFX_MOCS_14                                     |
| Address:           | 0C860h  |
| Name:              | Graphics MOCS 24                                |
| ShortName:         | GFX_MOCS_24                                     |
| Address:           | 0C878h  |
| Name:              | Graphics MOCS 30                                |
| ShortName:         | GFX_MOCS_30                                     |
| Address:           | 0C8A0h  |
| Name:              | Graphics MOCS 40                                |
| ShortName:         | GFX_MOCS_40                                     |
| Address:           | 0C8B8h  |
| Name:              | Graphics MOCS 46                                |
| ShortName:         | GFX_MOCS_46                                     |
| Address:           | 0C8E0h  |
| Name:              | Graphics MOCS 56                                |
| ShortName:         | GFX_MOCS_56                                     |
| Address:           | 0C8F8h  |
| Name:              | Graphics MOCS 62                                |
| ShortName:         | GFX_MOCS_62                                     |
| GFX MOCS registe   | r   |
| DWord Bit          | Description                                     |
| 0 31:19 <b>Res</b> | served  |



# GFX\_MOCS\_LECC\_11\_TC\_01 - Graphics MOCS LECC 11 TC 01 Register

|       | Default Value:  | 000000000000b               |                         |
|-------|---|-----------------------------|-------------------------|
|       | Access:   | RO                          |                         |
| 18:17 | Self Snoop Enable   |                             |                         |
|       | Default Value:  |                             | 00b                     |
|       |   |                             |                         |
|       | Access:   |                             | R/W                     |
|       | 00: Default value. Self snoop attribute sent  | to the uncore is as today - | determined by MIDI u    |
|       | logic   |                             |                         |
|       | 01: Override the self snoop bit generated l   | by MIDI with 0. No self sno | ops are sent to the unc |
|       | for any transactions from this surface  |                             |                         |
|       | 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface              |                             |                         |
|       | uncore for any transactions from this surface   | . <del>C</del>              |                         |
| 16:15 | Class of Service  |                             |                         |
|       | Default Value:  |                             | 00b                     |
|       |   |                             |                         |
|       | Access:   |                             | R/W                     |
|       |   | ubset of ways the memory    | <u> </u>                |
|       | Class of Service sent to LLC to determine subset of ways the memory object will be stored in. 00: Value from Private PAT Registers(40E0/40E4/40E8/40EC) |                             |                         |
|       | 01: Class 1   |                             |                         |
|       | 10: Class 2   |                             |                         |
|       | 11: Class 3   |                             |                         |
|       | Max* QoS: Class 0   |                             |                         |
|       | Relative* QoS: $0 > 1 > 2 \ge 3**$  |                             |                         |
|       | * Max/Relative statements above based on default/non-firmware-overridden GT QoS masks.  ** CLOS2 = CLOS3 equivalence only on 4-way LLC SKUs.            |                             |                         |
|       | erosz eross equivalence omy on 1 v  | ray LLC SNOS.               |                         |
| 14    | Snoop Control Field   |                             |                         |
|       | Default Value:  |                             | 0b                      |
|       | Access:   |                             | R/W                     |
|       |   |                             |                         |
|       | Description   |                             |                         |
|       | Not used in ICL.  |                             |                         |
| 13:11 | Page Faulting Mode  |                             |                         |
|       | Default Value:  |                             | 000b                    |
|       | Access:   |                             | R/W                     |
|       | This fields controls the page faulting mode that will be used in the memory interface block for   |                             |                         |
|       | the given request coming from this surface:   |                             |                         |
|       | 000: Use the global page faulting mode from context descriptor (default)  |                             |                         |



# **GFX\_MOCS\_LECC\_11\_TC\_01 - Graphics MOCS LECC 11 TC 01**

| Register   |  |  |
|--|--|--|
| 001-111: Reserved  |  |  |
| Skip Caching control   |  |  |
| Default Value:   | 000Ь   |  |
| Access:  | R/W  |  |
| Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.  If "0" - than corresponding address bit value is do not care  Bit[8]=1: address bit[9] needs to be "0" to cache in target  Bit[9]=1: address bit[10] needs to be "0" to cache in target  Bit[10]=1: address bit[11] needs to be "0" to cache in target |  |  |
| Enable Reverse Skip Caching  |  |  |
| Default Value:   | 0b   |  |
| Access:  | R/W  |  |
| 0: Not enabled 1: Enabled for LLC  |  |  |
| Dont allocate on miss  |  |  |
| Default Value:   | 0b   |  |
| Access:  | R/W  |  |
| Controls defined for RO surfaces in mind, where if t line (applicable to LLC/eDRAM).  0: Allocate on MISS (normal cache behavior)  1: Do NOT allocate on MISS  Received confirmation from Altug on 03/13/13 tha  |  |  |
| LRU management   |  |  |
| Default Value:   | 11b  |  |
| Access:  | R/W  |  |
| This field allows the selection of AGE parameter for allocation is done at youngest age ("3") it tends to sage allocations ("2", "1", or "0"). This option is given are more likely to generate HITs, hence need to be When Target Cache(TC) == 00, LRU Age value will registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be  | stay longer in the cache as compared to older<br>n to driver to be able to decide which surfaces<br>replaced least often in caches.<br>be from Private PAT   |  |
|  | Skip Caching control  Default Value: Access: Defines the bit values to enable caching. Outcome If "0" - than corresponding address bit value is do Bit[8]=1: address bit[9] needs to be "0" to cache in Bit[9]=1: address bit[10] needs to be "0" to cache in Bit[10]=1: address bit[11] needs to be "0" to cache in Bit[10]=1: address bit[11] needs to be "0" to cache in Bit[10]=1: address bit[11] needs to be "0" to cache in Bit[10]=1: address bit[11] needs to be "0" to cache in Bit[10]=1: address bit[11] needs to be "0" to cache in Bit[10]=1: address bit[11] needs to be "0" to cache in Bit[10]=1: address bit[11] needs to be "0" to cache in Bit[10]=1: address bit[11] needs to be "0" to cache in Bit[10]=1: address bit[11] needs to Bit[10]=1: address bit[11]=1: addr |  |



#### GFX\_MOCS\_LECC\_11\_TC\_01 - Graphics MOCS LECC 11 TC 01 Register 00: Take the age value from Uncore CRs 3:2 **Target Cache** Default Value: 01b R/W Access: This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed 1:0 LLC/eDRAM cacheability control Default Value: 11b R/W Access: Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type.

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page

11: Writeback (WB)

Instead page table based controls have to be used

table controls and cannot be managed via MOCS index



### **Graphics MOCS LECC 11 TC 10 Register**

| GFX_M             | OCS_LECC_11_TC_10 - Graphics MOCS LECC 11 TC 10  Register |
|-------------------|---|
| Register Space:   | MMIO: 0/2/0   |
| Register Space.   | 14/14/10. 0/ 2/ 0   |
| Source:           | BSpec   |
| Size (in bits):   | 32  |
| Address:          | 0C824h  |
| Name:             | Graphics MOCS 9   |
| ShortName:        | GFX_MOCS_9  |
| Address:          | 0C83Ch  |
| Name:             | Graphics MOCS 15  |
| ShortName:        | GFX_MOCS_15   |
| Address:          | 0C864h  |
| Name:             | Graphics MOCS 25  |
| ShortName:        | GFX_MOCS_25   |
| Address:          | 0C87Ch  |
| Name:             | Graphics MOCS 31  |
| ShortName:        | GFX_MOCS_31   |
| Address:          | 0C8A4h  |
| Name:             | Graphics MOCS 41  |
| ShortName:        | GFX_MOCS_41   |
| Address:          | 0C8BCh  |
| Name:             | Graphics MOCS 47  |
| ShortName:        | GFX_MOCS_47   |
| Address:          | 0C8E4h  |
| Name:             | Graphics MOCS 57  |
| ShortName:        | GFX_MOCS_57   |
| Address:          | 0C8FCh  |
| Name:             | Graphics MOCS 63  |
| ShortName:        | GFX_MOCS_63   |
| GFX MOCS registe  | er  |
| DWord Bit         | Description   |
| 0 31:19 <b>Re</b> | served  |



# GFX\_MOCS\_LECC\_11\_TC\_10 - Graphics MOCS LECC 11 TC 10 Register

|       | Default Value:  | 000000000000b               |                         |
|-------|---|-----------------------------|-------------------------|
|       | Access:   | RO                          |                         |
| 18:17 | Self Snoop Enable   |                             |                         |
|       | Default Value:  |                             | 00b                     |
|       |   |                             |                         |
|       | Access:   |                             | R/W                     |
|       | 00: Default value. Self snoop attribute sent  | to the uncore is as today - | determined by MIDI u    |
|       | logic   |                             |                         |
|       | 01: Override the self snoop bit generated l   | by MIDI with 0. No self sno | ops are sent to the unc |
|       | for any transactions from this surface  |                             |                         |
|       | 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface              |                             |                         |
|       | uncore for any transactions from this surface   | . <del>C</del>              |                         |
| 16:15 | Class of Service  |                             |                         |
|       | Default Value:  |                             | 00b                     |
|       |   |                             |                         |
|       | Access:   |                             | R/W                     |
|       |   | ubset of ways the memory    | <u> </u>                |
|       | Class of Service sent to LLC to determine subset of ways the memory object will be stored in. 00: Value from Private PAT Registers(40E0/40E4/40E8/40EC) |                             |                         |
|       | 01: Class 1   |                             |                         |
|       | 10: Class 2   |                             |                         |
|       | 11: Class 3   |                             |                         |
|       | Max* QoS: Class 0   |                             |                         |
|       | Relative* QoS: $0 > 1 > 2 \ge 3**$  |                             |                         |
|       | * Max/Relative statements above based on default/non-firmware-overridden GT QoS masks.  ** CLOS2 = CLOS3 equivalence only on 4-way LLC SKUs.            |                             |                         |
|       | erosz eross equivalence omy on 1 v  | ray LLC SNOS.               |                         |
| 14    | Snoop Control Field   |                             |                         |
|       | Default Value:  |                             | 0b                      |
|       | Access:   |                             | R/W                     |
|       |   |                             |                         |
|       | Description   |                             |                         |
|       | Not used in ICL.  |                             |                         |
| 13:11 | Page Faulting Mode  |                             |                         |
|       | Default Value:  |                             | 000b                    |
|       | Access:   |                             | R/W                     |
|       | This fields controls the page faulting mode that will be used in the memory interface block for   |                             |                         |
|       | the given request coming from this surface:   |                             |                         |
|       | 000: Use the global page faulting mode from context descriptor (default)  |                             |                         |



### GFX\_MOCS\_LECC\_11\_TC\_10 - Graphics MOCS LECC 11 TC 10 **Register** 001-111: Reserved 10:8 **Skip Caching control**

#### Default Value: 000b R/W Access: Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target 7 **Enable Reverse Skip Caching** Default Value: 0b R/W Access: Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC 6 **Dont allocate on miss** Default Value: 0b Access: R/W Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit 5:4 LRU management Default Value: 11b R/W Access: This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit.

01: Assign the age of "0"



# GFX\_MOCS\_LECC\_11\_TC\_10 - Graphics MOCS LECC 11 TC 10 Register 00: Take the age value from Uncore CRs

#### 3:2 **Target Cache** Default Value: 10b R/W Access: This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed 1:0 LLC/eDRAM cacheability control Default Value: 11b R/W Access: Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB) Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page

table controls and cannot be managed via MOCS index



### **Graphics Mode Register**

| GFX_MODE - Graphics Mode Register |                        |  |  |
|-----------------------------------|------------------------|--|--|
| Register Space:                   | MMIO: 0/2/0            |  |  |
| Source:                           | BSpec                  |  |  |
| Access:                           | R/W                    |  |  |
| Size (in bits):                   | 32                     |  |  |
| Trusted Type:                     | 1                      |  |  |
| Address:                          | 0229Ch-0229Fh          |  |  |
| Name:                             | Graphics Mode Register |  |  |
| ShortName:                        | GFX_MODE_RCSUNIT       |  |  |
| Address:                          | 1829Ch-1829Fh          |  |  |
| Name:                             | Graphics Mode Register |  |  |
| ShortName:                        | GFX_MODE_POCSUNIT      |  |  |
| Address:                          | 2229Ch-2229Fh          |  |  |
| Name:                             | Graphics Mode Register |  |  |
| ShortName:                        | GFX_MODE_BCSUNIT       |  |  |
| Address:                          | 1C029Ch-1C029Fh        |  |  |
| Name:                             | Graphics Mode Register |  |  |
| ShortName:                        | GFX_MODE_VCSUNIT0      |  |  |
| Address:                          | 1C429Ch-1C429Fh        |  |  |
| Name:                             | Graphics Mode Register |  |  |
| ShortName:                        | GFX_MODE_VCSUNIT1      |  |  |
| Address:                          | 1C829Ch-1C829Fh        |  |  |
| Name:                             | Graphics Mode Register |  |  |
| ShortName:                        | GFX_MODE_VECSUNIT0     |  |  |
| Address:                          | 1D029Ch-1D029Fh        |  |  |
| Name:                             | Graphics Mode Register |  |  |
| ShortName:                        | GFX_MODE_VCSUNIT2      |  |  |
| Address:                          | 1D429Ch-1D429Fh        |  |  |
| Name:                             | Graphics Mode Register |  |  |
| ShortName:                        | GFX_MODE_VCSUNIT3      |  |  |
| Address:                          | 1D829Ch-1D829Fh        |  |  |
| Name:                             | Graphics Mode Register |  |  |



|                          |          | GFX_MODE - Graph   | ics Mode Register          |            |  |  |  |
|--------------------------|----------|--|----------------------------|------------|--|--|--|
| ShortNan                 | ne:      | GFX_MODE_VECSUNIT1   |                            |            |  |  |  |
| Address: 1E029Ch-1E029Fh |          |  |                            |            |  |  |  |
| Name:                    |          | Graphics Mode Register   |                            |            |  |  |  |
| ShortNan                 | ne:      | GFX_MODE_VCSUNIT4  |                            |            |  |  |  |
| Address: 1E429Ch-1E429Fh |          |  |                            |            |  |  |  |
| Name:                    |          | Graphics Mode Register   |                            |            |  |  |  |
| ShortNan                 |          |  |                            |            |  |  |  |
| Address:                 |          | 1E829Ch-1E829Fh  |                            |            |  |  |  |
| Name:                    |          | Graphics Mode Register   |                            |            |  |  |  |
| ShortNan                 | ne:      | GFX_MODE_VECSUNIT2   |                            |            |  |  |  |
| Address:                 |          | 1F029Ch-1F029Fh  |                            |            |  |  |  |
| Name:                    |          | Graphics Mode Register   |                            |            |  |  |  |
| ShortNan                 | ne:      | GFX_MODE_VCSUNIT6  |                            |            |  |  |  |
| Address:                 |          | 1F429Ch-1F429Fh  |                            |            |  |  |  |
| Name:                    |          | Graphics Mode Register   |                            |            |  |  |  |
| ShortNan                 | ne:      | GFX_MODE_VCSUNIT7  |                            |            |  |  |  |
| Address:                 |          | 1F829Ch-1F829Fh  |                            |            |  |  |  |
| Name:                    |          | Graphics Mode Register   | Graphics Mode Register     |            |  |  |  |
| ShortNan                 | ne:      | GFX_MODE_VECSUNIT3   |                            |            |  |  |  |
| This regi                | ster co  | ntains a control bit for the new execlist an                                 | d 2-level PPGTT functions. |            |  |  |  |
|                          |          | Programming No   | otes                       | Source     |  |  |  |
|                          |          | k Disable" is the only programmable bits i                                   |                            | PositionCS |  |  |  |
| function                 | ality fo | r the rest of the bits is not supported by P                                 | osition command streamer.  |            |  |  |  |
| DWord                    | Bit      |  | Description                |            |  |  |  |
| 0                        | 31:16    | Mask   | - Iuus                     |            |  |  |  |
|                          |          | Access:  | WO                         |            |  |  |  |
|                          |          | Format:  | Mask                       |            |  |  |  |
|                          |          | Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) |                            |            |  |  |  |
| _                        | 15       | Reserved   |                            |            |  |  |  |
|                          |          |  |                            |            |  |  |  |
|                          | Format:  |  | PBC                        | PBC        |  |  |  |
|                          | 14       | Reserved   |                            | -1         |  |  |  |
|                          |          |  |                            |            |  |  |  |
|                          |          | Format:  | PBC                        |            |  |  |  |



| 12 | 1_                     |  |  | DE - Grap   |  | vioue it                      | egistei   |
|----|------------------------|--|--|---|--|-------------------------------|---|
| 13 |                        | Reserved Source: VideoCS, VideoEnhancementCS, PositionCS |  |   |  |                               |   |
|    |                        | · · · · · · · · · · · · · · · · · · ·                    |  | <u>·</u>  |  |                               |   |
|    | Exists I               |  | BC   | ocs, videoennan   | cement   | LS, POSITIONE                 | 3   |
| 42 |                        |  | ьс   |   |  |                               |   |
| 13 | Reserv                 | ea   |  |   |  |                               |   |
|    | Source                 | Cource   |  |   | Render   | ·CS                           |   |
|    | Exists If:             |  | //Rend   |   |  |                               |   |
|    | Forma                  |  |  |   | PBC  | <u></u>                       |   |
| 12 | Reserve                |  |  |   |  |                               |   |
| 12 | Reserv                 |  |  |   |  |                               |   |
|    | Forma                  | t:   |  |   |  |                               | PBC   |
| 11 | Virtual                | Function   | мміо   | Read Access C   | ontrol   |                               | 1   |
|    |                        |  |  |   |  |                               |   |
|    |                        |  |  | abling and enab   | ling of N  | MMIO read a                   | ccess of an virtual function contex   |
|    |                        | ing on an engine.  |  |   | D  | *                             |   |
|    | Value<br>0             | Name   | A \/E  | Description   |  |                               |   |
|    |                        | [Default]  | A VF context running on an engine can do MMIO read access to other engines. Ex: VF context running on RenderCS can do MMIO read access to VideoCS. |   |  |                               |   |
|    |                        |  |  |   |  |                               |   |
|    | 1                      |  | A VF context running on an engine can't do MMIO read access to other   |   |  |                               |   |
|    |                        |  | engines. Ex: VF context running on RenderCS can't do MMIO read access to VideoCS.  |   |  |                               |   |
| 10 | Reserve                | ed   |  |   |  |                               |   |
|    |                        |  |  |   |  |                               |   |
|    | Forma                  | t:   |  |   |  |                               | PBC   |
| 9  | Per-Process GTT Enable |  |  |   |  |                               |   |
| 9  | Per-Process GTT Enable |  |  |   |  |                               |   |
| 9  |                        |  | Enable   |   |  |                               |   |
| 9  | Value                  | Name   | Enable<br>e  |   |  | Descri                        |   |
| 9  |                        | Name<br>PPGTT Dis  | Enable<br>e  | When clear, the   |  | GTT will be u                 | used to translate memory access   |
| 9  | Value                  | Name   | Enable<br>e  | When clear, the   | d comm   | GTT will be u<br>ands and for | used to translate memory access   |
| 9  | Value                  | Name<br>PPGTT Dis  | Enable<br>e<br>sable   | When clear, the<br>from designate<br>as their translat<br>When set, the F                         | d comm<br>ion spac<br>PPGTT w                        | GTT will be uands and force.  | used to translate memory access commands that select the PPGT                               |
| 9  | Value<br>0h            | Name<br>PPGTT Dis<br>[Default]                           | Enable<br>e<br>sable   | When clear, the from designate as their translat When set, the F designated con                   | d commion space PPGTT with the mands                 | GTT will be uands and force.  | used to translate memory access commands that select the PPGT                               |
| 9  | Value<br>0h            | Name<br>PPGTT Dis<br>[Default]                           | Enable<br>e<br>sable   | When clear, the<br>from designate<br>as their translat<br>When set, the F                         | d commion space PPGTT with the mands                 | GTT will be uands and force.  | used to translate memory access commands that select the PPGTT translate memory access from |
| 9  | Value<br>0h            | Name<br>PPGTT Dis<br>[Default]                           | Enable<br>e<br>sable   | When clear, the from designate as their translat When set, the F designated con their translation | d comm<br>ion space<br>PPGTT w<br>nmands<br>n space. | GTT will be uands and force.  | used to translate memory access commands that select the PPGTT translate memory access from |



#### **GFX\_MODE** - **Graphics Mode Register**

context descriptor states the same in Execlist Mode of scheduling. This field should be set before programming PDP0/1/2/3 registers in order to set the PPGTT translation of memory access.

Programming this bit doesn't enable or disable the PPGTT translation of memory access immediately; the change comes in to affect only when the Page Directory registers are programmed. Programming this bit must be followed by programming Page Directory Registers in order to enable or disable the PPGTT translation of memory access.

#### 8 Reserved

#### 8 Reserved

| Neserveu |  |  |  |  |
|----------|--|--|--|--|
| Source:  | BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS |  |  |  |
| Format:  | PBC  |  |  |  |

#### 7 64Bit Virtual Addressing Enable

64Bit Virtual Addressing Enable

|       | 5 15 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1              |   |  |  |
|-------|---|---|--|--|
| Value | Name  | Description   |  |  |
| 0h    | 64Bit Virtual Addressing Disable [ <b>Default</b> ] | When clear indicates GFX operating in 32bit Virtual Addressing for PPGTT based memory access.                 |  |  |
| 1h    | 64Bit Virtual Addressing<br>Enable                  | When Set indicates GFX operating in 64bit (48bit Canonical) Virtual Addressing for PPGTT based memory access. |  |  |

#### **Programming Notes**

This bit is only valid when PPGTT is enabled in ring buffer mode of scheduling. Context Descriptor has a similar bit to control 64bit virtual addressing in execlist mode of scheduling. Whether this field is set or clear virtual addresses translated through GGTT are always 32Bit. This field should be programmed before enabling PPGTT access. When this field is not set or for GGTT virtual addresses, Graphics Address [47:32] field of any commands or register exercised by SW should be programmed to 0x0.

#### 6:5 **Reserved**

#### 4 Reserved

#### 3 Disable Legacy Mode

#### **Description**

This bit must be set to disable Legacy behavior to support features added for the current project.

When set the size of the CSB status FIFO is 12 deep.

| Value | Name                    | Description   |
|-------|-------------------------|---|
| 0h    | Enable Legacy [Default] | Any features using this bit will be compatible with legacy drivers. |
| 1h    | Disable Legacy          | HW will not be compatible with legacy drivers.                      |



|                   | GFX_MODE - Graphics N  | lode Register  |  |  |  |  |
|-------------------|--|--|--|--|--|--|
| Programming Notes |  |  |  |  |  |  |
|                   | A graphics reset is required prior to changing the   | phics reset is required prior to changing the value of this bit. |  |  |  |  |
| 2                 | Reserved   |  |  |  |  |  |
|                   | Format:  | PBC  |  |  |  |  |
| 1                 | 1 Reserved   |  |  |  |  |  |
|                   |  |  |  |  |  |  |
|                   | Format:  | PBC  |  |  |  |  |
| 0                 | Privilege Check Disable  This field when set, disables Privilege Violation che Privileged commands are allowed to be executed to | . 9  |  |  |  |  |



# **Graphics Virtual Master Interrupt**

| GFX_VIF                  | RT_MS        | ΓR_INTR - G | raphics Virtu       | ual Master  | Interrupt |
|--------------------------|--------------|-------------|---------------------|-------------|-----------|
| Register Space:          | MMIO: 0/     | 2/0         |                     |             |           |
|                          | D.C.         |             |                     |             |           |
| Source:                  | BSpec        |             |                     |             |           |
| Size (in bits):          | 32           |             |                     |             |           |
| Address:                 | 191010h      |             |                     |             |           |
| Name:                    | VF1_GFX_     | MSTR_INTR   |                     |             |           |
| Address:                 | 192010h      |             |                     |             |           |
| Name:                    | VF2_GFX_     | MSTR_INTR   |                     |             |           |
| Address:                 | 193010h      |             |                     |             |           |
| Name:                    | VF3_GFX_     | MSTR_INTR   |                     |             |           |
| Address:                 | 194010h      |             |                     |             |           |
| Name:                    | VF4_GFX_     | MSTR_INTR   |                     |             |           |
| Address:                 | 195010h      |             |                     |             |           |
| Name:                    | VF5_GFX_     | MSTR_INTR   |                     |             |           |
| Address:                 | 196010h      |             |                     |             |           |
| Name:                    | VF6_GFX_     | MSTR_INTR   |                     |             |           |
| Address:                 | 197010h      |             |                     |             |           |
| Name:                    | VF7_GFX_     | MSTR_INTR   |                     |             |           |
| Top level register tha   |              |             |                     |             |           |
| Bits in this register ar | e set interr |             | the underlying PCU, |             |           |
| DWord                    |              | Bit         |                     | Description | 1         |
| 0                        |              | 31          | Master Interru      | pt          | DAM       |
|                          |              |             | Access:             |             | R/W       |
|                          |              | 30          | PCU                 |             | DO.       |
|                          |              |             | Access:             |             | RO        |
|                          |              | 29:17       | Reserved            |             |           |
|                          |              | 16          | Display             |             | l no      |
|                          |              |             | Access:             |             | RO        |
|                          |              | 15:2        | Reserved            |             |           |
|                          |              | 1           | GT DW1              |             |           |
|                          |              | ı           | Access:             |             | R/W       |
|                          |              |             | Access.             |             | 17 11     |



| GFX_VIRT_MS | TR_INTR - Gra | phics Virtual Master | Interrupt |
|-------------|---------------|----------------------|-----------|
|             | 0             | GT DW0               |           |
|             |               | Access:              | R/W       |



#### **GS Invocation Counter**

**GS\_INVOCATION\_COUNT - GS Invocation Counter** 

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02328h

Name: GS Invocation Counter ShortName: GS\_INVOCATION\_COUNT

This register stores the number of objects that are part of geometry shader threads. This register is part of the context save and restore.

| <b>DWord</b> | Bit | Description  |
|--------------|-----|--|
| 0            |     | <b>GS Invocation Count UDW</b> Number of objects that are dispatched as a geometry shader threads invoked by the GS stage. Updated only when <b>Statistics Enable</b> is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.) |
|              |     | <b>GS Invocation Count LDW</b> Number of objects that are dispatched as a geometry shader threads invoked by the GS stage. Updated only when <b>Statistics Enable</b> is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.) |



#### **GS Primitives Counter**

**GS\_PRIMITIVES\_COUNT - GS Primitives Counter** 

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02330h

Name: GS Primitives Counter ShortName: GS\_PRIMITIVES\_COUNT

This register reflects the total number of primitives that have been output by the Geometry Shader stage. This register is part of the context save and restore.

| DWord | Bit   | Description   |
|-------|-------|---|
| 0     | 63:32 | GS Primitives Count UDW   |
|       |       | Total number of primitives output by the geometry stage. Updated only when Statistics Enable is   |
|       |       | set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)   |
|       | 31:0  | GS Primitives Count LDW   |
|       |       | Total number of primitives output by the geometry stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.) |



# **GT4 Mode Control Register**

|                 | G'         | T4MODECTL - GT4 M   | ode Contro | ol Register |  |
|-----------------|------------|---|------------|-------------|--|
| Register Space  | ce: N      | MMIO: 0/2/0   |            |             |  |
| Source:         | Е          | 3Spec   |            |             |  |
| Size (in bits): | 3          | 32  |            |             |  |
| Address:        | C          | )9038h  |            |             |  |
| GT4 Mode C      | ontrol Reg | gister  |            |             |  |
| DWord           | Bit        | Description   |            |             |  |
| 0               | 31:18      | RSVD  |            |             |  |
|                 |            | Access:   |            | R/W         |  |
|                 | 17:10      | Reserved  |            |             |  |
|                 | 9:2        | Reserved  |            |             |  |
|                 | 1:0        | GT4 Mode Control  |            |             |  |
|                 |            | Access:   |            | R/W         |  |
|                 |            | GT4 Usage mode: 00b: Non-GT4. 01b: GT4 is used in Alternate Frame 10b: Basic Split Frame rendering M 11b: Complex Split Frame rendering | ode (SFR). |             |  |



# $\mathbf{GTC}\_\mathbf{CTL}$

|            |        | GTC_C  | TL             |                                      |  |  |  |
|------------|--------|--|----------------|--------------------------------------|--|--|--|
| Register   | Space: | MMIO: 0/2/0                                  |                |                                      |  |  |  |
| Source:    |        | BSpec  |                |                                      |  |  |  |
| Access:    |        | R/W  |                |                                      |  |  |  |
| Size (in b | its):  | 32   | 32             |                                      |  |  |  |
| Address:   |        | 67000h-67003h                                |                |                                      |  |  |  |
| Name:      |        | Global Time Code Control                     |                |                                      |  |  |  |
| ShortNar   | ne:    | GTC_CTL                                      |                |                                      |  |  |  |
| Power:     |        | PG1  |                |                                      |  |  |  |
| Reset:     |        | soft   |                |                                      |  |  |  |
| DWord      | Bit    | De   | escription     |                                      |  |  |  |
| 0          | 31     | GTC Function Enable                          |                |                                      |  |  |  |
|            |        | This bit enables the GTC counter.            | <del> </del>   |                                      |  |  |  |
|            |        | Value  |                | Name                                 |  |  |  |
|            |        | 0b   | Disable        |                                      |  |  |  |
|            |        | 1b   | Enable         |                                      |  |  |  |
|            |        |  |                |                                      |  |  |  |
|            |        |  | estriction     |                                      |  |  |  |
|            |        | Enable this bit before enabling GTC controll | er operation ( | on a port with a GTC capable device. |  |  |  |
|            | 30:29  | Reserved                                     |                |                                      |  |  |  |
|            |        | Format:                                      |                | MBZ                                  |  |  |  |
|            | 28:13  | Reserved                                     |                |                                      |  |  |  |
|            | 12:1   | Reserved                                     |                |                                      |  |  |  |
|            |        | Format:                                      |                | MBZ                                  |  |  |  |
|            | 0      | Reserved                                     |                |                                      |  |  |  |



### $\mathsf{GTC}_{\mathsf{DDA}_{\mathsf{M}}}$

|            |        | GTC_DDA_M  |
|------------|--------|--|
| Register   | Space: | MMIO: 0/2/0  |
|            |        |  |
| Source:    |        | BSpec  |
| Access:    |        | R/W  |
| Size (in l | oits): | 32   |
| Address    | :      | 67010h-67013h  |
| Name:      |        | Global Time Code DDA M   |
| ShortNa    | me:    | GTC_DDA_M  |
| Power:     |        | PG1  |
| Reset:     |        | soft   |
| DWord      | Bit    | Description  |
| 0          | 31:24  | Reserved   |
|            | 23:0   | GTC DDA M  |
|            |        | This field is used to program the M value of the GTC DDA. The ratio of M to N programmed   |
|            |        | depends on the GTC reference clock. The DDA programmed values are related by the following |
|            |        | formula: 1/(accumulator increment) = Reference Clock * DDA_M / DDA_N                       |



## **GTC\_DDA\_N**

|            |                             | GTC_DDA_N   |  |  |  |  |
|------------|-----------------------------|---|--|--|--|--|
| Register   | Register Space: MMIO: 0/2/0 |   |  |  |  |  |
| Source:    |                             | BSpec   |  |  |  |  |
| Access:    |                             | R/W   |  |  |  |  |
| Size (in l | oits):                      | 32  |  |  |  |  |
| Address    | :                           | 67014h-67017h   |  |  |  |  |
| Name:      |                             | Global Time Code DDA N  |  |  |  |  |
| ShortNa    | me:                         | GTC_DDA_N   |  |  |  |  |
| Power:     |                             | PG1   |  |  |  |  |
| Reset:     |                             | soft  |  |  |  |  |
| DWord      | Bit                         | Description   |  |  |  |  |
| 0          | 31:24                       | GTC Accum Inc   |  |  |  |  |
|            |                             | Format: U7.1  |  |  |  |  |
|            |                             | This field is the GTC accumulator increment value in nanoseconds each time the DDA trips. It is |  |  |  |  |
|            |                             | programmed in 7.1 fixed point binary format where the LSB represents 0.5ns increment.           |  |  |  |  |
|            | 23:0                        | GTC DDA N   |  |  |  |  |
|            |                             | This field is used to program the N value of the GTC DDA. The ratio of M to N programmed        |  |  |  |  |
|            |                             | depends on the GTC reference clock and should not result in any accumulation error in any 10ms  |  |  |  |  |
|            |                             | interval period. The DDA programmed values are related by the following formula:                |  |  |  |  |
|            |                             | 1/(accumulator increment) = Reference Clock * DDA_M / DDA_N                                     |  |  |  |  |



## **GTC\_IIR**

|              |        |                           | GTC_IIR  |  |  |  |
|--------------|--------|---------------------------|--|--|--|--|
| Register     | Space  | e: MMIO: 0/2/0            |  |  |  |  |
|              |        |                           |  |  |  |  |
| Source:      |        | BSpec                     |  |  |  |  |
| Access:      |        | R/WC                      | R/WC   |  |  |  |
| Size (in b   | oits): | 32                        |  |  |  |  |
| Address:     |        | 67058h-6705B              | h  |  |  |  |
| Name:        |        | Global Time Co            | ode Interrupt Identity   |  |  |  |
| ShortNa      | me:    | GTC_IIR                   | GTC_IIR  |  |  |  |
| Power:       |        | PG1                       |  |  |  |  |
| Reset:       |        | soft                      |  |  |  |  |
| See the      | GTC i  | nterrupt bit definition t | to find the source event for each interrupt bit.                             |  |  |  |
| <b>DWord</b> | Bit    |                           | Description  |  |  |  |
| 0            | 31:0   | Interrupt Identity Bit    | s  |  |  |  |
|              |        | •                         | ersistent values of the GTC interrupt bits which are unmasked by the         |  |  |  |
|              |        |                           | nis register will propagate to the GTC interrupt in the Display Engine       |  |  |  |
|              |        | ·                         | ots. Bits set in this register will remain set (persist) until the interrupt |  |  |  |
|              |        | •                         | writing a '1' to the appropriate bits.                                       |  |  |  |
|              |        | Value                     | Name   |  |  |  |
|              |        | 0b                        | Condition Not Detected   |  |  |  |
|              |        | 1b                        | Condition Detected   |  |  |  |



## GTC\_IMR

|            |        |  | GTC_IMR   |  |  |  |  |
|------------|--------|--|---|--|--|--|--|
| Register   | Space: | MMIO: 0/2/0                              |   |  |  |  |  |
|            |        |  |   |  |  |  |  |
| Source:    |        | BSpec                                    |   |  |  |  |  |
| Access:    |        | R/W                                      | R/W   |  |  |  |  |
| Size (in b | its):  | 32                                       | 32  |  |  |  |  |
| Address:   |        | 67054h-67057h                            |   |  |  |  |  |
| Name:      |        | Global Time Code                         | Interrupt Mask  |  |  |  |  |
| ShortNar   | ne:    | GTC_IMR                                  |   |  |  |  |  |
| Power:     |        | PG1                                      |   |  |  |  |  |
| Reset:     |        | soft                                     |   |  |  |  |  |
| See the    | GTC in | terrupt bit definition to fi             | nd the source event for each interrupt bit.                       |  |  |  |  |
| DWord      | Bit    |  | Description   |  |  |  |  |
| 0          | 31:0   | Interrupt Mask Bits                      |   |  |  |  |  |
|            |        | This field contains a bit                | mask which selects which GTC events are reported int the GTC IIR. |  |  |  |  |
|            |        | Value                                    | Name  |  |  |  |  |
|            |        | 0b                                       | Not Masked  |  |  |  |  |
|            |        | 1b                                       | Masked  |  |  |  |  |
|            |        | FFFFFFFh All interrupts masked [Default] |   |  |  |  |  |



## **GTC\_LIVE**

|            |        | GTC_LIVE   |
|------------|--------|--|
| Register   | Space  | e: MMIO: 0/2/0   |
| Source:    |        | BSpec  |
| Access:    |        | RO   |
| Size (in l | oits): | 32   |
| Address    | :      | 67020h-67023h  |
| Name:      |        | Global Time Code Live  |
| ShortNa    | me:    | GTC_LIVE   |
| Power:     |        | PG1  |
| Reset:     |        | soft   |
| DWord      | Bit    | Description  |
| 0          | 31:0   | GTC Live Value   |
|            |        | This field contains the live current value of the GTC. It is inactive when the GTC controller function is disabled. This register also samples and holds the live GTC value following a Audio Time Capture (ATC) event until software reads this register. A subsequent read of this register will reflect the live value. |



### **GTC\_PORT\_CTL**

**GTC PORT CTL** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 64070h-64073h

Name: DDI A GTC Port Control

ShortName: GTC\_PORT\_CTL\_A

Power: PG1 Reset: soft

Address: 64170h-64173h

Name: DDI B GTC Port Control

ShortName: GTC\_PORT\_CTL\_B

Power: PG2 Reset: soft

Address: 64270h-64273h

Name: DDI C GTC Port Control

ShortName: GTC\_PORT\_CTL\_C

Power: PG2 Reset: soft

Address: 64370h-64373h

Name: DDI D GTC Port Control

ShortName: GTC\_PORT\_CTL\_D

Power: PG2 Reset: soft

Address: 64470h-64473h

Name: DDI E GTC Port Control ShortName: GTC\_PORT\_CTL\_E



|          |       |  |  | GTC   | POR1      | CTL  |  |
|----------|-------|--|--|---|-----------|--|--|
| Power:   |       | P(   | <br>G2   |   | -         | <del>-</del> -   |  |
| Reset:   |       | soft   |  |   |           |  |  |
| Address: |       | 64570h-64573h  |  |   |           |  |  |
| Name:    |       | DDI F GTC Port Control   |  |   |           |  |  |
| ShortNa  | me:   | GTC_PORT_CTL_F   |  |   |           |  |  |
|          |       |  |  |   |           |  |  |
| Power:   |       | P  | G2   |   |           |  |  |
| Reset:   | ı     | soft   |  |   |           |  |  |
| DWord    | Bit   | Description  |  |   |           |  |  |
| 0        | 31    | This bit   | enables th   |   |           | ock acquisition phase with remote GTC sink if the GTC controller is disabled.  |  |
|          |       | Connect  | ed to this p   | Value   | io enect  | Name   |  |
|          |       | 0b   |  |   |           | Disable  |  |
|          |       | 1b   |  |   |           | Enable   |  |
|          |       |  |  |   | l         |  |  |
|          |       |  |  |   |           | estriction   |  |
|          |       | The Ma   | intenance  | Phase Enable bit                                      | must be i | nitially written as '0' when this bit is set.  |  |
|          | 30:25 | Reserve  | ed   |   |           |  |  |
|          | 24    | Maintenance Phase Enable This bit is used by software to transition from lock acquisition to lock maintenance phase. The GTC controller generates an interrupt at the end of the lock phase as determined by lock acquisition duration field. Software shall read the sink device GTC lock done bit. If set, software shall set this bit to '1' after first writing the GTC skew value to the RX GTC skew DPCD offset with GTC skew enable bit set to '1'. |  |   |           |  |  |
|          |       | Value  | Name   |   |           | Description  |  |
|          |       |  |  |   |           |  |  |
|          |       | 0b   | Lock   | Lock acquisition                                      | pnase. 11 | ne controller writes or reads GTC every 1ms.   |  |
|          |       | 0b<br>1b   | Lock<br>Maintain   | •   | •         | The controller writes or reads GTC every 1ms.  The controller writes or reads GTC every 10ms.  |  |
|          | 23:1  |  | Maintain   | •   | •         | ,  |  |
|          | 23:1  | 1b  Reserve  Port RX  This bit after rea   | Maintain  Lock Don indicates t ading remo er is reset f      | Lock maintenance  e he remote GTC si te GTC sink DPCE | nk has ac | ,  |  |
|          |       | Reserve<br>Port RX<br>This bit<br>after rea<br>controlled  | Maintain  Lock Don indicates t ading remo er is reset f      | e he remote GTC si te GTC sink DPCE rom lock mainten  | nk has ac | The controller writes or reads GTC every 10ms.  chieved lock. This bit shall be written by software.  This bit shall be cleared by software when GTC   |  |
|          |       | Reserve<br>Port RX<br>This bit<br>after rea<br>controlled  | Maintain  Lock Don indicates to ading remoder is reset feed. | e he remote GTC si te GTC sink DPCC rom lock mainten  | nk has ac | The controller writes or reads GTC every 10ms.  This bit shall be written by software. This bit shall be cleared by software when GTC de to lock acquisition mode or when the controller  Name |  |



### **GTC\_PORT\_MISC**

**GTC PORT MISC** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 64094h-64097h

Name: DDI A GTC Port Miscellaneous

ShortName: GTC\_PORT\_MISC\_A

Power: PG1 Reset: soft

Address: 64194h-64197h

Name: DDI B GTC Port Miscellaneous

ShortName: GTC\_PORT\_MISC\_B

Power: PG2 Reset: soft

Address: 64294h-64297h

Name: DDI C GTC Port Miscellaneous

ShortName: GTC\_PORT\_MISC\_C

Power: PG2 Reset: soft

Address: 64394h-64397h

Name: DDI D GTC Port Miscellaneous

ShortName: GTC\_PORT\_MISC\_D

Power: PG2 Reset: soft

Address: 64494h-64497h

Name: DDI E GTC Port Miscellaneous

ShortName: GTC\_PORT\_MISC\_E



|  |            | GTC_POI                      | RT_MISC  |                                  |  |
|--|------------|------------------------------|--|----------------------------------|--|
| Power:   | Power: PG2 |                              |  |                                  |  |
| Reset:   |            | soft                         |  |                                  |  |
| Address:   |            | 64594h-64597h                |  |                                  |  |
| Name:  |            | DDI F GTC Port Miscellaneous |  |                                  |  |
| ShortNaı   | me:        | GTC_PORT_MISC_F              |  |                                  |  |
| Power:   |            | PG2                          |  |                                  |  |
| Reset:   |            | soft                         |  |                                  |  |
| DWord  | Bit        |                              | Description                                    |                                  |  |
| 0  | 31:22      | Reserved                     | <u>,                                      </u> |                                  |  |
|  |            | Format:                      | MB   | Z                                |  |
|  | 21:12      | GTC Update Message Delay     |  |                                  |  |
|  |            | Default Value: 001101        | ue: 00110100b 52 nanoseconds                   |                                  |  |
| This field programs the absolute delay in nanosed event and the corresponding GTC value at the cap GTC values at the aux sync point and capture poin suppression.      |            |                              |  | represents the delay between the |  |
|  | 11:8       | Min Lock Duration            |  |                                  |  |
|  |            | Default Value:               | 1010b 10n                                      | ns                               |  |
| This field determines the minimum duration in millisect phase after which software is notified through interrupt register must be enabled beforehand. Software may als |            |                              | ough interrupt. The G                          | TC interrupt enable and mask     |  |
|  | 7:0        | Reserved                     |  |                                  |  |
|  |            | Format:                      | MB   | Z                                |  |



### **GTC\_PORT\_TX\_CURR**

**GTC PORT TX CURR** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: RO
Size (in bits): 32

Address: 64078h-6407Bh

Name: DDI A GTC Port TX Current ShortName: GTC\_PORT\_TX\_CURR\_A

Power: PG1 Reset: soft

Address: 64178h-6417Bh

Name: DDI B GTC Port TX Current ShortName: GTC\_PORT\_TX\_CURR\_B

Power: PG2 Reset: soft

Address: 64278h-6427Bh

Name: DDI C GTC Port TX Current ShortName: GTC\_PORT\_TX\_CURR\_C

Power: PG2 Reset: soft

Address: 64378h-6437Bh

Name: DDI D GTC Port TX Current ShortName: GTC\_PORT\_TX\_CURR\_D

Power: PG2 Reset: soft

Address: 64478h-6447Bh

Name: DDI E GTC Port TX Current ShortName: GTC\_PORT\_TX\_CURR\_E



GTC\_PORT\_TX\_CURR

Power: PG2 Reset: soft

Address: 64578h-6457Bh

Name: DDI F GTC Port TX Current ShortName: GTC\_PORT\_TX\_CURR\_F

Power: PG2 Reset: soft

DWord Bit Description

31:0 Global Time Code Port TX Current
This field contains the local GTC value sampled at the Aux sync point of the response message from the remote GTC sink following software read of the remote sink GTC DPCD register.



### **GTC\_PORT\_TX\_PREV**

**GTC PORT TX PREV** 

Register Space: MMIO: 0/2/0

Source: BSpec
Access: RO
Size (in bits): 32

Address: 64080h-64083h

Name: DDI A GTC Port TX Previous ShortName: GTC\_PORT\_TX\_PREV\_A

Power: PG1 Reset: soft

Address: 64180h-64183h

Name: DDI B GTC Port TX Previous ShortName: GTC\_PORT\_TX\_PREV\_B

Power: PG2 Reset: soft

Address: 64280h-64283h

Name: DDI C GTC Port TX Previous ShortName: GTC\_PORT\_TX\_PREV\_C

Power: PG2 Reset: soft

Address: 64380h-64383h

Name: DDI D GTC Port TX Previous ShortName: GTC\_PORT\_TX\_PREV\_D

Power: PG2 Reset: soft

Address: 64480h-64483h

Name: DDI E GTC Port TX Previous ShortName: GTC\_PORT\_TX\_PREV\_E



**GTC\_PORT\_TX\_PREV** 

Power: PG2 Reset: soft

Address: 64580h-64583h

Name: DDI F GTC Port TX Previous ShortName: GTC\_PORT\_TX\_PREV\_F

Power: PG2 Reset: soft

DWord Bit Description

0 31:0 Global Time Code Port TX Previous

This field contains the previous local GTC value sampled at Aux sync point. It is transferred from the GTC\_PORT\_TX\_CURR register when the current value is updated.



### GTDRIVER\_MAILBOX\_DATA1

#### **GTDRIVER MAILBOX DATA1 - GTDRIVER MAILBOX DATA1**

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 13812Ch

Data register for the GFX-DRIVER-to-PCODE mailbox. This mailbox is implemented as a means for tuning parameters for specific GFX workloads. This register is used in conjunction with GTDRIVER\_MAILBOX\_INTERFACE. THIS REGISTER IS DUPLICATED IN THE PCU I/O SPACE, XML CHANGES MUST BE MADE IN BOTH PLACES.

| DWord | Bit  | Description    |
|-------|------|----------------|
| 0     | 31:0 | Considerations |



### GTDRIVER\_MAILBOX\_INTERFACE

GTDRIVER\_MAILBOX\_INTERFACE - GTDRIVER MAILBOX INTERFACE

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 138124h

Control and Status register for the GFX-DRIVER-to-PCODE mailbox. This mailbox is implemented as a means for tuning parameters for specific GFX workloads. This register is used in conjunction with GTDRIVER\_MAILBOX\_DATA. THIS REGISTER IS DUPLICATED IN THE PCU.

| DWord | Bit  | Description    |
|-------|------|----------------|
| 0     | 31:0 | Considerations |



### **GTDRIVER\_P2G\_EVENTS**

**GTDRIVER P2G EVENTS - GTDRIVER P2G EVENTS** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 138160h

This extended capability allows PCODE to send an interrupt notification upon completion of a mailbox command. It is enabled via the GFX Driver Mailbox. PCODE will set the appropriate bit in this register to 1b, and will then write to 0.2.0.GTTMMADR.PIM[PCU\_MBOXE]. The GFX Driver will clear the appropriate bit in this register by writing a 1 to the bit. THIS REGISTER IS DUPLICATED IN THE PCU I/O SPACE, XML CHANGES MUST BE MADE IN BOTH PLACES.

| DWord | Bit  | Description    |
|-------|------|----------------|
| 0     | 31:0 | Considerations |



### **GT Engine Interrupt Enable**

| GT_ENG_INTR_ENABLE - GT Engine Interrupt Enable |                 |                |   |  |
|---|-----------------|----------------|---|--|
| Register Space:                                 | MMIO: 0/2       | 2/0            | -   |  |
| Source:   | BSpec           |                |   |  |
| Size (in bits):                                 | 32              |                |   |  |
| Address:  | 190030h         |                |   |  |
| ShortName:                                      | RENDER_C        | OPY_INTR_ENA   | ABLE  |  |
| Address:  | 190034h         |                |   |  |
| ShortName:                                      | VIDEODEC        | ODE_VIDEOEN    | HANCE_INTR_ENABLE   |  |
| Address:  | 190044h         |                |   |  |
| ShortName:                                      | GUNIT_CS        | ME_INTR_ENAE   | BLE   |  |
| Register content is                             | s saved/restore | ed during RC6. | upt events that are to be ignored (dropped).  order: Engine1_Engine0_INTR_ENABLE.             |  |
| Register Address                                | Engine 1        | Engine 0       | Structure defining bits   |  |
| 190030  | Render          | Сору           | Render: Render Engine Interrupt Vector<br>Copy: Blitter Interrupt Vector                      |  |
| 190034 Vide Decode Video Enha                   |                 | Video Enhace   | Video Decode: VideoDecoder Interrupt Vector<br>Video Enhance: VideEnhancement Interupt Vector |  |
|   |                 |                | GUnit: G-Unit Interrupt Vector CSME: Manageability Engine Interrupt Vector                    |  |
| 190048  | CCS             | Reserved       | CCS: Compute CS<br>Reserved   |  |

**Engine1 Interrupt Enable** 

**Engine0 Interrupt Enable** 

Default Value:

Default Value:

Access:

Access:

**Description** 

0000h

0000h R/W

R/W

**DWord** 

0

Bit

31:16

15:0



# **GT Engine Interrupt Mask**

| GT_             | ENG_INTR_M         | ASK - GT Engine        | Interrupt Mask |
|-----------------|--------------------|------------------------|----------------|
| Register Space: | MMIO: 0/2/0        |                        |                |
| Source:         | DC no.s            |                        |                |
|                 | BSpec              |                        |                |
| Size (in bits): | 32                 |                        |                |
| Address:        | 190090h            |                        |                |
| ShortName:      | RCS0_RSVD_INTR_MA  | ASK                    |                |
| Address:        | 1900A0h            |                        |                |
| ShortName:      | BCS_RSVD_INTR_MAS  | SK                     |                |
| Address:        | 1900A8h            |                        |                |
| ShortName:      | VCS0_VCS1_INTR_MA  | ASK                    |                |
| Address:        | 1900ACh            |                        |                |
| ShortName:      | VCS2_VCS3_INTR_MA  | ASK                    |                |
| Address:        | 1900B0h            |                        |                |
| ShortName:      | VCS4_VCS5_INTR_MA  | SK                     |                |
| Address:        | 1900B4h            |                        |                |
| ShortName:      | VCS6_VCS7_INTR_MA  | ASK                    |                |
| Address:        | 1900D0h            |                        |                |
| ShortName:      | VECS0_VECS1_INTR_N | MASK                   |                |
| Address:        | 1900D4h            |                        |                |
| ShortName:      | VECS2_VECS3_INTR_N | MASK                   |                |
| Address:        | 1900F4h            |                        |                |
| ShortName:      | GUNIT_CSME_INTR_N  | MASK                   |                |
| DWord           | Bit                |                        | Description    |
| 0               | 31:16              | Engine1 Interrupt Mask |                |
|                 |                    | Default Value:         | 0000h          |
|                 |                    | Access:                | R/W            |
|                 | 15:0               | Engine0 Interrupt Mask | _              |
|                 |                    | Default Value:         | 0000h          |
|                 |                    | Access:                | R/W            |



# **GTICP BONUS1 Reg**

|              |        | GTICPBONUS1 - GTICP B   | ONUS1 Reg |  |  |
|--------------|--------|---|-----------|--|--|
| Register S   | pace:  | MMIO: 0/2/0   |           |  |  |
| Source:      |        | BSpec   |           |  |  |
| Size (in bit | ts):   | 32  |           |  |  |
| Address:     |        | 24014h  |           |  |  |
| Clock Gati   | ng Mes | ssages Register   |           |  |  |
| DWord        | Bit    | Descrip   | tion      |  |  |
| 0            | 31:16  | Message Mask  |           |  |  |
|              |        | Access:   | RO        |  |  |
|              |        | Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1: 40004000 |           |  |  |
|              | 15:8   | Reserved  |           |  |  |
|              |        | Access:   | RO        |  |  |
|              |        | Reserved  |           |  |  |
| -            | 7      | BONUS BIT 7   |           |  |  |
|              |        | Access:   | R/W       |  |  |
|              |        | SLICE 0 BONUS BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe)  |           |  |  |
|              | 6      | BONUS BIT 6   |           |  |  |
|              |        | Access:   | R/W       |  |  |
|              |        | SLICE 0 BONUS BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe)  |           |  |  |
| -            | 5      | BONUS BIT 5   |           |  |  |
|              |        | Access:   | R/W       |  |  |
|              |        | SLICE 0 BONUS BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe)  |           |  |  |
| -            | 4      | BONUS BIT 4   |           |  |  |
|              |        | Access:   | R/W       |  |  |



|   | GTICPBONUS1 - GTI  | CP BONUS1 Reg |  |  |  |
|---|--|---------------|--|--|--|
|   | SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req                              |               |  |  |  |
| 3 | BONUS BIT 3  |               |  |  |  |
|   | Access:  | R/W           |  |  |  |
|   | SLICE 0 BONUS BIT:  '0' : Initiate power down sequence ( clk/rst/fwe)  '1' : Initiate power up sequence ( clk/rst/fwe) |               |  |  |  |
| 2 | BONUS BIT 2  |               |  |  |  |
|   | Access:  | R/W           |  |  |  |
|   | SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req                              |               |  |  |  |
| 1 | BONUS BIT 1  |               |  |  |  |
|   | Access:  | R/W           |  |  |  |
|   | SLICE 0 BONUS BIT: '0': Initiate power down sequence (clk/rst/fw   |               |  |  |  |
| 0 | BONUS BIT 0  |               |  |  |  |
|   | Access:  | R/W           |  |  |  |
|   | SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req                              | <u>'</u>      |  |  |  |
|   |  |               |  |  |  |



## **GTICP BONUS2 Reg**

|              |        | GTICPBONUS2 - GTICF   | BONUS2 Reg     |  |  |
|--------------|--------|---|----------------|--|--|
| Register S   | pace:  | MMIO: 0/2/0   |                |  |  |
| Source:      |        | BSpec   |                |  |  |
| Size (in bit | ts):   | 32  |                |  |  |
| Address:     |        | 24018h  |                |  |  |
| Clock Gati   | ng Mes | sages Register  |                |  |  |
| DWord        | Bit    | Desc  | ription        |  |  |
| 0            | 31:16  | Message Mask  |                |  |  |
|              |        | Access:   | RO             |  |  |
|              |        | Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1: 40004000 |                |  |  |
|              | 15:8   | Reserved  |                |  |  |
|              |        | Access:   | RO             |  |  |
|              |        | Reserved  |                |  |  |
| -            | 7      | BONUS BIT 7   | I.             |  |  |
|              |        | Access:   | R/W            |  |  |
|              |        | SLICE 0 BONUS BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe)  | e)             |  |  |
|              | 6      | BONUS BIT 6   |                |  |  |
|              |        | Access:   | R/W            |  |  |
|              |        | SLICE 0 BONUS BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe)  | <u>e)</u>      |  |  |
| -            | 5      | BONUS BIT 5   |                |  |  |
|              |        | Access:   | R/W            |  |  |
|              |        | SLICE 0 BONUS BIT: '0': Initiate power down sequence ( clk/rst/fwe) '1': Initiate power up sequence ( clk/rst/fwe)  | <del>2</del> ) |  |  |
| _            | 4      | BONUS BIT 4   |                |  |  |
|              |        | Access:   | R/W            |  |  |



| · | GTICPBONUS2 - GTIC   | P BONUS2 Reg |   |  |  |
|---|--|--------------|---|--|--|
|   | SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req                              |              |   |  |  |
| 3 | BONUS BIT 3  |              | _ |  |  |
|   | Access:  | R/W          |   |  |  |
|   | SLICE 0 BONUS BIT:  '0': Initiate power down sequence ( clk/rst/fwe')  '1': Initiate power up sequence ( clk/rst/fwe') |              |   |  |  |
| 2 | BONUS BIT 2  |              |   |  |  |
|   | Access:  | R/W          |   |  |  |
|   | SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req                              |              |   |  |  |
| 1 | BONUS BIT 1  |              |   |  |  |
|   | Access:  | R/W          |   |  |  |
|   | SLICE 0 BONUS BIT: '0': Initiate power down sequence ( clk/rst/full) '1': Initiate power up sequence ( clk/rst/fwe     |              |   |  |  |
| 0 | BONUS BIT 0  |              |   |  |  |
|   | Access:  | R/W          |   |  |  |
|   | SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req                              |              |   |  |  |
|   |  |              |   |  |  |



### **GT Interrupt DW0**

**GT\_INTR\_DW0 - GT Interrupt DW0** 

Register Space: MMIO: 0/2/0

Source: **BSpec** Size (in bits): 32

Address: 190018h

Engine bits in this register are set if any of the unmasked bits in the underlying engine 16b interrupt vector is

| DWord | Bit   |          | Description |
|-------|-------|----------|-------------|
| 0     | 31    | CSME     |             |
|       |       | Access:  | R/W         |
|       | 30:29 | Reserved | ,           |
|       |       | Access:  | R/W         |
|       | 28    | GUNIT    | ,           |
|       |       | Access:  | R/W         |
|       | 27:26 | Reserved |             |
|       |       | Access:  | R/W         |
|       | 25    | Reserved |             |
|       | 24    | Access:  | R/W         |
|       |       | Reserved | T           |
|       |       | Access:  | R/W         |
|       |       | Reserved | T.          |
|       |       |          |             |
|       | 22:21 | Reserved |             |
|       |       | Access:  | R/W         |
|       | 20    | WDPERF   |             |
|       |       | Access:  | R/W         |
|       | 19    | KCR      |             |
|       |       | Access:  | R/W         |
|       | 18:17 | RSVD     |             |
|       |       | Access:  | R/W         |
|       | 16    | GTPM     |             |
|       |       | Access:  | R/W         |



| GT_INTR_DW0 - GT Interrupt DW0 |               |         |     |  |  |
|--------------------------------|---------------|---------|-----|--|--|
|                                | Access: R/W   |         |     |  |  |
|                                | 14:1 Reserved |         |     |  |  |
|                                |               |         |     |  |  |
|                                | 0 <b>RCS0</b> |         |     |  |  |
|                                |               | Access: | R/W |  |  |



## **GT Interrupt DW1**

**GT\_INTR\_DW1 - GT Interrupt DW1** 

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

| Address: 19001Ch                |                     |                            |     |  |
|---------------------------------|---------------------|----------------------------|-----|--|
| Interrupt bits indicating one o | f theunderlying eng | ine interrupts is non-zero |     |  |
| DWord                           | Bit                 | Description                |     |  |
| 0                               | 31                  | VECS0                      |     |  |
|                                 |                     | Access:                    | R/W |  |
|                                 | 30                  | VECS1                      |     |  |
|                                 |                     | Access:                    | R/W |  |
|                                 | 29                  | VECS2                      |     |  |
|                                 |                     | Access:                    | R/W |  |
|                                 | 28                  | VECS3                      |     |  |
|                                 |                     | Access:                    | R/W |  |
|                                 | 27:8                | Reserved                   |     |  |
|                                 |                     | Access:                    | R/W |  |
|                                 | 6                   | VCS7                       |     |  |
|                                 |                     | Access:                    | R/W |  |
|                                 |                     | VCS6                       |     |  |
|                                 |                     | Access:                    | R/W |  |
|                                 | 5<br>4<br>3         | VCS5                       |     |  |
|                                 |                     | Access:                    | R/W |  |
|                                 |                     | VCS4                       |     |  |
|                                 |                     | Access:                    | R/W |  |
|                                 |                     | VCS3                       |     |  |
|                                 |                     | Access:                    | R/W |  |
|                                 | 1                   | VCS2                       |     |  |
|                                 |                     | Access:                    | R/W |  |
|                                 |                     | VCS1                       |     |  |
|                                 |                     | Access:                    | R/W |  |
|                                 | 0                   | VCS0                       |     |  |
|                                 |                     | Access:                    | R/W |  |



# **GT Interrupt Identity**

|  |  | GT_INTR_IDENTITY - GT   | Interrupt Identity |  |  |  |
|--|--|---|--------------------|--|--|--|
| Register   | Space:   | MMIO: 0/2/0   |                    |  |  |  |
| Source:  | irce: BSpec  |   |                    |  |  |  |
| Size (in l   | oits):   | 32  |                    |  |  |  |
| Address  | •  | 190060h   |                    |  |  |  |
| ShortNa  | me:  | INTR_IDENTITY_REG0  |                    |  |  |  |
| Address  | :  | 190064h   |                    |  |  |  |
| Name:  |  | INTR_IDENTITY_REG1  |                    |  |  |  |
| After pro<br>Write to  | masked interrupts are displayed. Masked interrupts continue to accumulate behind the mask. ocessing, SW shall write 1's to clear. (Bit 31 must be cleared by SW) o Clear indicates to HW that processing is complete (for displayed interrupts). |   |                    |  |  |  |
| DWord  | Bit  |   | cription           |  |  |  |
| 0  | 31   |   |                    |  |  |  |
|  |  | Access: R/W   |                    |  |  |  |
|  |  | Reserved  |                    |  |  |  |
|  | 25:20  | Engine Instance ID Engine Instance ID format is defined in structure "Engine ID Definition" |                    |  |  |  |
|  | 19   | 19 Reserved   |                    |  |  |  |
|  | 18:16  | Engine Class ID Engine class is defined in structure "Engine ID Definition"                 |                    |  |  |  |
|  | 15:0   | Engine Interrupt  |                    |  |  |  |
|  |  | Access:   | R/W                |  |  |  |
| Format is specific to the engine that is sending the interrupt.  Format is defined in structure "EngineInterrupt Vector" (where engine is Blitter/G-Unit/GTPM/Render Engine/Video Decoder/VideoEnhancement). |  |   |                    |  |  |  |



# **GT Interrupt IIR Selector**

| GT_INTR_IIR_SELECTOR - GT Interrupt IIR Selector |                                   |   |                          |  |  |
|--|-----------------------------------|---|--------------------------|--|--|
| Register S                                       | Space:                            | MMIO: 0/2/0   |                          |  |  |
|  |                                   |   |                          |  |  |
| Source:  |                                   | BSpec   |                          |  |  |
| Size (in bi                                      | ts):                              | 32  |                          |  |  |
| Address:   |                                   | 190070h   |                          |  |  |
| ShortNan   | ne:                               | IIR_REGO_SELECTOR   |                          |  |  |
| Address:   |                                   | 190074h   |                          |  |  |
| ShortNan   | ne:                               | IIR_REG1_SELECTOR   |                          |  |  |
| This is a  | This is a basic register template |   |                          |  |  |
| DWord  | Bit                               | Description   |                          |  |  |
| 0  | 31:0                              | Engine ID   |                          |  |  |
|  |                                   | Access: R/W   |                          |  |  |
|  |                                   | SW/FW shall program the appropriate Engine ID to view the interrupts from an engine |                          |  |  |
|  |                                   | Register  | Bit Definition           |  |  |
|  |                                   | IIR_REGO_SELECTOR   | Format: GT Interrupt DW0 |  |  |
|  |                                   | IIR_REG1_SELECTOR   | Format: GT Interrupt DW1 |  |  |



# **GTI PGFET control register with lock**

|            | (      | STIPFETCTL - GTI  | PGFET control register with lock                                      |  |  |  |
|------------|--------|---|---|--|--|--|
| Register   | Space: | MMIO: 0/2/0   |   |  |  |  |
|            |        |   |   |  |  |  |
| Source:    |        | BSpec   |   |  |  |  |
| Size (in b | its):  | 32  |   |  |  |  |
| Address:   |        | 24008h  |   |  |  |  |
| DWord      | Bit    | Description   |   |  |  |  |
| 0          | 31     | PFET Control Lock   |   |  |  |  |
|            |        | Access:   | R/W Lock  |  |  |  |
|            |        | 0 = Bits of MEDIA1 PGFETCTL<br>1 = All bits of MEDIA1 PGFET   | register are R/W<br>TL register are RO ( including this lock bit )    |  |  |  |
|            |        |   | et and cannot be cleared (i.e., writing a 0 will not clear the lock). |  |  |  |
|            | R.     |   |   |  |  |  |
| -          | 30:26  | Reserved  |   |  |  |  |
|            |        | Access:   | RO  |  |  |  |
| Reserved   |        |   |   |  |  |  |
| -          | 25     | Leave firewall disabled   |   |  |  |  |
|            |        | Access:   | R/W Lock  |  |  |  |
|            |        | When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM Encodings:                            |   |  |  |  |
|            |        | 0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows  |   |  |  |  |
|            |        | 1 = Leave firewall disabled, i.e dont firewall the gated domain, but complete logical flow  |   |  |  |  |
| =          | 24     | Leave FET On  |   |  |  |  |
|            |        | Access:   | R/W Lock  |  |  |  |
|            |        | When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM Encodings:  0 = Default mode, i.e power off fets during power down flows |   |  |  |  |
|            |        | 1 = Leave ON mode, i.e dont power off pfet, but complete logical flow   |   |  |  |  |
|            | 23     | Power Well Status   |   |  |  |  |
|            |        |   |   |  |  |  |
|            |        | Access:   | RO  |  |  |  |
|            |        | 0 = Well is powered Down  |   |  |  |  |



|       | GTIPFETCTL - GTI PGFE  | Γ control re     | gist     | er with lock                 |
|-------|--|------------------|----------|------------------------------|
|       | 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.  |                  |          |                              |
| 22    | Powergood timer error  |                  |          |                              |
|       |  |                  |          |                              |
|       | Access:  |                  |          | RO                           |
|       | 0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.   |                  |          |                              |
| 21:19 | Delay from enabling secondary PFE  | Ts to power good |          |                              |
|       | Default Value:   |                  | 110b     |                              |
|       | Access:  |                  | R/W Lo   | ock                          |
|       | 3'b000: 40ns<br>3'b001: 80ns<br>3'b010: 160ns<br>3'b011: 240ns<br>3'b100: 320ns<br>3'b101: 480ns<br>3'b110: 640ns<br>3'b111: 1280ns  |                  |          |                              |
| 18:16 | Strobe pulse period  | 1                |          |                              |
|       | Access:  | R/W Lock         | <b>-</b> |                              |
|       | Time period b/w two adjacent strobes to the primary FETs 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)   |                  |          |                              |
|       | Value  |                  |          | Name                         |
|       | 110b [Default]   |                  |          |                              |
| 15:0  | PFET Ladder Step Sequence  |                  |          |                              |
|       | Access: R/W Lock   |                  |          |                              |
|       | PFET Ladder STEP sequence The PFET ladder has 16 steps, each represented by its corresponding bit in pfetIddrstepseq[15 If the bit location is set, it means we must step on that ladder stage before we go to the next stage. The SPC controller will step through all the steps with asserted bits periodically with period eq to strbpulsprd[2:0] |                  |          | age before we go to the next |



### **GTIPFETCTL - GTI PGFET control register with lock**

Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal.

15'FFFFh: Ladder step (ladder\_sel) goes 0, 1, 2, ?.15.

15'FFF1h: Ladder step goes 0, 4, 5, 6,?15; Steps 1, 2, 3 are skipped.

15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped.

15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.

| Value            | Name      |  |  |
|------------------|-----------|--|--|
| 111111111111111b | [Default] |  |  |



#### **GTI Power Gate Control Request**

|                 | G      | TIPGCTLREQ - GTI Power Gate Co   | ontrol Request |  |
|-----------------|--------|--|----------------|--|
| Register S      | Space: | MMIO: 0/2/0  | -              |  |
| Source:         |        | BSpec  |                |  |
| Size (in bits): |        | 32   |                |  |
| , ,             |        |  |                |  |
| Address:        |        | 24000h   |                |  |
| Clock Gat       | ing Me | ssages Register  |                |  |
| DWord           | Bit    | Description  |                |  |
| 0               | 31:16  | Message Mask   |                |  |
|                 |        | Access:  | RO             |  |
|                 |        | Message Mask   |                |  |
|                 |        | In order to write to bits 15:0, the corresponding message mask bits must be written. |                |  |
|                 |        | For example, for bit 14 to be set, bit 30 needs to be 1:                             | 40004000       |  |
|                 | 15:1   | Reserved   |                |  |
|                 |        | Access:  | RO             |  |
|                 |        | Reserved   |                |  |
|                 | 0      | Power Gate Request   |                |  |
|                 |        | Access:  | R/W            |  |
|                 |        | Media1 power well request:   |                |  |
|                 |        | '0' : Initiate Power Down request  |                |  |
|                 |        | '1' : Initiate Power UP req  |                |  |
|                 |        |  |                |  |



### **GT Mode Register**

|                 |        |              | GT_MODE -   | GT I       | <b>Mode Reg</b>      | ister                                  |
|-----------------|--------|--------------|---|------------|----------------------|--|
| Register        | Space: | MMI          | O: 0/2/0  |            |                      |  |
| Source:         |        | Reno         | lerCS   |            |                      |  |
| Access:         |        | R/W          |   |            |                      |  |
| Size (in bits): |        | 32           |   |            |                      |  |
| Trusted Type:   |        | 1            |   |            |                      |  |
| Address:        |        | 0700         | 98h   |            |                      |  |
| Name:           |        | GT M         | 1ode Register   |            |                      |  |
| ShortName:      |        | GT_N         | MODE  |            |                      |  |
| This Reg        |        |              | ntrol the 6EU and 12EU o  | configu    | ration for GT. W     | riting 0x01FF01FF to this register     |
| <b>DWord</b>    | Bit    | Description  |   |            |                      |  |
| 0               | 31:16  | Mask         |   | Į          |                      |  |
|                 |        | Access:      |   | ١          | WO                   |  |
|                 |        | Format:      |   | I          | Mask[15:0]           |  |
|                 |        | Must be se   | et to modify correspondi  | ling bit i | in Bits 15:0. (All i | mplemented bits)                       |
|                 | 15     | EU Local T   | hread Checking Enable   | e          |                      |  |
|                 |        |              |   |            |                      |  |
|                 |        | Access:      |   |            |                      | R/W                                    |
|                 |        |              | configures the EU local the local the local thread's scratch sp |            |                      | e the stateless access will be checked |
|                 |        | Value        | Name  |            |                      | Description                            |
|                 |        | 0h           | Disable [Default]   | El         | U local thread ch    | ecking is disabled.                    |
|                 |        | 1h           | Enable  | El         | U local thread ch    | ecking is enabled.                     |
|                 | 14:13  | SFR mode     |   | <u> </u>   |                      | -                                      |
|                 |        |              |   |            |                      |  |
|                 |        | Access:      |   |            |                      | R/W                                    |
|                 |        | Format:      |   |            |                      | U2                                     |
|                 |        | This field r | nust be zero when not ir  | n GT4(S    | FR) configuration    | n i.e GTB_rendermode fuse set to SFR.  |
|                 | 12:11  | Reserved     |   |            |                      |  |
|                 |        |              |   |            |                      |  |
|                 |        | Access:      |   |            |                      | R/W                                    |



|     | _               | GT_MC   | DE - GT Mod                                       | e Reg       | ister  |
|-----|-----------------|---|---|-------------|--|
|     | Forma           | t:  |   |             | PBC  |
| 10  | HW Bir          | nding Table Alignn                              | nent  | 1           |  |
|     |                 |   |   |             |  |
|     | Access: R/W     |   | -   |             |  |
|     | Format: Disable |   |   |             |  |
|     |                 |   | Descri  | ption       |  |
|     | This bi         | t changes the forma                             | at of the binding table                           |             |  |
|     |                 | this bit is set, the fo<br>Pool is enabled or d | _   | ble is SW l | oinding table format whether Binding             |
|     | Value           | Name  |   | Des         | scription  |
|     | 0h              | Legacy [Default]                                | Binding table pointer DATA. Binding table pointer | ·           | s to 15:5 for INTERFACE_DESCRIPTOR               |
|     |                 |   | 3DSTATE_BINDING_TA                                | ABLE_POIN   | NTER_* if Binding Table Pool is                  |
|     |                 |   | Binding table pointer 3DSTATE_BINDING_TARE.       | •           | s to 16:6 for<br>NTER_* if Binding Table Pool is |
|     | 1h              | Enable 512KB<br>Binding Table size              | Binding table pointer<br>3DSTATE_BINDING_TADATA.  | •           | 8:8 for both<br>NTER_* and INTERFACE_DESCRIPTOR  |
| 9   | Reserv          | ed  | <u> </u>  |             |  |
|     |                 |   |   |             |  |
|     | Access          | <b>:</b>  |   |             | R/W  |
|     | Forma           | t:  |   |             | PBC  |
| 8   | Reserv          | ed  |   |             |  |
|     | Access          | ::  |   |             | R/W  |
|     | Forma           | t:  |   |             | PBC  |
| 7   | Reserve         | ed  |   |             |  |
|     | Forma           | t:  |   |             | MBZ  |
| 6   | Reserv          | ed  |   |             |  |
|     |                 |   |   |             |  |
|     | Access          | :   |   |             | R/W  |
|     | Forma           | t:  |   |             | PBC  |
| 5:4 | Slice2 I        | IZ Hashing: 7 EU su                             | ıbslice encodina                                  |             |  |



|     |              | GT_MOD              | E - GT Mode Reg              | gister                     |
|-----|--------------|---------------------|------------------------------|----------------------------|
|     |              |                     |                              |                            |
|     | Access:      |                     |                              | R/W                        |
|     | These bits c | ontrol 3-way sub-s  | lice hashing by conveying v  | vhich sub-slice has 7 EUs. |
|     | Value        | Name                |                              | Description                |
|     | 0h           | [Default]           | All subslices have equal nu  | ımber of EUs.              |
|     | 1h           |                     | Subslice 2 has 7 EUs.        |                            |
|     | 2h           |                     | Subslice 1 has 7 EU.         |                            |
|     | 3h           |                     | Subslice 0 has 7 EUs.        |                            |
|     |              |                     |                              |                            |
|     | CM           |                     | Programming Note             |                            |
|     | L            |                     | pased on EU Disable Fuses i  | n Slice 2.                 |
| 3:2 | Slice1 IZ Ha | ashing: 7 EU subsl  | ice encoding                 |                            |
|     | Access:      |                     |                              | DAM                        |
|     |              | ontrol 3-way sub-s  | lice hashing by conveying v  | R/W                        |
|     | Value        | Name                |                              | Description                |
|     | 0h           | [Default]           | All subslices have equal nu  | •                          |
|     | 1h           | [Decidion]          | Subslice 2 has 7 EUs.        |                            |
|     | 2h           |                     | Subslice 1 has 7 EUs.        |                            |
|     | 3h           |                     | Subslice 0 has 7 EUs.        |                            |
|     |              |                     |                              |                            |
|     |              |                     | <b>Programming Note</b>      | es                         |
|     | SW must p    | rogram these bits b | pased on EU Disable Fuses i  | n Slice 1.                 |
| 1:0 | Slice 0 IZ H | ashing: 7 EU subs   | lice encoding                |                            |
|     |              |                     |                              |                            |
|     | Access:      |                     |                              | R/W                        |
|     |              | ,                   | lice hashing by conveying v  |                            |
|     | Value        | Name                |                              | Description                |
|     | 0h           | [Default]           | All subslices have equal nu  | umber of EUs.              |
|     | 1h           |                     | Subslice 2 has 7 EUs.        |                            |
|     | 2h           |                     | Subslice 1 has 7 EUs.        |                            |
|     | 3h           |                     | Subslice 0 has 7 EUs.        |                            |
|     |              |                     | Programming Note             | os.                        |
|     | SM/ must no  | rogram those hits h | pased on EU Disable Fuses i  |                            |
|     | Svv must p   | rogram these bits t | Dased OII EO DISADIE FUSES I | II SIICE U.                |



#### **GTT Cache Enable**

|                            |                                     | GTT_CACHE_EN - GTT Cac   | he Enable                            |  |  |
|----------------------------|-------------------------------------|--|--------------------------------------|--|--|
| Register Space:            | MMI                                 | O: 0/2/0   |                                      |  |  |
| Source:                    | BSpe                                | eC   |                                      |  |  |
| Size (in bits):            | 32                                  |  |                                      |  |  |
| Address:                   | 0402                                | 4h   |                                      |  |  |
| 1898112.<br>GTT Cache shou | ıld be enab                         | ective client(s), A0: Must program/observed<br>led only when running legacy contexts. GTT<br>ached PTEs. thus, cached PTEs cannot be use | cache is not snooped, and no A/D bit |  |  |
| DWord                      | Bit                                 | Descr  | ription                              |  |  |
| 0                          | 31                                  | GTT Cache Enable for Blitter Engine  | 1                                    |  |  |
|                            |                                     | Default Value:   | 0b                                   |  |  |
|                            |                                     | Access:  | R/W                                  |  |  |
|                            |                                     | 1'b1: BLIT Engine (overrides individual ena  | ables of the units)                  |  |  |
|                            | 30 GTT Cache Enable for VEBX Engine |  |                                      |  |  |
|                            |                                     | Default Value:   | 0b                                   |  |  |
|                            |                                     | Access:  | R/W                                  |  |  |
|                            |                                     | 1'b1: VEBX Engine (overrides individual en   | ables of the units)                  |  |  |
|                            | 29                                  | GTT Cache Enable for MFX Engine  |                                      |  |  |
|                            |                                     | Default Value:   | 0b                                   |  |  |
|                            |                                     | Access:  | R/W                                  |  |  |
|                            |                                     | 1'b1: MFX Engine (overrides individual ena   | ables of the units)                  |  |  |
|                            | 28                                  | GTT Cache Enable for GFX Engine  |                                      |  |  |
|                            |                                     | Default Value:   | 0b                                   |  |  |
|                            |                                     | Access:  | R/W                                  |  |  |
|                            |                                     | 1'b1: GFX Engine (overrides individual ena   | bles of the units)                   |  |  |
|                            | 27:15                               | Reserved   |                                      |  |  |
|                            |                                     | Default Value:   | 0000h                                |  |  |

14

Access:

27-15: Reserved

**GTT Cache Enable for VMC** 

RO



|   |    | GTT_CACHE_EN - GTT Cache           | Enable  |
|---|----|------------------------------------|---------|
|   |    | Default Value:                     | 0b      |
|   |    | Access:                            | R/W     |
|   |    | 1'b1: Enable GTT cache for VMCunit | '       |
|   | 13 | GTT Cache Enable for VLF           |         |
|   |    | Default Value:                     | 0b      |
|   |    | Access:                            | R/W     |
|   |    | 1'b1: Enable GTT cache for VLFunit |         |
| _ | 12 | GTT Cache Enable for BLB           |         |
|   |    | Default Value:                     | 0b      |
|   |    | Access:                            | R/W     |
|   |    | 1'b1: Enable GTT cache for BLBunit |         |
|   | 11 | GTT Cache Enable for VFW           |         |
|   |    | Default Value:                     | 0b      |
|   |    | Access:                            | R/W     |
|   |    | 1'b1: Enable GTT cache for VFWunit |         |
|   | 10 | GTT Cache Enable for VEO           |         |
|   |    | Default Value:                     | 0b      |
|   |    | Access:                            | R/W     |
|   |    | 1'b1: Enable GTT cache for VEOunit |         |
|   | 9  | GTT Cache Enable for HIZ           |         |
|   |    | Default Value:                     | 0b      |
|   |    | Access:                            | R/W     |
|   |    | 1'b1: Enable GTT cache for HIZunit |         |
|   | 8  | GTT Cache Enable for RCZ           |         |
|   |    | Default Value:                     | 0b      |
|   |    | Access:                            | R/W     |
|   |    | 1'b1: Enable GTT Cache for RCZunit |         |
|   | 7  | GTT Cache Enable for RCC           |         |
|   |    | Default Value:                     | 0b      |
|   |    | Access:                            | R/W     |
|   |    | 7.00000                            | 1,4,4,4 |



| 1 |   | GTT_CACHE_EN - GTT Cache I         | nable |
|---|---|------------------------------------|-------|
|   | 6 | GTT Cache Enable for ISC           |       |
|   |   | Default Value:                     | 0b    |
|   |   | Access:                            | R/W   |
|   |   | 1'b1: Enable GTT cache for ISCunit |       |
|   | 5 | GTT Cache Enable for DC            |       |
|   |   | Default Value:                     | 0b    |
|   |   | Access:                            | R/W   |
|   |   | 1'b1: enable GTT cache for DCunit  |       |
|   | 4 | GTT Cache Enable for MT            |       |
|   |   | Default Value:                     | 0b    |
|   |   | Access:                            | R/W   |
|   |   | 1'b1: Enable GTT cache for MTunit  |       |
|   | 3 | GTT Cache Enable for SOL           |       |
|   |   | Default Value:                     | 0b    |
|   |   | Access:                            | R/W   |
|   |   | 1'b1: Enable GTT cache for SOLunit |       |
|   | 2 | GTT Cache Enable for VF            |       |
|   |   | Default Value:                     | 0b    |
|   |   | Access:                            | R/W   |
|   |   | 1'b1: Enable GTT cache for VFunit  |       |
| - | 1 | GTT Cache Enable for RS            |       |
|   |   | Default Value:                     | 0b    |
|   |   | Access:                            | R/W   |
|   |   | 1'b1: enable GTT cache for RSunit  | ,     |
|   | 0 | GTT Cache Enable for CS            |       |
|   |   | Default Value:                     | 0b    |
|   |   | Access:                            | R/W   |
|   |   | 1'b1: enable GTT cache for CSunit  | ·     |



#### **GT Virtual Function Engine Interrupt Enable**

| GT_ENG          | _INTR_ENABLE - GT Virtual Function Engine Interrupt Enable |
|-----------------|--|
| Register Space: | MMIO: 0/2/0  |
|                 |  |
| Source:         | BSpec  |
| Size (in bits): | 32   |
| Address:        | 191030h  |
| ShortName:      | VF1_RENDER_COPY_INTR_ENABLE                                |
| Address:        | 192030h  |
| ShortName:      | VF2_RENDER_COPY_INTR_ENABLE                                |
| Address:        | 193030h  |
| ShortName:      | VF3_RENDER_COPY_INTR_ENABLE                                |
| Address:        | 194030h  |
| ShortName:      | VF4_RENDER_COPY_INTR_ENABLE                                |
| Address:        | 195030h  |
| ShortName:      | VF5_RENDER_COPY_INTR_ENABLE                                |
| Address:        | 196030h  |
| ShortName:      | VF6_RENDER_COPY_INTR_ENABLE                                |
| Address:        | 197030h  |
| ShortName:      | VF7_RENDER_COPY_INTR_ENABLE                                |
| Address:        | 191034h  |
| ShortName:      | VF1_VIDEODECODE_VIDEOENHANCE_INTR_ENABLE                   |
| Address:        | 192034h  |
| ShortName:      | VF2_VIDEODECODE_VIDEOENHANCE_INTR_ENABLE                   |
| Address:        | 193034h  |
| ShortName:      | VF3_VIDEODECODE_VIDEOENHANCE_INTR_ENABLE                   |
| Address:        | 194034h  |
| ShortName:      | VF4_VIDEODECODE_VIDEOENHANCE_INTR_ENABLE                   |
| Address:        | 195034h  |
| ShortName:      | VF5_VIDEODECODE_VIDEOENHANCE_INTR_ENABLE                   |
| Address:        | 196034h  |
| ShortName:      | VF6_VIDEODECODE_VIDEOENHANCE_INTR_ENABLE                   |



# **GT\_ENG\_INTR\_ENABLE - GT Virtual Function Engine Interrupt Enable**

Address: 197034h

ShortName: VF7 VIDEODECODE VIDEOENHANCE INTR ENABLE

| Shortivanic. | _VIDEODECODE_VI | DEOLITIANCE_ITTIN_EITABLE |     |
|--------------|-----------------|---------------------------|-----|
| DWord        | Bit             | Description               |     |
| 0            | 31:16           | Engine1 Interrupt Enable  |     |
|              |                 | Access:                   | R/W |
|              | 15:0            | Engine0 Interrupt Enable  |     |
|              |                 | Access:                   | R/W |



# **GT Virtual Function Engine Interrupt Mask**

| Register Space: MMIO: 0/2/0  Source: BSpec Size (in bits): 32  Address: 191090h ShortName: VF1_RCS0_RSVD_INTR_MASK  Address: 192090h ShortName: VF2_RCS0_RSVD_INTR_MASK |  |
|---|--|
| Size (in bits): 32  Address: 191090h  ShortName: VF1_RCS0_RSVD_INTR_MASK  Address: 192090h  |  |
| Size (in bits): 32  Address: 191090h  ShortName: VF1_RCS0_RSVD_INTR_MASK  Address: 192090h  |  |
| Address: 191090h ShortName: VF1_RCS0_RSVD_INTR_MASK Address: 192090h  |  |
| ShortName: VF1_RCS0_RSVD_INTR_MASK Address: 192090h   |  |
| Address: 192090h  |  |
|   |  |
| I ShortName: VEZ RUSU RSVID INTRIMASK   |  |
|   |  |
| Address: 193090h  |  |
| ShortName: VF3_RCS0_RSVD_INTR_MASK  |  |
| Address: 194090h  |  |
| ShortName: VF4_RCS0_RSVD_INTR_MASK  |  |
| Address: 195090h  |  |
| ShortName: VF5_RCS0_RSVD_INTR_MASK  |  |
| Address: 196090h  |  |
| ShortName: VF6_RCS0_RSVD_INTR_MASK  |  |
| Address: 197090h  |  |
| ShortName: VF7_RCS0_RSVD_INTR_MASK  |  |
| Address: 1910A0h  |  |
| ShortName: VF1_BCS_RSVD_INTR_MASK   |  |
| Address: 1920A0h  |  |
| ShortName: VF2_BCS_RSVD_INTR_MASK   |  |
| Address: 1930A0h  |  |
| ShortName: VF3_BCS_RSVD_INTR_MASK   |  |
| Address: 1940A0h  |  |
| ShortName: VF4_BCS_RSVD_INTR_MASK   |  |
| Address: 1950A0h  |  |
| ShortName: VF5_BCS_RSVD_INTR_MASK   |  |
| Address: 1960A0h  |  |
| ShortName: VF6_BCS_RSVD_INTR_MASK   |  |
| Address: 1970A0h  |  |



|            | GT Virtual Function Engine Interrupt Mask |
|------------|---|
| ShortName: | VF7_BCS_RSVD_INTR_MASK                    |
| Address:   | 1910A8h                                   |
| ShortName: | VF1_VCS0_VCS1_INTR_MASK                   |
| Address:   | 1920A8h                                   |
| ShortName: | VF2_VCS0_VCS1_INTR_MASK                   |
| Address:   | 1930A8h                                   |
| ShortName: | VF3_VCS0_VCS1_INTR_MASK                   |
| Address:   | 1940A8h                                   |
| ShortName: | VF4_VCS0_VCS1_INTR_MASK                   |
| Address:   | 1950A8h                                   |
| ShortName: | VF5_VCS0_VCS1_INTR_MASK                   |
| Address:   | 1960A8h                                   |
| ShortName: | VF6_VCS0_VCS1_INTR_MASK                   |
| Address:   | 1970A8h                                   |
| ShortName: | VF7_VCS0_VCS1_INTR_MASK                   |
| Address:   | 1910ACh                                   |
| ShortName: | VF1_VCS2_VCS3_INTR_MASK                   |
| Address:   | 1920ACh                                   |
| ShortName: | VF2_VCS2_VCS3_INTR_MASK                   |
| Address:   | 1930ACh                                   |
| ShortName: | VF3_VCS2_VCS3_INTR_MASK                   |
| Address:   | 1940ACh                                   |
| ShortName: | VF4_VCS2_VCS3_INTR_MASK                   |
| Address:   | 1950ACh                                   |
| ShortName: | VF5_VCS2_VCS3_INTR_MASK                   |
| Address:   | 1960ACh                                   |
| ShortName: | VF6_VCS2_VCS3_INTR_MASK                   |
| Address:   | 1970ACh                                   |
| ShortName: | VF7_VCS2_VCS3_INTR_MASK                   |
| Address:   | 1910B0h                                   |
| ShortName: | VF1_VCS4_VCS5_INTR_MASK                   |
| Address:   | 1920B0h                                   |
| ShortName: | VF2_VCS4_VCS5_INTR_MASK                   |



|   | GT Virtual Function Engine Interrupt Mask                    |
|---|--|
| Address:                                | 1930B0h  |
| ShortName:                              | VF3_VCS4_VCS5_INTR_MASK                                      |
| Address:                                | 1940B0h  |
| ShortName:                              | VF4_VCS4_VCS5_INTR_MASK                                      |
| Address:                                | 1950B0h  |
| ShortName:                              | VF5_VCS4_VCS5_INTR_MASK                                      |
| Address:                                | 1960B0h  |
| ShortName:                              | VF6_VCS4_VCS5_INTR_MASK                                      |
| Address:                                | 1970B0h  |
| ShortName:                              | VF7_VCS4_VCS5_INTR_MASK                                      |
| Address:                                | 1910B4h  |
| ShortName:                              | VF1_VCS6_VCS7_INTR_MASK                                      |
| Address:                                | 1920B4h  |
| ShortName:                              | VF2_VCS6_VCS7_INTR_MASK                                      |
| Address:                                | 1930B4h  |
| ShortName:                              | VF3_VCS6_VCS7_INTR_MASK                                      |
| Address:                                | 1940B4h  |
| ShortName:                              | VF4_VCS6_VCS7_INTR_MASK                                      |
| Address:                                | 1950B4h  |
| ShortName:                              | VF5_VCS6_VCS7_INTR_MASK                                      |
| Address:                                | 1960B4h  |
| ShortName:                              | VF6_VCS6_VCS7_INTR_MASK                                      |
| Address:                                | 1970B4h  |
| ShortName:                              | VF7_VCS6_VCS7_INTR_MASK                                      |
| Address:                                | 1910D0h  |
| ShortName:                              | VF1_VECS0_VECS1_INTR_MASK                                    |
|   |  |
| Address:                                | 1920D0h  |
|   | 1920D0h<br>VF2_VECS0_VECS1_INTR_MASK                         |
| Address:                                |  |
| Address:<br>ShortName:                  | VF2_VECS0_VECS1_INTR_MASK                                    |
| Address: ShortName: Address:            | VF2_VECS0_VECS1_INTR_MASK 1930D0h                            |
| Address: ShortName: Address: ShortName: | VF2_VECS0_VECS1_INTR_MASK  1930D0h VF3_VECS0_VECS1_INTR_MASK |



|            | GT Virtual Function Engine Interrupt Mask |
|------------|---|
| ShortName: | VF5_VECS0_VECS1_INTR_MASK                 |
| Address:   | 1960D0h                                   |
| ShortName: | VF6_VECS0_VECS1_INTR_MASK                 |
| Address:   | 1970D0h                                   |
| ShortName: | VF7_VECS0_VECS1_INTR_MASK                 |
| Address:   | 1910D4h                                   |
| ShortName: | VF1_VECS2_VECS3_INTR_MASK                 |
| Address:   | 1920D4h                                   |
| ShortName: | VF2_VECS2_VECS3_INTR_MASK                 |
| Address:   | 1930D4h                                   |
| ShortName: | VF3_VECS2_VECS3_INTR_MASK                 |
| Address:   | 1940D4h                                   |
| ShortName: | VF4_VECS2_VECS3_INTR_MASK                 |
| Address:   | 1950D4h                                   |
| ShortName: | VF5_VECS2_VECS3_INTR_MASK                 |
| Address:   | 1960D4h                                   |
| ShortName: | VF6_VECS2_VECS3_INTR_MASK                 |
| Address:   | 1970D4h                                   |
| ShortName: | VF7_VECS2_VECS3_INTR_MASK                 |

Register content is saved/restored during RC6.

Bits in the registers described above are in the order: Engine1\_Engine0\_INTR\_MASK.

For e.g: Engine1 houses bits for: RCS0, BCS, VCS0,...

Engine 0 houses bits for: RSVD, RSVD, VCS1,...

| Enginee neases b                     | 101.10                       | VD, 113 VD,                  | V C 5 1,  |  |
|--------------------------------------|------------------------------|------------------------------|---|--|
| Register Address                     | Engine 1                     | Engine 0                     | Structure defining bits   |  |
| 190090                               | RCS0                         | Reserved                     | Format: Render Engine Interrupt Vector  |  |
| 1900A0                               | BCS                          | Reserved                     | Format: Blitter Interrupt Vector  |  |
| 1900A8<br>1900AC<br>1900B0<br>1900B4 | VCS0<br>VCS2<br>VCS4<br>VCS6 | VCS1<br>VCS3<br>VCS5<br>VCS7 | Format: VideoDecoder Interrupt Vector   |  |
| 1900D0<br>1900D4                     | VECS0<br>VECS2               | VECS1<br>VECS3               | Format: VideEnhancement Interrupt Vector                                      |  |
| 1900F4                               | GUnit                        | CSME                         | GUnit: G-Unit Interrupt Vector<br>CSME: Manageability Engine Interrupt Vector |  |
| D144 - I                             |                              | D.:                          |   |  |

|       |       | 3 , 3 ,                |  |
|-------|-------|------------------------|--|
| DWord | Bit   | Description            |  |
| 0     | 31:16 | Engine1 Interrupt Mask |  |



| GT Virtual Function Engine Interrupt Mask |      |                        |     |  |  |  |
|---|------|------------------------|-----|--|--|--|
|   |      | Access:                | R/W |  |  |  |
|   | 15:0 | Engine0 Interrupt Mask |     |  |  |  |
|   |      | Access:                | R/W |  |  |  |



#### **GT Virtual Function IIR Selector**

| GT_VF_IN        | ITR_IIR_SELECTOR - GT Virtual Function IIR Selector |
|-----------------|---|
| Register Space: | MMIO: 0/2/0   |
|                 |   |
| Source:         | BSpec   |
| Size (in bits): | 32  |
| Address:        | 191070h   |
| ShortName:      | VF1_IIR_REG0_SELECTOR                               |
| Address:        | 191074h   |
| ShortName:      | VF1_IIR_REG1_SELECTOR                               |
| Address:        | 192070h   |
| ShortName:      | VF2_IIR_REG0_SELECTOR                               |
| Address:        | 192074h   |
| ShortName:      | VF2_IIR_REG1_SELECTOR                               |
| Address:        | 193070h   |
| ShortName:      | VF3_IIR_REG0_SELECTOR                               |
| Address:        | 193074h   |
| ShortName:      | VF3_IIR_REG1_SELECTOR                               |
| Address:        | 194070h   |
| ShortName:      | VF4_IIR_REG0_SELECTOR                               |
| Address:        | 194074h   |
| ShortName:      | VF4_IIR_REG1_SELECTOR                               |
| Address:        | 195070h   |
| ShortName:      | VF5_IIR_REG0_SELECTOR                               |
| Address:        | 195074h   |
| ShortName:      | VF5_IIR_REG1_SELECTOR                               |
| Address:        | 196070h   |
| ShortName:      | VF6_IIR_REG0_SELECTOR                               |
| Address:        | 196074h   |
| ShortName:      | VF6_IIR_REG1_SELECTOR                               |
| Address:        | 197070h   |
| ShortName:      | VF7_IIR_REG0_SELECTOR                               |
| Address:        | 197074h   |



| GT          | _VF     | _INTR_IIR_SE  | LECTOR - GT Vir          | tual F | unction IIR Selector |  |
|-------------|---------|---|--------------------------|--------|----------------------|--|
| ShortNam    | ne:     | VF7_IIR_REG1_S  | ELECTOR                  |        |                      |  |
| This is a l | basic r | egister template  |                          |        |                      |  |
| DWord       | Bit     |   | Descri                   | ption  |                      |  |
| 0           | 31:0    | Engine ID   |                          |        |                      |  |
|             |         | Access:   |                          |        | R/W                  |  |
|             |         | SW/FW shall program the appropriate Engine ID to view the interrupts from an engine |                          |        |                      |  |
|             |         | Register  | Bit Definiition          |        |                      |  |
|             |         | IIR_REGO_SELECTOR   | Format: GT Interrupt DW0 |        |                      |  |
|             |         | IIR_REG1_SELECTOR   | Format: GT Interrupt DW1 |        |                      |  |



# **GT Virtual Function Interrupt DW0**

| GT_VF_                   | INTR_         | DW0 - GT Virt           | tual Function         | n Interru   | pt DW0 |
|--------------------------|---------------|-------------------------|-----------------------|-------------|--------|
| Register Space:          | MMIO: 0/2     | 2/0                     |                       |             |        |
| Source:                  | DCmas         |                         |                       |             |        |
|                          | BSpec         |                         |                       |             |        |
| , ,                      | 32            |                         |                       |             |        |
|                          | 191018h       |                         |                       |             |        |
| Name:                    | VF1_INTR_     | DW0                     |                       |             |        |
| Address:                 | 192018h       |                         |                       |             |        |
| Name:                    | VF2_INTR_     | DW0                     |                       |             |        |
| Address:                 | 193018h       |                         |                       |             |        |
| Name:                    | VF3_INTR_     | DW0                     |                       |             |        |
| Address:                 | 194018h       |                         |                       |             |        |
| Name:                    | VF4_INTR_     | DW0                     |                       |             |        |
| Address:                 | 195018h       |                         |                       |             |        |
| Name:                    | VF5_INTR_     | DW0                     |                       |             |        |
| Address:                 | 196018h       |                         |                       |             |        |
| Name:                    | VF6_INTR_     | DW0                     |                       |             |        |
| Address:                 | 197018h       |                         |                       |             |        |
| Name:                    | VF7_INTR_     | DW0                     |                       |             |        |
| Bits set in this registe | er indicate i | f an engine has an inte | rupt that requires se | ervicing.   |        |
| DWord                    |               | Bit                     |                       | Description | n      |
| 0                        |               | 31                      | CSME                  |             |        |
|                          |               |                         | Access:               |             | R/W    |
|                          |               | 30:29                   | Reserved              |             |        |
|                          |               |                         | Access:               |             | R/W    |
|                          |               | 28                      | GUNIT                 |             |        |



| GT_VF_INTR_D | W0 - GT V | irtual Function Interrupt DW0 |   |  |
|--------------|-----------|-------------------------------|---|--|
|              |           | Access: R/W                   |   |  |
|              | 27:26     | Reserved                      |   |  |
|              | 25        | Access: R/W                   |   |  |
|              |           | Reserved                      |   |  |
|              |           | Access: R/W                   |   |  |
|              | 24        | Reserved                      |   |  |
|              |           | Access: R/W                   |   |  |
|              | 23        | Reserved                      |   |  |
|              |           |                               |   |  |
|              | 22:21     | Reserved                      |   |  |
|              |           | Access: R/W                   |   |  |
|              | 20        | WDPERF                        |   |  |
|              |           | Access: R/W                   |   |  |
|              | 19        | KCR                           |   |  |
|              |           | Access: R/W                   |   |  |
|              | 18:17     | RSVD                          |   |  |
|              |           | Access: R/W                   |   |  |
|              | 16        | GTPM                          |   |  |
|              |           | Access: R/W                   |   |  |
|              | 15        | BCS                           | 1 |  |
|              |           | Access: R/W                   |   |  |
|              | 14:1      | Reserved                      |   |  |
|              |           |                               |   |  |
|              | 0         | RCS0                          | 1 |  |
|              |           | Access: R/W                   |   |  |



# **GT Virtual Function Interrupt DW1**

| GT_VF                 | INTR_DW1             | l - GT V      | irtual Func          | tion Interrupt DW1 |
|-----------------------|----------------------|---------------|----------------------|--------------------|
| Register Space:       | MMIO: 0/2/0          |               |                      |                    |
|                       | D.C.                 |               |                      |                    |
| Source:               | BSpec                |               |                      |                    |
| Size (in bits):       | 32                   |               |                      |                    |
| Address:              | 19101Ch              |               |                      |                    |
| ShortName:            | VF1_INTR_DW1         |               |                      |                    |
| Address:              | 19201Ch              |               |                      |                    |
| ShortName:            | VF2_INTR_DW1         |               |                      |                    |
| Address:              | 19301Ch              |               |                      |                    |
| ShortName:            | VF3_INTR_DW1         |               |                      |                    |
| Address:              | 19401Ch              |               |                      |                    |
| ShortName:            | VF4_INTR_DW1         |               |                      |                    |
| Address:              | 19501Ch              |               |                      |                    |
| ShortName:            | VF5_INTR_DW1         |               |                      |                    |
| Address:              | 19601Ch              |               |                      |                    |
| ShortName:            | VF6_INTR_DW1         |               |                      |                    |
| Address:              | 19701Ch              |               |                      |                    |
| ShortName:            | VF7_INTR_DW1         |               |                      |                    |
| Interrupt bits indica | ating one of theunde | erlying engir | ne interrupts is non | -zero              |
| DWord                 | l                    | Bit           |                      | Description        |
| 0                     |                      | 31            | VECS0                |                    |
|                       |                      |               | Access:              | R/W                |
|                       |                      | 30            | VECS1                |                    |
|                       |                      |               | Access:              | R/W                |
|                       |                      | 29            | VECS2                |                    |
|                       |                      |               | Access:              | R/W                |
|                       |                      | 28            | VECS3                |                    |
|                       |                      |               | Access:              | R/W                |
|                       |                      | 27:8          | Reserved             | ,                  |
|                       |                      |               | Access:              | R/W                |
|                       |                      | 7             | VCS7                 |                    |
|                       |                      |               | Access:              | R/W                |



| GT_VF_INTR_I | DW1 - GT V | irtual Function | Interrupt DW1 |  |
|--------------|------------|-----------------|---------------|--|
|              | 6          | VCS6            |               |  |
|              |            | Access:         | R/W           |  |
|              | 5          | VCS5            |               |  |
|              |            | Access:         | R/W           |  |
|              | 4          | VCS4            |               |  |
|              |            | Access:         | R/W           |  |
|              | 3          | VCS3            |               |  |
|              |            | Access:         | R/W           |  |
|              | 2          | VCS2            |               |  |
|              |            | Access:         | R/W           |  |
|              | 1          | VCS1            |               |  |
|              |            | Access:         | R/W           |  |
|              | 0          | VCS0            |               |  |
|              |            | Access:         | R/W           |  |



#### **GT Virtual Function Interrupt Identity**

**GT\_VF\_INTR\_IDENTITY - GT Virtual Function Interrupt Identity** 

Register Space: MMIO: 0/2/0

Source: BSpec Size (in bits): 32

Address: 191060h

ShortName: VF1\_INTR\_IDENTITY\_REG0

Address: 191064h

ShortName: VF1\_INTR\_IDENTITY\_REG1

Address: 192060h

ShortName: VF2\_INTR\_IDENTITY\_REG0

Address: 192064h

ShortName: VF2\_INTR\_IDENTITY\_REG1

Address: 193060h

ShortName: VF3\_INTR\_IDENTITY\_REG0

Address: 193064h

ShortName: VF3\_INTR\_IDENTITY\_REG1

Address: 194060h

ShortName: VF4\_INTR\_IDENTITY\_REG0

Address: 194064h

ShortName: VF4\_INTR\_IDENTITY\_REG1

Address: 195060h

ShortName: VF5\_INTR\_IDENTITY\_REG0

Address: 195064h



#### **GT\_VF\_INTR\_IDENTITY - GT Virtual Function Interrupt Identity**

ShortName: VF5\_INTR\_IDENTITY\_REG1

Address: 196060h

ShortName: VF6\_INTR\_IDENTITY\_REG0

Address: 196064h

ShortName: VF6\_INTR\_IDENTITY\_REG1

Address: 197060h

ShortName: VF7\_INTR\_IDENTITY\_REG0

Address: 197064h

ShortName: VF7\_INTR\_IDENTITY\_REG1

HW displays the interrupt bits for engine chosen using Selector.

Only unmasked interrupts are displayed. Masked interrupts continue to accumulate behind the mask.

After processing, SW shall write 1's to clear. (Bit 31 must be cleared by SW)

Write to Clear indicates to HW that processing is complete (for displayed interrupts).

| DWord | Bit   | Description            |     |  |
|-------|-------|------------------------|-----|--|
| 0     | 31    | Data Valid             |     |  |
|       |       | Access:                | R/W |  |
|       | 30:26 | Reserved               |     |  |
|       | 25:20 | Engine Instance ID     |     |  |
|       | 19    | Reserved               |     |  |
|       | 18:16 | <b>Engine Class ID</b> |     |  |
|       | 15:0  | Engine Interrupt       |     |  |
|       |       | Access:                | R/W |  |



# **Gunit Internal Interrupt Port**

| Register Space:   MMIO: 0/2/0  | G-         | UNI.      | T_INTERNAL_INTR_PORT - Gunit In   | ternal  | <b>Interrupt Port</b> | t  |  |  |
|--|------------|-----------|---|---------|-----------------------|----|--|--|
| Size (in bits):         32           Address:         190000h           ShortName:         GT_TO_GUNIT_INTR_PORT           Gunit interrupt interrupt port that is used by engines to communicate interrupts           Dword Bit Description           31:30 Reserved         Reserved           Access:         RO           Reserved         Ro           29:27 Virtual Function Number         Default Value:         000b           Access:         R/W           VF Number         VF Number           26 Reserved         Reserved           Default Value:         0b           Access:         RO           Reserved         Ro           Engine Instance ID         Default Value:           Access:         R/W           Engine Instance ID format is defined in structure "Engine ID Definition           19 Reserved         Default Value:         0b           Access:         R/O           Reserved         Ro           Reserved         Ro           Reserved         Ro           Reserved         Ro           Reserved         Ro           Roserved         Ro           Reserved         Ro <th>Register</th> <th>Space:</th> <th>MMIO: 0/2/0</th> <th></th> <th>-</th> <th></th> | Register   | Space:    | MMIO: 0/2/0   |         | -                     |    |  |  |
| Address:         190000h           ShortName:         190000h           Gunit interrupt interrupt port that is used by engines to communicate interrupts           Dword         Bits           Default Value:         000b           Access:         Ro           Reserved           Virtual Function Number           Default Value:         0000b           Access:         R/W           VF Number         Reserved           Parameter         RO           Reserved         RO           Parameter         RO           Reserved         R/W           Engine Instance ID         Default Value:           Access:         R/W           Engine Instance ID format is defined in structure "Engine ID Definition           Reserved           Pedault Value:         0b           Access:         RO           Reserved         RO           Reserved         RO           Reserved         RO           Reserved         RO           Reserved           Possible Instance ID   | Source:    |           | BSpec   |         |                       |    |  |  |
| ShortName  | Size (in b | oits):    | 32  |         |                       |    |  |  |
| Gunit interrual interrupt port that is used by engines to communicate interrupts    Dword   Bit  | Address:   |           | 190000h   |         |                       |    |  |  |
| Dword   Bit   Description  | ShortNa    | me:       | GT_TO_GUNIT_INTR_PORT   |         |                       |    |  |  |
| 131:30   Reserved   Default Value:   00b   RO  | Gunit int  | ternal in | nterrupt port that is used by engines to communicate interr             | upts    |                       |    |  |  |
| Default Value:   00b     Access:   RO     Reserved   | DWord      | Bit       | Description   |         |                       |    |  |  |
| Access: Reserved  29:27  Virtual Function Number  Default Value: Access: VF Number  26  Reserved  Default Value: Access: Reserved  25:20  Engine Instance ID  Default Value: Access: Reserved  25:20  Provided Instance ID  Default Value: Access: Reserved  26:20  Default Value: Access: Reserved  27:20  Default Value: Access: Reserved  | 0          | 31:30     | Reserved  |         |                       | ı  |  |  |
| Reserved  29:27 Virtual Function Number  Default Value: 000b Access: R/W  VF Number  26 Reserved  Default Value: 0b Access: RO Reserved  25:20 Engine Instance ID Default Value: 000000b Access: R/W  Engine Instance ID format is defined in structure "Engine ID Definition  19 Reserved  19 Reserved  Default Value: 0b Access: R/W Engine Instance ID format is defined in structure "Engine ID Definition  19 Reserved  Default Value: 0b Access: RO Reserved   |            |           | Default Value:  |         | 00b                   |    |  |  |
| 29:27   Virtual Function Number   Default Value:   0000b   |            |           | Access:   |         | RO                    |    |  |  |
| Default Value:  Access:  VF Number  26  Reserved  Default Value:  Access:  RO  Reserved  25:20  Engine Instance ID  Default Value:  Access:  Engine Instance ID format is defined in structure "Engine ID Definition  19  Reserved  Default Value:  Default Value:  Default Value:  Reserved  Default Value:  Default Value:  Reserved  RO  Reserved   |            |           | Reserved  |         |                       |    |  |  |
| Access: VF Number  26 Reserved Default Value: Access: RO Reserved  25:20 Engine Instance ID Default Value: Access: R/W Engine Instance ID format is defined in structure "Engine ID Definition  19 Reserved Default Value: Default Value: Access: R/W Engine Instance ID format is defined in structure "Engine ID Definition  19 Reserved Default Value: Access: RO Reserved  |            | 29:27     | Virtual Function Number   |         |                       |    |  |  |
| VF Number  26 Reserved Default Value: Access: RO Reserved  25:20 Engine Instance ID Default Value: Access: R/W Engine Instance ID format is defined in structure "Engine ID Definition  19 Reserved Default Value: Access: R/W Engine Instance ID format is defined in structure "Engine ID Definition  19 Reserved Default Value: Access: RO Reserved   |            |           | Default Value:  | 0001    |                       | )b |  |  |
| 26 Reserved  Default Value: Access: RO Reserved  25:20 Engine Instance ID  Default Value: Access: R/W  Engine Instance ID format is defined in structure "Engine ID Definition  19 Reserved  Default Value: Access: RO  Reserved  Default Value: Access: RO  Reserved  Default Value: Access: RO  Reserved  18:16 Engine Class ID  |            |           | Access:   |         | R/W                   |    |  |  |
| Default Value:  Access:  Reserved  25:20 Engine Instance ID  Default Value:  Access:  Engine Instance ID format is defined in structure "Engine ID Definition  19 Reserved  Default Value:  Default Value:  Default Value:  Default Value:  Default Value:  Reserved  18:16 Engine Class ID  |            |           | VF Number   |         |                       |    |  |  |
| Access: RO  Reserved  25:20 Engine Instance ID  Default Value: 000000b  Access: R/W  Engine Instance ID format is defined in structure "Engine ID Definition  19 Reserved  Default Value: 0b  Access: RO  RO  Reserved  18:16 Engine Class ID  |            | 26        | Reserved  |         |                       |    |  |  |
| Reserved  25:20 Engine Instance ID  Default Value: 000000b  Access: R/W  Engine Instance ID format is defined in structure "Engine ID Definition  19 Reserved  Default Value: 0b  Access: RO  Reserved  18:16 Engine Class ID  |            |           | Default Value:  |         | 0b                    |    |  |  |
| 25:20 Engine Instance ID  Default Value: Access: R/W Engine Instance ID format is defined in structure "Engine ID Definition  19 Reserved Default Value: Access: RO Reserved  18:16 Engine Class ID  |            |           | Access:   |         | RO                    |    |  |  |
| Default Value:  Access:  R/W  Engine Instance ID format is defined in structure "Engine ID Definition  19  Reserved  Default Value:  Access:  RO  Reserved  18:16  Engine Class ID   |            |           | Reserved  |         |                       |    |  |  |
| Default Value:  Access: R/W Engine Instance ID format is defined in structure "Engine ID Definition  19 Reserved Default Value: Access: RO  Reserved  18:16 Engine Class ID  |            | 25:20     | Engine Instance ID  |         |                       |    |  |  |
| Engine Instance ID format is defined in structure "Engine ID Definition  19 Reserved  Default Value:   |            |           | -   | 000000b |                       |    |  |  |
| 19   |            |           | Access:   |         |                       |    |  |  |
| Default Value: Access: Reserved  18:16 Engine Class ID   |            |           | Engine Instance ID format is defined in structure "Engine ID Definition |         |                       |    |  |  |
| Access: RO Reserved  18:16 Engine Class ID   |            | 19        | Reserved  |         |                       |    |  |  |
| Reserved  18:16 Engine Class ID  |            |           | Default Value:  | 0b      |                       |    |  |  |
| 18:16 Engine Class ID  |            |           | Access:   |         | RO                    |    |  |  |
| i i  |            |           | Reserved  |         |                       |    |  |  |
| i i  |            | 18:16     | Engine Class ID   |         |                       |    |  |  |
|  |            | .,        |   |         | 000b                  |    |  |  |



| G-UNI | G-UNIT_INTERNAL_INTR_PORT - Gunit Internal Interrupt Port   |                 |  |  |  |  |
|-------|---|-----------------|--|--|--|--|
|       | Access:   | R/W             |  |  |  |  |
|       | Engine class ID format is defined in structure "Engine ID Definition  | n               |  |  |  |  |
| 15:0  | Engine Interrupt  |                 |  |  |  |  |
|       | Default Value:  | 0000h           |  |  |  |  |
|       | Access:   | R/W             |  |  |  |  |
|       | Format is specific to the engine that is sending the interrupt.  Format is defined in structure EngineInterrupt Vector (where engi Unit/GTPM/Render Engine/Video Decoder/VideoEnhancement). | ne isBlitter/G- |  |  |  |  |



# **Hardware Status Mask Register**

|                 | HWSTAM - Hardware Status Mask Register |
|-----------------|--|
| Register Space: | MMIO: 0/2/0                            |
|                 |  |
| Source:         | BSpec                                  |
| Access:         | R/W                                    |
| Size (in bits): | 32                                     |
| Trusted Type:   | 1                                      |
| Address:        | 02098h-0209Bh                          |
| Name:           | Hardware Status Mask Register          |
| ShortName:      | HWSTAM_RCSUNIT                         |
| Address:        | 18098h-1809Bh                          |
| Name:           | Hardware Status Mask Register          |
| ShortName:      | HWSTAM_POCSUNIT                        |
| Address:        | 22098h-2209Bh                          |
| Name:           | Hardware Status Mask Register          |
| ShortName:      | HWSTAM_BCSUNIT                         |
| Address:        | 1C0098h-1C009Bh                        |
| Name:           | Hardware Status Mask Register          |
| ShortName:      | HWSTAM_VCSUNIT0                        |
| Address:        | 1C4098h-1C409Bh                        |
| Name:           | Hardware Status Mask Register          |
| ShortName:      | HWSTAM_VCSUNIT1                        |
| Address:        | 1C8098h-1C809Bh                        |
| Name:           | Hardware Status Mask Register          |
| ShortName:      | HWSTAM_VECSUNIT0                       |
| Address:        | 1D0098h-1D009Bh                        |
| Name:           | Hardware Status Mask Register          |
| ShortName:      | HWSTAM_VCSUNIT2                        |
| Address:        | 1D4098h-1D409Bh                        |
| Name:           | Hardware Status Mask Register          |
| ShortName:      | HWSTAM_VCSUNIT3                        |
| Address:        | 1D8098h-1D809Bh                        |
| Name:           | Hardware Status Mask Register          |



|                   | HWSTAM - Hardware Status Mask Register   |
|-------------------|--|
| ShortName:        | HWSTAM_VECSUNIT1   |
| Address:          | 1E0098h-1E009Bh  |
| Name:             | Hardware Status Mask Register  |
| ShortName:        | HWSTAM_VCSUNIT4  |
| Address:          | 1E4098h-1E409Bh  |
| Name:             | Hardware Status Mask Register  |
| ShortName:        | HWSTAM_VCSUNIT5  |
| Address:          | 1E8098h-1E809Bh  |
| Name:             | Hardware Status Mask Register  |
| ShortName:        | HWSTAM_VECSUNIT2   |
| Address:          | 1F0098h-1F009Bh  |
| Name:             | Hardware Status Mask Register  |
| ShortName:        | HWSTAM_VCSUNIT6  |
| Address:          | 1F4098h-1F409Bh  |
| Name:             | Hardware Status Mask Register  |
| ShortName:        | HWSTAM_VCSUNIT7  |
| Address:          | 1F8098h-1F809Bh  |
| Name:             | Hardware Status Mask Register  |
| ShortName:        | HWSTAM_VECSUNIT3   |
| The LIVA/CTANA se | exister has the same format as the Interrupt Control Desisters. The hits in this register are made |

The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are mask bits that prevent the corresponding bits in the Interrupt Status Register from generating a Hardware Status Write (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.

#### **Programming Notes**

- To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).
- At most 1 bit can be unmasked at any given time.

| DWord | Bit  | Description                                     |  |  |  |  |
|-------|------|---|--|--|--|--|
| 0     | 31:0 | Hardware Status Mask                            |  |  |  |  |
|       |      | Refer to the Interrupt Control Register section | Refer to the Interrupt Control Register section for bit definitions. Reserved bits are RO. |  |  |  |
|       |      | Value   | Name   |  |  |  |
|       |      | 00000000h                                       | [Default]  |  |  |  |



#### **Hardware Status Page Address Register**

| HWS_PGA - F | lardware Stat | us Page Ado | dress Register |
|-------------|---------------|-------------|----------------|
|             |               |             |                |

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 02080h-02083h

Name: Hardware Status Page Address Register

ShortName: HWS\_PGA\_RCSUNIT

Address: 18080h-18083h

Name: Hardware Status Page Address Register

ShortName: HWS\_PGA\_POCSUNIT

Address: 22080h-22083h

Name: Hardware Status Page Address Register

ShortName: HWS\_PGA\_BCSUNIT

Address: 1C0080h-1C0083h

Name: Hardware Status Page Address Register

ShortName: HWS\_PGA\_VCSUNIT0

Address: 1C4080h-1C4083h

Name: Hardware Status Page Address Register

ShortName: HWS\_PGA\_VCSUNIT1

Address: 1C8080h-1C8083h

Name: Hardware Status Page Address Register

ShortName: HWS\_PGA\_VECSUNIT0

Address: 1D0080h-1D0083h

Name: Hardware Status Page Address Register

ShortName: HWS\_PGA\_VCSUNIT2

Address: 1D4080h-1D4083h

Name: Hardware Status Page Address Register

ShortName: HWS\_PGA\_VCSUNIT3

Address: 1D8080h-1D8083h

Name: Hardware Status Page Address Register



|          | Н  | WS_PGA - Hardware Status Page Address Register  |  |  |  |
|----------|--|---|--|--|--|
| ShortNa  | me:  | HWS_PGA_VECSUNIT1   |  |  |  |
| Address: |  | 1E0080h-1E0083h   |  |  |  |
| Name:    |  | Hardware Status Page Address Register   |  |  |  |
| ShortNa  | me:  | HWS_PGA_VCSUNIT4  |  |  |  |
| Address: |  | 1E4080h-1E4083h   |  |  |  |
| Name:    |  | Hardware Status Page Address Register   |  |  |  |
| ShortNa  | me:  | HWS_PGA_VCSUNIT5  |  |  |  |
| Address: |  | 1E8080h-1E8083h   |  |  |  |
| Name:    |  | Hardware Status Page Address Register   |  |  |  |
| ShortNa  | me:  | HWS_PGA_VECSUNIT2   |  |  |  |
| Address: |  | 1F0080h-1F0083h   |  |  |  |
| Name:    |  | Hardware Status Page Address Register   |  |  |  |
| ShortNa  | me:  | HWS_PGA_VCSUNIT6  |  |  |  |
| Address: |  | 1F4080h-1F4083h   |  |  |  |
| Name:    |  | Hardware Status Page Address Register   |  |  |  |
| ShortNa  | me:  | HWS_PGA_VCSUNIT7  |  |  |  |
| Address: |  | 1F8080h-1F8083h   |  |  |  |
| Name:    |  | Hardware Status Page Address Register   |  |  |  |
| ShortNa  | me:  | HWS_PGA_VECSUNIT3   |  |  |  |
| _        |  | used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to e status into (typically cacheable) System Memory. |  |  |  |
| DWord    | Bit  | Description   |  |  |  |
| 0        | 31:12  | Address   |  |  |  |
|          |  | Format: GraphicsAddress[31:12]Hardware Status Page Layout   |  |  |  |
|          |  | This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the   |  |  |  |
|          |  | 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from   |  |  |  |
|          | the graphics virtual address to physical address.  Programming Notes |   |  |  |  |
|          |  | If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the  |  |  |  |
|          |  | status page is programmed to allow for the context switch status to be reported.  |  |  |  |
|          | 11:0   | Reserved  |  |  |  |
|          |  | Format: MBZ   |  |  |  |
|          |  |   |  |  |  |



#### **HCP Bitstream Output Minimal Size Padding Count Report Register**

| <b>HCP_MINSIZE</b> | PADDING_   | COUNT -  | <b>HCP</b> | <b>Bitstream</b> | Output | <b>Minimal</b> |
|--------------------|------------|----------|------------|------------------|--------|----------------|
|                    | Size Paddi | ng Count | Repo       | ort Registe      | r      |                |

Register Space: MMIO: 0/2/0

Source: VideoCS
Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1E9B4h

This register stores the count in bytes of **minimal size padding insertion**. **It is primarily provided for statistical data gathering**. This register is part of the context save and restore.

| <b>DWord</b> | Bit  | Description   |       |
|--------------|------|---|-------|
| 0            | 31:0 | HCP MinSize Padding Count   |       |
|              |      | Format:   | U32   |
|              |      | Total number of bytes in the bitstream output contributing to<br>This count is updated each time when the padding count is in | . 3 . |



#### **HCP CABAC Status**

|                         |         | HCP_CABAC                 | STATUS - HCP CABAC Status |
|-------------------------|---------|---------------------------|---------------------------|
| Register                | Space:  | MMIO: 0/2/0               |                           |
| Source:                 |         | VideoCS                   |                           |
| Size (in b              | its):   | 32                        |                           |
| Trusted                 | уре:    | 1                         |                           |
| Address:                |         | 1C2804h                   |                           |
| Description:            |         | For VDBox0                |                           |
| Address:                |         | 1C6804h                   |                           |
| Descripti               | on:     | For VDBox1                |                           |
| Address:                |         | 1D2804h                   |                           |
| Descripti               | on:     | For VDBox2                |                           |
| Address:                |         | 1D6804h                   |                           |
| Descripti               | on:     | For VDBox3                |                           |
| Address:                |         | 1E2804h                   |                           |
| Descripti               | on:     | For VDBox4                |                           |
| Address:                |         | 1E6804h                   |                           |
| Descripti               | on:     | For VDBox5                |                           |
| Address:                |         | 1F2804h                   |                           |
| Description:            |         | For VDBox6                |                           |
| Address:                |         | 1F6804h                   |                           |
| Description: For VDBox7 |         |                           |                           |
| HCP CA                  | BAC sta | itus or VP9 Decode status |                           |
| DWord                   | Bit     |                           | Description               |
| 0                       | 31:18   | Reserved                  |                           |
|                         |         | Format:                   | MBZ                       |



| 17:12 | Reserved   |                               |   |
|-------|--|-------------------------------|---|
|       | Exists If:   | // HEVC de                    | ecode = 1   |
|       | Format:  | MBZ                           |   |
| 17:0  | VP9 SuperBlock Co  | ncealment Counter             | 7   |
|       | Exists If:   | // VP9 de                     | ecode = 1   |
|       | Format:  | U18                           |   |
|       | Indicate the number due to error)  | of Superblock (SB)            | concealed by VP9 decoder (not decoded from bitstrea   |
| 11    | <b>Temporal Direction</b>  | <b>Motion Vector Ou</b>       | it-of-Bound Error   |
|       | Default Value:   |                               | 0   |
|       | Access:  |                               | RO  |
|       | Exists If:   |                               | // HEVC decode = 1  |
|       | Format:  |                               | U1  |
| 10.7  | than the allowed ran   | ge for HEVC decode            | 2.  |
| 10:7  | ROCOMICA   |                               |   |
|       | Reserved   |                               |   |
|       | Exists If:   | // HEVC de                    | ecode = 1   |
|       |  | // HEVC de                    | ecode = 1   |
| 6     | Exists If:   | MBZ                           | ecode = 1   |
|       | Exists If: Format:   | MBZ                           | ecode = 1<br>0  |
|       | Exists If: Format:  Motion Vector Delt   | MBZ                           | i   |
|       | Exists If: Format:  Motion Vector Delt Default Value:  | MBZ                           | 0   |
|       | Exists If: Format:  Motion Vector Delt Default Value: Access: Exists If: Format:   | MBZ<br>a SE                   | 0<br>RO<br>// HEVC decode = 1<br>U1   |
|       | Exists If: Format:  Motion Vector Delt Default Value: Access: Exists If: Format:   | MBZ<br>a SE                   | 0<br>RO<br>// HEVC decode = 1   |
|       | Exists If: Format:  Motion Vector Delt Default Value: Access: Exists If: Format: This flag indicates ou  | MBZ<br>a SE                   | 0<br>RO<br>// HEVC decode = 1<br>U1   |
| 6     | Exists If: Format:  Motion Vector Delt Default Value: Access: Exists If: Format: This flag indicates ou decode.  | MBZ<br>a SE                   | 0<br>RO<br>// HEVC decode = 1<br>U1   |
| 6     | Exists If: Format:  Motion Vector Delt. Default Value: Access: Exists If: Format: This flag indicates ou decode.  Delta QP SE  | MBZ<br>a SE                   | 0 RO // HEVC decode = 1 U1 vector delta SEs coded in the bit-stream for HEVC                          |
| 6     | Exists If: Format:  Motion Vector Delt Default Value: Access: Exists If: Format: This flag indicates ou decode.  Delta QP SE Default Value:                            | MBZ<br>a SE                   | 0 RO // HEVC decode = 1 U1 vector delta SEs coded in the bit-stream for HEVC                          |
| 6     | Exists If: Format:  Motion Vector Delt Default Value: Access: Exists If: Format: This flag indicates ou decode.  Delta QP SE Default Value: Access:                    | MBZ<br>a SE                   | 0 RO // HEVC decode = 1 U1 vector delta SEs coded in the bit-stream for HEVC  0 RO                    |
| 6     | Exists If: Format:  Motion Vector Delt Default Value: Access: Exists If: Format: This flag indicates ou decode.  Delta QP SE Default Value: Access: Exists If: Format: | MBZ  a SE  ut-of-bound motion | 0 RO // HEVC decode = 1 U1 vector delta SEs coded in the bit-stream for HEVC  0 RO // HEVC decode = 1 |



|     | Default Value:   |                        | 0   |  |
|-----|--|------------------------|---|--|
|     | Access:  |                        | RO  |  |
|     | Exists If:   |                        | // HEVC decode = 1  |  |
|     | Format:  |                        | U1  |  |
|     | This flag indicates of decode.   | ut-of-bound absol      | ute coefficient level SEs coded in the bit-streamfor HE                   |  |
| 3   | Slice and Error  |                        |   |  |
|     | Default Value:   |                        | 0   |  |
|     | Access:  |                        | RO  |  |
|     |  |                        | // HEVC decode = 1  |  |
|     | Exists If:   |                        | // HEVC decode = 1  |  |
|     | Format:  |                        | U1  |  |
|     | Format:  |                        | U1  |  |
| 2:1 | Format:<br>This flag indicates a   |                        | U1  |  |
| 2:1 | Format: This flag indicates a a slice for HEVC dec   | ode.                   | U1  |  |
| 2:1 | Format: This flag indicates a a slice for HEVC dec   | ode.                   | U1  the slice or an inconsistent end of slice on the last Ctl             |  |
| 2:1 | Format: This flag indicates a a slice for HEVC dec  Reserved Exists If:  | ode.<br>// HEVC<br>MBZ | U1  the slice or an inconsistent end of slice on the last Ct              |  |
|     | Format: This flag indicates a a slice for HEVC dec  Reserved Exists If: Format:                                  | ode.<br>// HEVC<br>MBZ | U1  the slice or an inconsistent end of slice on the last Ctl             |  |
|     | Format: This flag indicates a a slice for HEVC dec  Reserved Exists If: Format: HEVC Ctb Concealr                | ode.<br>// HEVC<br>MBZ | U1  the slice or an inconsistent end of slice on the last Ctl  decode = 1 |  |
|     | Format: This flag indicates a a slice for HEVC dec  Reserved Exists If: Format: HEVC Ctb Concealr Default Value: | ode.<br>// HEVC<br>MBZ | U1  the slice or an inconsistent end of slice on the last Ctl  decode = 1 |  |



#### **HCP Decode Status**

|                     |        | HCP_DEC_STATUS - HCP Decode Status |
|---------------------|--------|------------------------------------|
| Register            | Space: | MMIO: 0/2/0                        |
| Source:             |        | VideoCS                            |
| Access:             |        | RO                                 |
| Size (in b          | itc).  | 32                                 |
|                     |        |                                    |
| Trusted             |        | 1                                  |
| Address:            |        | 1C2800h                            |
| Descripti           | on:    | For VDBox0                         |
| Address:            |        | 1C6800h                            |
| Descripti           | on:    | For VDBox1                         |
| Address:            |        | 1D2800h                            |
|                     |        |                                    |
| Descripti           | on:    | For VDBox2                         |
| Address:            |        | 1D6800h                            |
| Descripti           | on:    | For VDBox3                         |
| Address:            |        | 1E2800h                            |
| Descripti           | on.    | For VDBox4                         |
| Address:            |        | 1E6800h                            |
| Address.            |        | TEGOOOTI                           |
| Descripti           | on:    | For VDBox5                         |
| Address:            |        | 1F2800h                            |
| Description:        |        | For VDBox6                         |
| Address:            |        | 1F6800h                            |
| Docariati           | on:    | For VDPov7                         |
| Descripti<br>HCP De |        | For VDBox7                         |
| DWord               | Bit    | Description                        |
| 0                   |        | Number of Ctbs Concealed           |
| U                   | 31.10  | Number of Cubs Concealed           |



|      | HCP_DEC_STATUS - HCP Decode Status  |   |     |  |  |  |
|------|---|---|-----|--|--|--|
|      | Default Value:  | ( | 0   |  |  |  |
|      | Format:   | ı | U14 |  |  |  |
|      | This 14-bit field indicates the number of Ctbs concealed during the decoding of the current frame. This field is cleared with the HCP_PIPE_MODE_SELECT command. |   |     |  |  |  |
| 17   | Frame Dec Active  |   |     |  |  |  |
|      | Default Value:  |   | 0   |  |  |  |
|      | Format:   |   | U1  |  |  |  |
|      | This flag indicates that the decoder hardware is actively decoding a picture.   |   |     |  |  |  |
| 16   | Indirect Bitstream ObjectAccess Upper Bound Error   |   |     |  |  |  |
|      | Default Value:  |   | 0   |  |  |  |
|      | Format:   |   | U1  |  |  |  |
|      | This flag indicates that the upper bound bit-stream address was reached.  |   |     |  |  |  |
| 15:0 | Bit-stream Error Flags  |   |     |  |  |  |
|      | Default Value:  | ( | 0   |  |  |  |
|      | Format:   |   | U16 |  |  |  |
|      | This 16-bit field indicates the number of bit stream errors detected for each bit field indicated in the CABAC Status register.                                 |   |     |  |  |  |



### **HCP Image Status Control**

| H               | CP_I                                   | IMAGE_STATUS_CONTROL - HCI  | P Image  | Status Control |  |  |
|-----------------|--|---|--|----------------|--|--|
| Register Space: |  | MMIO: 0/2/0   |  |                |  |  |
| Source:         |  | VideoCS   |  |                |  |  |
| Access:         |  |   |  |                |  |  |
| Size (in I      | oits):                                 | ·   |  |                |  |  |
| Trusted         | Туре:                                  |   |  |                |  |  |
| Address         | •                                      | 1E9BCh  |  |                |  |  |
| DWord           | Bit                                    | Descriptio  | Description  |                |  |  |
| 0               | 31:24 Cumulative Frame Delta QP/QIndex |   |  |                |  |  |
|                 |  | Format:   |  | S7             |  |  |
|                 |  | Cumulative Frame Delta Qp. Pak does clamping to mabit. VP9: cu_qindex = input (first pass) cu_qindex + Cuclamping to -127127 after adding. Bit31 is the sign be   | r Frame Level Multi-pass Rate Control. HEVC: cu_qp = input (first pass) cu_qp + ive Frame Delta Qp. Pak does clamping to max value based on bitdepth. Bit31 is the sign cu_qindex = input (first pass) cu_qindex + Cumulative Frame Delta Qindex. Pak does to -127127 after adding. Bit31 is the sign bit. VDENC: In VDenc mode this value is ven in first pass (always)so the recommendation is to set this value to zero in first pass |                |  |  |
|                 | 23                                     | Reserved  |  |                |  |  |
|                 |  | Format:   | MBZ  |                |  |  |
|                 | 22:16                                  | Cumulative Frame Delta LF   |  |                |  |  |
|                 |  | Access:   |  | RO             |  |  |
|                 |  | Format:   |  | S6             |  |  |
|                 |  | Used for Frame Level Multi-pass Rate Control.  LF_level = input (first pass) LF_level + Cumulative Frame Delta LF level. Pak does clamping to -6363 after adding. |  |                |  |  |
|                 | 15:12                                  | Reserved  |  |                |  |  |
|                 |  | Format:   | MBZ  |                |  |  |
|                 | 11:8                                   | Total Num-Pass  |  |                |  |  |
|                 |  | Format:   |  | U4             |  |  |
|                 | 7:3                                    | Reserved  |  |                |  |  |
|                 |  | Format:   | MBZ  |                |  |  |
|                 | 2                                      | Frame Bit Count Violate - under run   |  |                |  |  |
|                 |  | Access:   |  | RO             |  |  |
|                 |  | Format:   |  | U1             |  |  |



| HCP_IMAGE_STATUS_CONTROL - HCP Image Status Control |   |  |    |  |  |  |
|---|---|--|----|--|--|--|
|   |   | This can trigger Frame Level Multi-pass Rate Control. Set to 1 if frame bit count is less than or equal to FrameBitRateMin |    |  |  |  |
|   | 1 | Frame Bit Count Violate - over run   |    |  |  |  |
|   |   | Access:  | RO |  |  |  |
|   |   | Format:  | U1 |  |  |  |
|   |   | This can trigger Frame Level Multi-pass Rate Control. Set to 1 if frame bit count is less than or equal to FrameBitRateMax |    |  |  |  |
|   | 0 | LCU Bit Count Violate- overrun   |    |  |  |  |



## **HCP Image Status Mask**

**HCP\_IMAGE\_STATUS\_MASK** - **HCP Image Status Mask** 

Register Space: MMIO: 0/2/0

Source: VideoCS

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1E9B8h

This register stores the image status(flags).

| DWord   | Bit  | Description  |     |  |  |
|---|------|--|-----|--|--|
| 0   | 31:3 | Reserved   |     |  |  |
|   |      | Format:  | MBZ |  |  |
|   | 2    | FrameBitRateMinReportMask Same as FrameSzUnderStatusEn in HCP_PIC_STATE. |     |  |  |
| 1 FrameBitRateMaxReportMask Same as FrameSzOverStatusEn in HCP_PIC_STATE. |      |  |     |  |  |
|   | 0    | FrameLcuMaxReportMask  |     |  |  |



### **HCP Last Position**

HCP\_LAST\_POSITION - HCP Last Position

Register Space: MMIO: 0/2/0

Source: VideoCS

Size (in bits): 32 Trusted Type: 1

Address: 1C2808h

Description: For VDBox0

Address: 1C6808h

Description: For VDBox1

Address: 1D2808h

Description: For VDBox2

Address: 1D6808h

Description: For VDBox3

Address: 1E2808h

Description: For VDBox4

Address: 1E6808h

Description: For VDBox5

Address: 1F2808h

Description: For VDBox6

Address: 1F6808h

Description: For VDBox7

Last row and column position of the decoder.

- The HCP Last Position register reports the position of the last Ctb to be decoded by the HCP hardware.
- It can be reset to 0H with the HCP\_PIPE\_MODE\_SELECT command.



| DWord | Bit   | Description                  |     |    |  |
|-------|-------|------------------------------|-----|----|--|
| 0     | 31:25 | Reserved                     |     |    |  |
|       |       | Format:                      | MBZ |    |  |
|       | 24:16 | Last Row Position in Ctbs    |     |    |  |
|       |       | Default Value:               |     | 0  |  |
|       |       | Access:                      |     | RO |  |
|       |       | Format:                      |     | U9 |  |
|       | 15:9  | Reserved                     |     | ,  |  |
|       |       | Format:                      | MBZ |    |  |
|       | 8:0   | Last Column Position in Ctbs |     |    |  |
|       |       | Default Value: 0 Access: RO  |     | 0  |  |
|       |       |                              |     | RO |  |
|       |       | Format:                      |     | U9 |  |



## **HCP Picture Checksum cldx0**

| HCP_PICT        | URE_CHECKSUM_CIDX0 - HCP Picture Checksum cldx0 |
|-----------------|---|
| Register Space: | MMIO: 0/2/0                                     |
|                 |   |
| Source:         | VideoCS   |
| Access:         | RO  |
| Size (in bits): | 32  |
| Trusted Type:   | 1   |
| Address:        | 1C281Ch   |
| Description:    | For VDBox0                                      |
| Address:        | 1C681Ch   |
| Description:    | For VDBox1                                      |
| Address:        | 1D281Ch   |
| Description:    | For VDBox2                                      |
| Address:        | 1D681Ch   |
| Description:    | For VDBox3                                      |
| Address:        | 1E281Ch   |
| Description:    | For VDBox4                                      |
| Address:        | 1E681Ch   |
| Description:    | For VDBox5                                      |
| Address:        | 1F281Ch   |
| Description:    | For VDBox6                                      |
| Address:        | 1F681Ch   |
|                 |   |

The HCP Picture Checksum cldx0 register reports the 32-bit unsigned picture checksum for cldx=0 calculated by the HCP hardware and whose algorithm is defined in Annex D of the HEVC standard

Description:

specification.

For VDBox7



# **HCP\_PICTURE\_CHECKSUM\_CIDX0** - **HCP Picture Checksum cldx0**

• This calculated value is updated at the end of the frame.

| DWord | Bit  | Description            |     |  |
|-------|------|------------------------|-----|--|
| 0     | 31:0 | Picture checksum cldx0 |     |  |
|       |      | Default Value:         | 0   |  |
|       |      | Format:                | U32 |  |



## **HCP Picture Checksum cldx1**

|                 | URE_CHECKSUM_CIDX1 - HCP Picture Checksum cldx1 |
|-----------------|---|
| Register Space: | MMIO: 0/2/0                                     |
| Source:         | VideoCS   |
| Access:         | RO  |
| Size (in bits): | 32  |
| Trusted Type:   | 1   |
| Address:        | 1C2820h   |
| Description:    | For VDBox0                                      |
| Address:        | 1C6820h   |
| Description:    | For VDBox1                                      |
| Address:        | 1D2820h   |
| Description:    | For VDBox2                                      |
| Address:        | 1D6820h   |
| Description:    | For VDBox3                                      |
| Address:        | 1E2820h   |
| Description:    | For VDBox4                                      |
| Address:        | 1E6820h   |
| Description:    | For VDBox5                                      |
| Address:        | 1F2820h   |
| Description:    | For VDBox6                                      |
| Address:        | 1F6820h   |
| Description:    | For VDBox7                                      |

calculated by the HCP hardware and whose algorithm is defined in Annex D of the HEVC standard

specification.



# **HCP\_PICTURE\_CHECKSUM\_CIDX1 - HCP Picture Checksum cldx1**

• This calculated value is updated at the end of the frame.

| DWord | Bit  | Description            |     |  |
|-------|------|------------------------|-----|--|
| 0     | 31:0 | Picture checksum cldx1 |     |  |
|       |      | Default Value:         | 0   |  |
|       |      | Format:                | U32 |  |



### **HCP Picture Checksum cldx2**

| <b>HCP PICTURE</b> | <b>CHECKSUM</b> | CIDX2 - | HCP I | <b>Picture</b> | Checksum | cldx2 |
|--------------------|-----------------|---------|-------|----------------|----------|-------|
| <del>-</del>       | <del>-</del>    |         |       |                |          |       |

Register Space: MMIO: 0/2/0

Source: VideoCS

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1C2824h

Description: For VDBox0

Address: 1C6824h

Description: For VDBox1

Address: 1D2824h

Description: For VDBox2

Address: 1D6824h

Description: For VDBox3

Address: 1E2824h

Description: For VDBox4

Address: 1E6824h

Description: For VDBox5

Address: 1F2824h

Description: For VDBox6

Address: 1F6824h

Description: For VDBox7

• The HCP Picture Checksum cldx2 register reports the 32-bit unsigned picture checksum for cldx=2 calculated by the HCP hardware and whose algorithm is defined in Annex D of the HEVC standard specification.



# **HCP\_PICTURE\_CHECKSUM\_CIDX2** - **HCP Picture Checksum cldx2**

• This calculated value is updated at the end of the frame.

| DWord | Bit  | Description            |     |  |
|-------|------|------------------------|-----|--|
| 0     | 31:0 | Picture checksum cldx2 |     |  |
|       |      | Default Value:         | 0   |  |
|       |      | Format:                | U32 |  |



### **HCP PMU Status**

HCP\_PMU\_STATUS - HCP PMU Status

Register Space: MMIO: 0/2/0

Source: VideoCS

Size (in bits): 32 Trusted Type: 1

Address: 1C280Ch

Description: For VDBox0

Address: 1C680Ch

Description: For VDBox1

Address: 1D280Ch

Description: For VDBox2

Address: 1D680Ch

Description: For VDBox3

Address: 1E280Ch

Description: For VDBox4

Address: 1E680Ch

Description: For VDBox5

Address: 1F280Ch

Description: For VDBox6

Address: 1F680Ch

Description: For VDBox7

#### PMU counter overflow status.

• The HCP PMU Status register reports the overflow status of the HCP PMU Luma Cache Miss Counter, the HCP PMU Chroma cache Miss Counter and the HCP Frame Decode Active Counter.



#### **HCP PMU STATUS - HCP PMU Status** • It can be reset to 0H with the HCP\_PIPE\_MODE\_SELECT command. **DWord Bit Description** 0 31:3 Reserved Format: MBZ 2 **Event Counter Overflow - Frame Decode Active** RO Access: Format: U1 **Value Name** Counter overflow 0 Non-Active [Default] 1 **Event Counter Overflow - Chroma Cache Miss** Access: RO U1 Format: **Value** Name Counter overflow 0 Non-Active [Default] 0 **Event Counter Overflow - Luma Cache Miss** RO Access: U1 Format: **Value Name** Counter overflow

Non-Active [Default]

0



# **HCP Qp Status Count**

| HCP_QP_STATUS_COUNT - HCP Qp Status Count |       |  |        |                 |  |  |  |
|---|-------|--|--------|-----------------|--|--|--|
| Register S                                | pace: | MMIO: 0/2/0  |        |                 |  |  |  |
| Source:                                   |       | VideoCS  |        |                 |  |  |  |
| Access:                                   | RO    |  |        |                 |  |  |  |
| Size (in bits): 64                        |       |  |        |                 |  |  |  |
| Trusted Type: 1                           |       |  |        |                 |  |  |  |
| Address:                                  |       | 1E9C0h   |        |                 |  |  |  |
| DWord                                     | Bit   | Description  |        |                 |  |  |  |
| 0   | 31:24 | Reserved   |        |                 |  |  |  |
|   |       | Format:  | MBZ    |                 |  |  |  |
|   | 23:0  | Cumulative QP  | ı      |                 |  |  |  |
|   |       | Format:  | U24    |                 |  |  |  |
|   |       | Cumulative QP for all LCU of a Frame (Can be used for c            | omputi | ng average QP). |  |  |  |
| 1   | 31:15 | Reserved   |        |                 |  |  |  |
|   |       |  |        |                 |  |  |  |
|   |       | Format:  | MBZ    |                 |  |  |  |
|   | 14:8  | Frame Max CU QP  |        |                 |  |  |  |
|   |       |  |        |                 |  |  |  |
|   |       | Format:  |        | U7              |  |  |  |
|   |       | Valid Range: 0-51 for 8bit, 0-63 for 10bit and 0-75 for 12         | 2bit   |                 |  |  |  |
|   | 7     | Reserved   |        |                 |  |  |  |
|   |       |  |        |                 |  |  |  |
|   |       | Format:  | MBZ    |                 |  |  |  |
|   | 6:0   | Frame Min CU QP  |        |                 |  |  |  |
|   |       |  |        |                 |  |  |  |
|   |       | Format:  |        | U7              |  |  |  |
|   |       | Valid Range: 0-51 for 8bit and 0-63 for 10bit range 0-75 for 12bit |        |                 |  |  |  |
|   |       | Tange 0-73 for 12bit   |        |                 |  |  |  |



# **HCP Reported Bitstream Output CABAC Bin Count Register**

| HCP_CABAC_BIN_COUNT_FRAME - HCP Reported Bitstream Output CABAC Bin Count Register |  |                                      |             |   |  |  |
|--|--|--------------------------------------|-------------|---|--|--|
| Register   | Space  | e: MMIO: 0/2/0                       |             |   |  |  |
| Source:  |  | VideoCS                              |             |   |  |  |
| Access:  |  | RO                                   |             |   |  |  |
| Size (in b   | oits):   | 32                                   |             |   |  |  |
| Trusted <sup>1</sup>   | Туре:  | 1                                    |             |   |  |  |
| Address  |  | 1E9ACh                               |             |   |  |  |
| This reg   | ister s  | tores the count of number of bins pe | er frame.   |   |  |  |
| DWord  | Bit  |                                      | Description |   |  |  |
| 0  | 31:0   | HCP Cabac Bin Count                  |             |   |  |  |
|  |  | Default Value:                       |             | 0 |  |  |
|  |  | Format: U32                          |             |   |  |  |
|  | Total number of BINs in the bitstream output per frame from the encoder. This count is updated for every time the bin counter is incremented and its reset at image start. |                                      |             |   |  |  |



## **HCP Unit Done**

|                 | НС        | P_UNIT_ | DONE - HCP Unit Do | one      |   |
|-----------------|-----------|---------|--------------------|----------|---|
| Register Space: | MMIO: 0/2 | /0      |                    |          |   |
| Source:         | VideoCS   |         |                    |          |   |
| Access:         | RO        |         |                    |          |   |
| Size (in bits): | 32        |         |                    |          |   |
| Trusted Type:   | 1         |         |                    |          |   |
| Address:        | 1E9D8h    |         |                    |          |   |
| DWord           |           | Bit     | Desc               | cription |   |
| 0               |           | 31:26   | Reserved           |          |   |
|                 |           |         | Format:            | MBZ      |   |
|                 |           | 25      | Reserved           | _        |   |
|                 |           |         |                    |          |   |
|                 |           | 24      | HFC unit Done      |          |   |
|                 |           |         |                    |          |   |
|                 |           |         | Format:            | U1       |   |
|                 |           | 23      | HSF unit Done      | ,        |   |
|                 |           |         |                    |          |   |
|                 |           |         | Format:            | U1       |   |
|                 |           | 22      | VHLF unit Done     |          |   |
|                 |           |         |                    |          |   |
|                 |           |         | Format:            | U1       |   |
|                 |           | 21      | HHLF unit Done     |          |   |
|                 |           |         |                    |          |   |
|                 |           |         | Format:            | U1       |   |
|                 |           | 20      | HED unit Done      |          | 1 |
|                 |           |         |                    |          |   |
|                 |           |         | Format:            | U1       |   |
|                 |           | 19      | HVD unit Done      |          |   |
|                 |           |         |                    |          |   |
|                 |           |         | Format:            | U1       |   |
|                 |           | 18      | HPP unit Done      |          |   |
|                 |           |         |                    |          |   |



| HCP_UNIT_DONE - HCP Unit Done |                       |      |  |  |  |
|-------------------------------|-----------------------|------|--|--|--|
| TICF_ONTI_I                   | Format:               | U1   |  |  |  |
| 17                            | HMC unit Done         | 01   |  |  |  |
| 17                            | Tivic dilit Dolle     |      |  |  |  |
|                               | Format:               | U1   |  |  |  |
| 16                            | HIT unit Done         |      |  |  |  |
|                               |                       |      |  |  |  |
|                               | Format:               | U1   |  |  |  |
| 15                            | HPR unit Done         |      |  |  |  |
|                               | Farmat.               | 1111 |  |  |  |
|                               | Format:               | U1   |  |  |  |
| 14                            | HFE unit Done         |      |  |  |  |
|                               | Format:               | U1   |  |  |  |
| 13                            | HBE unit Done         |      |  |  |  |
|                               |                       |      |  |  |  |
|                               | Format:               | U1   |  |  |  |
| 12                            | HMXF unit Done        |      |  |  |  |
|                               |                       |      |  |  |  |
|                               | Format:               | U1   |  |  |  |
| 11                            | HMXB unit Done        |      |  |  |  |
|                               | Format:               | U1   |  |  |  |
| 10:9                          | Reserved              | UI   |  |  |  |
| 10:9                          | reserved              |      |  |  |  |
| 8                             | VNC unit done         |      |  |  |  |
|                               |                       |      |  |  |  |
|                               | Format:               | U1   |  |  |  |
| 7                             | VNE unit done         |      |  |  |  |
|                               |                       |      |  |  |  |
|                               | Format:               | U1   |  |  |  |
| 6                             | HSAO Unit Done        |      |  |  |  |
|                               | Format:               | U1   |  |  |  |
| 5                             |                       | UT   |  |  |  |
| 5                             | HLC unit done Format: | U1   |  |  |  |
|                               | . 5111160             | [~.  |  |  |  |



| HCP_UNIT_DONE - HCP Unit Done |   |               |    |  |  |  |
|-------------------------------|---|---------------|----|--|--|--|
|                               | 4 | HLE unit done |    |  |  |  |
|                               |   | Format:       | U1 |  |  |  |
|                               | 3 | HFQ unit done |    |  |  |  |
|                               |   | Format:       | U1 |  |  |  |
|                               | 2 | HFT unit done |    |  |  |  |
|                               |   | Format:       | U1 |  |  |  |
|                               | 1 | HRS unit done |    |  |  |  |
|                               |   | Format:       | U1 |  |  |  |
|                               | 0 | HPO unit done |    |  |  |  |
|                               |   | Format:       | U1 |  |  |  |



## **HDC Mode Control Register**

HDC\_MODE - HDC Mode Control Register

Register Space: MMIO: 0/2/0

Source: BSpec
Access: WO
Size (in bits): 32

Address: 0E5F4h

Name: HDC Mode Control Register

ShortName: HDC\_MODE

Mode controls for Shared Function Data Port accesses.

#### **Programming Notes**

The register is write-only from LRI command. However, it is readable for context save.

another HDC to an address being used by this HDC.

| DWord           | Bit   |                        |   | Description                   |                                  |  |  |
|-----------------|---|------------------------|---|-------------------------------|----------------------------------|--|--|
| 0               | 31:16   | Mask Bits              | •   |                               |                                  |  |  |
|                 |   | Default Val            | ue:   |                               | 0000h                            |  |  |
|                 |   | Format: Mask           |   |                               |                                  |  |  |
|                 |   | Must be set            | et to modify corresponding bit in Bits 15:0. (All implemented bits) |                               |                                  |  |  |
|                 | 15:12 Reserved  |                        |   |                               |                                  |  |  |
|                 |   | Format:                |   |                               | MBZ                              |  |  |
| 11 HDC L1 Cache |   |                        |   |                               |                                  |  |  |
| Format: Disable |   |                        |   |                               |                                  |  |  |
|                 | When set, disables the HDC private L1 cache. When clear, enables the HDC private L2 cache. The HDC L1 cache does not keep codata, URB data, nor data written to the L2 cache. |                        |   |                               |                                  |  |  |
|                 |   | Value Name Description |   |                               |                                  |  |  |
|                 |   | 0h                     | Enable [Default]  | Enable use of L1 cache by HDC |                                  |  |  |
|                 |   | 1h                     | Disable   | Disable use of                | L1 cache by HDC                  |  |  |
|                 | Programming Notes   |                        |   |                               | <b>2</b> 5                       |  |  |
|                 |   | The HDC L1             | I cache is a read-only cache an                                     | nd is NOT cohere              | ent with L2 cache. Software must |  |  |

manage the coherency by invalidating this L1 cache when L2 data has been written through

**TRTTE** 

10



## **HDC\_MODE - HDC Mode Control Register** Default Value: 0h **Fnable** Format: If this control is set, then every data port virtual address is checked against TRVADV to determine if the access will be translated through the Tiled Resources Translation Table (TRTT). Accesses made during the SIP routine for Context Save/Restore always bypass the TRTT, regardless of the setting of this control. **Programming Notes** To enable Tiled Resources, the context must program both this MMIO to enable TRTT and the corresponding L3 TRTT MMIO registers. 9:6 **TRVADV** Default Value: 0h U4 Format: If TRTTE in this register is enabled and if the Virtual Address [47:44] matches this value, then the virtual address is looked up in the Tiled Resources Translation Table (TRTT). 5 **Force Fault and Stream on Non-Coherent** Enable Format: When set, handle all page faults on non-coherent Data Cache Data Port accesses as Fault-and-Stream (when Fault-and-Stream page fault mode is selected in the context). When this control is not set, page faults on non-coherent, non-TRTT accesses are handled as Fault-and-Halt. Regardless of the setting of this control, all SIP accesses during Context Save/Restore are forced to be non-coherent, and page faults are handled as Fault-and-Halt. **Value Name** 0h Force Disabled [Default] 1h Force Enabled **Programming Notes** The disabled setting is the legacy behavior. When page faults occur, GPU performance and preemption latencies will be better with this set. **Force Non-Coherent** Force all Data Cache Data Port access to be Non-Coherent (virtual addresses) and non-faultable regardless of the surface state or binding table index.



## **HDC\_MODE - HDC Mode Control Register**

| _ |                  |                          |   |  |
|---|------------------|--------------------------|---|--|
|   | Value            | Name                     | Description                                     |  |
|   | 0h               | Force Disabled [Default] | Access Coherence Computed Normally              |  |
|   | 1h Force Enabled |                          | Accesses are all Non-Coherent and Non-Faultable |  |

#### **Programming Notes**

Only change this mode after a pipeflush and cache flush (all threads and their all accesses completed).

Do not use **Force Non-Coherent** with Tiled Resources that return NULL pages. Tile Resources are only supported in with coherent cache mode.

#### Restriction

The **Force Non-Coherent** setting must follow the setting of the page fault mode: clear when Fault-and-Stream, and optionally set when Fault-and-Halt. But when in Fault-and-Halt mode, only non-coherent accesses are allowed.

Coherent accesses require Fault-and-Stream mode be enabled to handle a rare condition with TLB invalidation during page fault handling.

Do not set **Force Non-Coherent** when the Gen system is in Fault-and-Stream page fault mode, the results are undefined.

3 **Reserved** 

| Format: MBZ |     |      |     |
|-------------|-----|------|-----|
|             | For | mat: | MBZ |

2:0 **Reserved** 

| Ι. |         |     |
|----|---------|-----|
|    | Format: | MBZ |



### **HDPORT STATE**

### **HDPORT STATE**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: RO
Size (in bits): 32

Address: 45050h-45053h
Name: HDPORT State
ShortName: HDPORT STATE

Power: PG0 Reset: soft

This register is used to indicate when display resources have been pre-empted by hardware for the HDPORT feature. The usage is set during boot, before BIOS or software is active.

The list of DPLLs and DDIs in this register many not accurately reflect the total number of DPLLs and DDIs supported by display engine. HDPORT will not use any DPLL or DDI not listed here. It will not use any DPLL or DDI that is listed here, but not supported by the particular product or SKU.

#### **Programming Notes**

HDPORT is a client of the typeC ports and is handled by the typeC flows so display software does not need to consider the HDPORT state.

| DWord | Bit   | Description                                       |                       |  |  |  |  |
|-------|-------|---|-----------------------|--|--|--|--|
| 0     | 31:16 | Reserved  |                       |  |  |  |  |
|       |       | Format:   | MBZ                   |  |  |  |  |
|       | 15    | DPLL2 Used This field indicates whether DPLL 2 is | being used by HDPORT. |  |  |  |  |
|       |       | Value   | Name                  |  |  |  |  |
|       |       | 0b  | Not used              |  |  |  |  |
|       |       | 1b  | Used                  |  |  |  |  |
|       | 14    | DPLL3 Used  |                       |  |  |  |  |
|       |       | This field indicates whether DPLL 3 is            | being used by HDPORT. |  |  |  |  |
|       |       | Value   | Name                  |  |  |  |  |
|       |       | 0b  | Not used              |  |  |  |  |
|       |       | 1b  | Used                  |  |  |  |  |
|       | 13    | DPLL1 Used  |                       |  |  |  |  |
|       |       | being used by HDPORT.                             |                       |  |  |  |  |
|       |       | Value   | Name                  |  |  |  |  |
|       |       | 0b  | Not used              |  |  |  |  |



|        | HDPORT_STATE   |          |  |  |
|--------|--|----------|--|--|
|        | 1b   | Used     |  |  |
| 12     | DPLL0 Used This field indicates whether DPLL 0 is being        |          | used by HDPORT.                        |  |
|        | Value  |          | Name                                   |  |
|        | 0b   | Not us   | sed                                    |  |
|        | 1b   | Used     |  |  |
| 11     | Spare 11   |          |  |  |
| 10     | Spare 10   |          |  |  |
| 9      | Spare 9  |          |  |  |
|        | HDPORT.  | DI D) is | ) is being used in HDMI or DP mode by  |  |
|        | Value  |          | Name                                   |  |
|        | 0b   |          | DP                                     |  |
|        | 1b   |          | HDMI                                   |  |
| 7      | <b>DDI3 Used</b> This field indicates whether DDI 3 (DDI D) i  |          |  |  |
|        | Value  |          | Name                                   |  |
|        | 0b   | Not us   | sed                                    |  |
|        | 1b   | Used     |  |  |
|        | <b>DDI2 Type</b> This field indicates whether DDI 2 (D HDPORT. | DI C) is | being used in HDMI or DP mode by       |  |
|        | Value  |          | Name                                   |  |
| 0b     |  |          | DP                                     |  |
|        | 1b   |          | HDMI                                   |  |
| 5      | <b>DDI2 Used</b> This field indicates whether DDI 2 (DDI C)    |          | .) is being used by HDPORT.            |  |
|        | Value  |          | Name                                   |  |
| 0b Not |  |          | Not used                               |  |
|        | 1b Used  |          | t e                                    |  |
|        | <b>DDI1 Type</b> This field indicates whether DDI 1 (D mode.   | DI B) is | being used by the HDPORT in HDMI or DP |  |
|        | Value  |          | Name                                   |  |
|        | 0b   |          | DP                                     |  |
|        | 1b   |          | HDMI                                   |  |



|   | HDPORT_STATE   |       |  |  |  |
|---|--|-------|--|--|--|
| 3 | <b>DDI1 Used</b> This field indicates whether DDI 1 (DDI B) is being used by HDPORT.                 |       |  |  |  |
|   | Value  |       | Name                                       |  |  |
|   | 0b Not u   |       | t used                                     |  |  |
|   | 1b Used  |       | 1  |  |  |
| 2 | DDI0 Type This field indicates whether DDI 0 (DDI A and DDI E) is being used in HDMI or D by HDPORT. |       | nd DDI E) is being used in HDMI or DP mode |  |  |
|   | Value  |       | Name                                       |  |  |
|   | 0b   |       | DP   |  |  |
|   | 1b   |       | HDMI                                       |  |  |
| 1 | DDI0 Used This field indicates whether DDI 0 (DDI A a  |       | nd DDI E) is being used by HDPORT.         |  |  |
|   | Value  |       | Name                                       |  |  |
|   | 0b Not used  |       | sed  |  |  |
|   | 1b Used  |       | ed   |  |  |
| 0 | HDPORT Enabled This field indicates whether HDPORT is enabled.                                       |       |  |  |  |
|   | Value  |       | Name                                       |  |  |
|   | 0b   | Disab | oled                                       |  |  |
|   | 1b   | Enab  | led  |  |  |



## **HEVC Local APIC Retry Vector**

## **HEVC\_LAPIC\_RETRY\_VECT - HEVC Local APIC Retry Vector**

Register Space: MMIO: 0/2/0 Source: VideoCS

Access: RO Size (in bits): 32

Address: 0D594h

Holds the 4 last retry interrupt vectors. The retry vector register holds the last 4 values acknowledged as an interrupt retry. Retries are errors in hardware and are not expected. No interrupt is actually retried, and the interrupt stimulus will be lost if a retry occurs. The system will hang eventually. A 2-bit counter (starting at reset value of 0) is used to point to the slot/byte location from which to load the next retry vector (into the 4 available slots) in sequence. This means if a 5th retry vector shows up, it will be loaded into slot 0 again (as the counter wraps around), over-writing the retry vector which existed there in slot\_0.

| DWord | Bit   | Description   |    |
|-------|-------|---------------|----|
| 0     | 31:24 | Vector Slot 3 |    |
|       |       | Format:       | U8 |
|       | 23:16 | Vector Slot 2 | _  |
|       |       | Format:       | U8 |
|       | 15:8  | Vector Slot 1 |    |
|       |       | Format:       | U8 |
|       | 7:0   | Vector Slot 0 |    |
|       |       | Format:       | U8 |



## **HOTPLUG\_CTL**

| Register Space: MMIO: 0/2/0  Source: BSpec Access: R/W Size (in bits): 32  Address: 44030h-44033h Name: Thunderbolt Hot Plug Control ShortName: TBT_HOTPLUG_CTL Power: PG0 Reset: soft  Address: 44038h-4403Bh Name: Type-C Hot Plug Control ShortName: TC_HOTPLUG_CTL Power: PG0 Reset: soft  Dword Bit Description  O 31  Port8 HPD Enable  Value Name  Ob Disable Ib Enable                           |          |  |  |  |
|--|----------|--|--|--|
| Access: R/W Size (in bits): 32  Address: 44030h-44033h Name: Thunderbolt Hot Plug Control ShortName: PG0 Reset: soft  Address: 44038h-44038h Name: Type-C Hot Plug Control ShortName: TC_HOTPLUG_CTL Power: PG0 Reset: soft  Address: 44038h-4403Bh Name: Type-C Hot Plug Control ShortName: TC_HOTPLUG_CTL Power: PG0 Reset: soft  DWord Bit Description  0 31  Port8 HPD Enable  Value Name Ob Disable |          |  |  |  |
| Access: R/W Size (in bits): 32  Address: 44030h-44033h Name: Thunderbolt Hot Plug Control ShortName: TBT_HOTPLUG_CTL Power: PG0 Reset: soft  Address: 44038h-44038h Name: Type-C Hot Plug Control ShortName: TC_HOTPLUG_CTL Power: PG0 Reset: soft  DWord Bit Description  0 31  Port8 HPD Enable  Value Name  Name  Name  Ob Disable  |          |  |  |  |
| Size (in bits): 32  Address: 44030h-44033h Name: Thunderbolt Hot Plug Control ShortName: TBT_HOTPLUG_CTL Power: PG0 Reset: soft  Address: 44038h-44038h Name: Type-C Hot Plug Control ShortName: TC_HOTPLUG_CTL Power: PG0 Reset: soft  DWord Bit Description  O 31  Port8 HPD Enable  Value Name  Ob Disable  |          |  |  |  |
| Address: 44030h-44033h Name: Thunderbolt Hot Plug Control ShortName: TBT_HOTPLUG_CTL Power: PG0 Reset: soft  Address: 44038h-44038h Name: Type-C Hot Plug Control ShortName: TC_HOTPLUG_CTL Power: PG0 Reset: soft  DWord Bit Description  O 31 Port8 HPD Enable Value Name Ob Disable   |          |  |  |  |
| Name: Thunderbolt Hot Plug Control ShortName: TBT_HOTPLUG_CTL Power: PG0 Reset: soft  Address: 44038h-4403Bh Name: Type-C Hot Plug Control ShortName: TC_HOTPLUG_CTL Power: PG0 Reset: soft  DWord Bit Description  0 31 Port8 HPD Enable Value Name  Ob Disable   |          |  |  |  |
| ShortName: TBT_HOTPLUG_CTL Power: PG0 Reset: soft  Address: 44038h-4403Bh Name: Type-C Hot Plug Control ShortName: TC_HOTPLUG_CTL Power: PG0 Reset: soft  DWord Bit Description  0 31 Port8 HPD Enable Value Name  0b Disable  |          |  |  |  |
| Power: PG0 Reset: soft  Address: 44038h-4403Bh Name: Type-C Hot Plug Control ShortName: TC_HOTPLUG_CTL Power: PG0 Reset: soft  DWord Bit Description  0 31 Port8 HPD Enable Value Name Ob Disable  | -        |  |  |  |
| Reset: soft  Address: 44038h-4403Bh  Name: Type-C Hot Plug Control  ShortName: TC_HOTPLUG_CTL  Power: PG0  Reset: soft  DWord Bit Description  0 31 Port8 HPD Enable  Value Name  Ob Disable   | PLUG_CTL |  |  |  |
| Address: 44038h-4403Bh  Name: Type-C Hot Plug Control  ShortName: TC_HOTPLUG_CTL  Power: PG0  Reset: soft  DWord Bit Description  0 31 Port8 HPD Enable  Value Name  0b Disable  |          |  |  |  |
| Name: Type-C Hot Plug Control ShortName: TC_HOTPLUG_CTL Power: PG0 Reset: soft  DWord Bit Description  0 31 Port8 HPD Enable Value Name 0b Disable   |          |  |  |  |
| ShortName: TC_HOTPLUG_CTL Power: PG0 Reset: soft  DWord Bit Description  0 31 Port8 HPD Enable  Value Name 0b Disable  |          |  |  |  |
| Power: PG0 Reset: soft  DWord Bit Description  0 31 Port8 HPD Enable  Value Name  0b Disable   |          |  |  |  |
| Reset: soft  DWord Bit Description  0 31 Port8 HPD Enable  Value Name  0b Disable  |          |  |  |  |
| DWord Bit Description  O 31 Port8 HPD Enable  Value Name  Ob Disable   |          |  |  |  |
| 0 31 Port8 HPD Enable  Value Name  Ob Disable  |          |  |  |  |
| ValueName0bDisable   |          |  |  |  |
| 0b Disable   |          |  |  |  |
|  |          |  |  |  |
| 1b Enable  |          |  |  |  |
|  |          |  |  |  |
| 30 Reserved  |          |  |  |  |
| 29:28 Port8 HPD Status   |          |  |  |  |
| Access: R/WC   |          |  |  |  |
|  |          |  |  |  |
| Value Name   |          |  |  |  |
| 00b Hot plug event not detected  |          |  |  |  |
| 01b Short pulse detected   |          |  |  |  |
| 10b Long pulse detected  |          |  |  |  |
| 11b Short and long pulses detected   |          |  |  |  |
| 27 Port7 HPD Enable  |          |  |  |  |
| Value Name   |          |  |  |  |
| 0b Disable   |          |  |  |  |
| 1b Enable  |          |  |  |  |



|                                 |                                 | -                       | HOTPLUG_CTL                        |            | • |
|---------------------------------|---------------------------------|-------------------------|------------------------------------|------------|---|
|                                 | 26                              | Reserved                |                                    |            |   |
|                                 | 25:24                           | Port7 HPD Status        |                                    |            |   |
|                                 |                                 | Access:                 |                                    | R/WC       |   |
|                                 |                                 |                         |                                    |            |   |
|                                 |                                 | Value                   |                                    | Name       |   |
|                                 |                                 | 00b                     | Hot plug event not de              | etected    |   |
|                                 |                                 | 01b                     | Short pulse detected               |            |   |
|                                 |                                 | 10b                     | Long pulse detected                |            |   |
|                                 |                                 | 11b                     | Short and long pulses              | detected   |   |
| 23 Port6 HPD En                 |                                 |                         |                                    |            |   |
|                                 |                                 |                         | Value                              | Name       |   |
|                                 |                                 | 0b                      |                                    | Disable    |   |
|                                 |                                 | 1b                      |                                    | Enable     |   |
|                                 | 22                              | Reserved                |                                    |            |   |
|                                 | 21:20                           | Port6 HPD Status        |                                    |            |   |
|                                 |                                 | Access: R/WC            |                                    |            |   |
|                                 |                                 | Value                   |                                    | Name       |   |
|                                 | 00b Hot plug event not detected |                         |                                    |            |   |
|                                 |                                 | 01b                     | Short pulse detected               |            |   |
|                                 |                                 | 10b                     | Long pulse detected                |            |   |
|                                 |                                 | 11b                     | Short and long pulses              | s detected |   |
|                                 | 19                              | Port5 HPD En            |                                    |            |   |
|                                 |                                 |                         | Value                              | Name       |   |
|                                 |                                 | 0b                      |                                    | Disable    |   |
|                                 |                                 | 1b                      |                                    | Enable     |   |
| 18 Reserved                     |                                 |                         |                                    |            |   |
|                                 | 17:16                           | 6 Port5 HPD Status      |                                    |            |   |
|                                 |                                 | Access: R/WC            |                                    |            |   |
|                                 |                                 | Value                   |                                    |            |   |
|                                 |                                 |                         | Name                               |            |   |
| 00b Hot plug event not detected |                                 | etected                 |                                    |            |   |
| 01b Short pulse detected        |                                 |                         |                                    |            |   |
|                                 |                                 | 10b Long pulse detected |                                    |            |   |
|                                 |                                 | <u> </u>                | 11b Short and long pulses detected |            |   |
|                                 | 15                              | Port4 HPD Enable        |                                    |            |   |



|     |                | HOTPLUG_CTL                               |            |  |  |
|-----|----------------|---|------------|--|--|
|     |                | Value                                     | Name       |  |  |
|     | 0b             |   | Disable    |  |  |
|     | 1b             |   | Enable     |  |  |
| 14  | 4 Reserved     |   |            |  |  |
| 13: | 12 Port4 HPD S | tatus                                     |            |  |  |
|     | Access:        |   | R/WC       |  |  |
|     | Value          |   | Nama       |  |  |
|     | Value<br>00b   | List plus syent pat d                     | Name       |  |  |
|     | 01b            | Hot plug event not d Short pulse detected |            |  |  |
|     | 10b            | Long pulse detected                       |            |  |  |
|     | 11b            | Short and long pulse                      | s detected |  |  |
| 1   | <u> </u>       | <u> </u>                                  | 3 detected |  |  |
|     | PORTS HPD E    | Value                                     | Name       |  |  |
|     | 0b             | Value                                     | Disable    |  |  |
|     | 1b             |   | Enable     |  |  |
| 10  |                |   |            |  |  |
| 9:  | +              | tatus                                     |            |  |  |
|     | Access:        |   | R/WC       |  |  |
|     |                |   |            |  |  |
|     | Value          |   | Name       |  |  |
|     | 00b            | Hot plug event not d                      | etected    |  |  |
|     | 01b            | Short pulse detected                      |            |  |  |
|     | 10b            | Long pulse detected                       |            |  |  |
|     | 11b            | Short and long pulse                      | s detected |  |  |
| 7   | Port2 HPD E    |   |            |  |  |
|     |                | Value                                     | Name       |  |  |
|     | 0b             |   | Disable    |  |  |
|     | 1b             |   | Enable     |  |  |
| 6   | Reserved       |   |            |  |  |
| 5:  |                | tatus                                     | 1          |  |  |
|     | Access:        |   | R/WC       |  |  |
|     | Value          |   | Name       |  |  |
|     | 00b            | Hot plug event not d                      |            |  |  |
|     | 01b            | Short pulse detected                      |            |  |  |
|     | 0.10           | Short paise detected                      |            |  |  |



|     | F             | HOTPLUG_CTL           |         |      |
|-----|---------------|-----------------------|---------|------|
|     | 10b           | Long pulse detected   |         |      |
|     | 11b           | Short and long pulses | detect  | red  |
| 3   | Port1 HPD En  | able                  | 1       |      |
|     |               | Value                 |         | Name |
|     | 0b            |                       | Disabl  | e    |
|     | 1b            |                       | Enable  | 2    |
| 2   | Reserved      |                       |         |      |
| 1:0 | Port1 HPD Sta | atus                  |         |      |
|     | Access:       |                       |         | R/WC |
|     |               |                       |         |      |
|     | Value         |                       |         | Name |
|     | 00b           | Hot plug event not de | etected |      |
|     | 01b           | Short pulse detected  |         |      |
|     | 10b           | Long pulse detected   |         |      |
|     | 11b           | Short and long pulses | detect  | red  |



### **HS Invocation Counter**

**HS\_INVOCATION\_COUNT - HS Invocation Counter** 

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02300h

Name: HS Invocation Counter ShortName: HS\_INVOCATION\_COUNT

This register stores the number of patch objects processed by the HS unit. E.g., A PATCHLIST\_2 topology with 6 vertices would cause this counter to increment by 3 (there are 3 2-vertex patch objects in that topology). This register is part of the context save and restore.

| <b>DWord</b> | Bit   | Description   |
|--------------|-------|---|
| 0            | 63:32 | HS Invocation Count UDW   |
|              |       | Number of patch objects processed by the HS stage. Updated only when HS Enable and HS Statistics Enable are set in 3DSTATE_HS |
|              | 31:0  | HS Invocation Count LDW   |
|              | 56    | Number of patch objects processed by the HS stage. Updated only when HS Enable and HS Statistics Enable are set in 3DSTATE_HS |



### **IA Vertices Count**

**IA VERTICES COUNT - IA Vertices Count** 

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02310h-02317h
Name: IA Vertices Count

ShortName: IA\_VERTICES\_COUNT\_RCSUNIT\_BE\_GEOMETRY

Address: 18310h-18317h

Name: IA Vertices Count

ShortName: IA\_VERTICES\_COUNT\_POCSUNIT\_BE\_GEOMETRY

Address: 02310h-02317h
Name: IA Vertices Count

ShortName: IA\_VERTICES\_COUNT\_RCSUNIT\_BE

Address: 18310h-18317h
Name: IA Vertices Count

ShortName: IA\_VERTICES\_COUNT\_POCSUNIT\_BE

This register stores the count of vertices processed by VF. This register is part of the context save and restore.

| DWord | Bit   | Description   |
|-------|-------|---|
| 0     | 63:32 | IA Vertices Count Report UDW  |
|       |       | Total number of vertices fetched by the VF stage. This count is updated for every input vertex as |
|       |       | long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)     |
|       | 31:0  | IA Vertices Count Report LDW  |
|       |       | Total number of vertices fetched by the VF stage. This count is updated for every input vertex as |
|       |       | long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)     |



# **IDI Cacheable Register**

|             |        | IDICA - IDI               | Cacheable Register      |   |
|-------------|--------|---------------------------|-------------------------|---|
| Register S  | Брасе: | MMIO: 0/2/0               | _                       |   |
| Source:     |        | BSpec                     |                         |   |
| Size (in bi | ts):   | 32                        |                         |   |
| Address:    |        | 09014h                    |                         |   |
| Cacheabl    | е      |                           |                         |   |
| DWord       | Bit    |                           | Description             |   |
| 0           | 31:30  | LLCWBCA                   |                         |   |
|             |        | Access:                   | R/W                     |   |
|             |        | NOTE - THIS SHOULD ALWAYS | S BE PROGRAMMED TO 00b. |   |
|             | 29:28  | LLCPRFOCA                 |                         |   |
|             |        | Access:                   | R/W                     |   |
|             |        | NOTE - THIS SHOULD ALWAYS | S BE PROGRAMMED TO 00b. |   |
|             | 27:26  | LLCPCCA                   |                         |   |
|             |        | Access:                   | R/W                     |   |
|             |        | NOTE - THIS SHOULD ALWAYS | S BE PROGRAMMED TO 00b. |   |
|             | 25:24  | LLCPDCA                   |                         |   |
|             |        | Access:                   | R/W                     |   |
|             |        | NOTE - THIS SHOULD ALWAYS | S BE PROGRAMMED TO 00b. |   |
|             | 23:22  | CLFCA                     |                         |   |
|             |        | Access:                   | R/W                     |   |
|             |        | NOTE - THIS SHOULD ALWAYS | S BE PROGRAMMED TO 00b. |   |
|             | 21:20  | POCA                      |                         |   |
|             |        | Access:                   | R/W                     |   |
|             |        | NOTE - THIS SHOULD ALWAYS | S BE PROGRAMMED TO 00b. |   |
|             | 19:18  | ITMCA                     |                         |   |
|             |        | Access:                   | R/W                     |   |
|             |        | NOTE - THIS SHOULD ALWAYS | S BE PROGRAMMED TO 00b. |   |
|             | 17:16  | WCILFCA                   |                         | 1 |
|             |        | Access:                   | R/W                     |   |
|             |        | NOTE - THIS SHOULD ALWAYS | S BE PROGRAMMED TO 00b. |   |



| 15:14 | WILCA   |   |  |
|-------|---|---|--|
|       | Access:   | R/W                                       |  |
|       | NOTE - THIS SHOULD ALWAYS   | BE PROGRAMMED TO 00b. CANNOT BE FLEXED.   |  |
| 3:12  | WCILCA  |   |  |
|       | Access:   | R/W                                       |  |
|       | NOTE - THIS SHOULD ALWAYS   | BE PROGRAMMED TO 00b. CANNOT BE FLEXED.   |  |
| 1:10  | WBMCA   |   |  |
|       | Access:   | R/W                                       |  |
|       | NOTE - THIS SHOULD ALWAYS   | BE PROGRAMMED TO 00b.                     |  |
| 9:8   | RFOCA   |   |  |
|       | Access:   | R/W                                       |  |
|       | NOTE - THIS SHOULD ALWAYS   | BE PROGRAMMED TO 00b.                     |  |
| 7:6   | PORINCA   |   |  |
|       | Access:   | R/W                                       |  |
|       | NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b.                           |   |  |
| 5:4   | PRDCA   |   |  |
|       | Access:   | R/W                                       |  |
|       | NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b.                           |   |  |
| 3:2   | DRDCA   |   |  |
|       | Access:   | R/W                                       |  |
|       |   | (so force feature is disabled) - Default. |  |
|       | 01b: Always drive 0.  |   |  |
|       | 10b: Always drive 1.<br>11b: Reserved.                                    |   |  |
|       | TTD. Neserveu.  |   |  |
| 1:0   | CRDCA   |   |  |
|       | Access:   | R/W                                       |  |
|       | 00b: Whatever the logic decides (so force feature is disabled) - Default. |   |  |
|       | 01b: Always drive 0.  |   |  |
|       | 10b: Always drive 1.<br>11b: Reserved.                                    |   |  |



# **IDI Control register**

|              |        | IDICR - ID   | I Control re          | egister                                      |  |
|--------------|--------|--|-----------------------|--|--|
| Register     | Space: |  |                       |  |  |
|              |        |  |                       |  |  |
| Source:      |        | BSpec  |                       |  |  |
| Size (in b   | oits): | 32   |                       |  |  |
| Address:     |        | 09008h   |                       |  |  |
| <b>DWord</b> | Bit    |  | Descriptio            | on   |  |
| 0            | 31     | IDICR Lock bit   | 1                     |  |  |
|              |        |  |                       |  |  |
|              |        | Access:  | R/W Lock              |  |  |
| -            | 30:24  | Spares   |                       |  |  |
|              |        | Access:  |                       | R/W  |  |
|              |        | ECO purposes and Reserved.   |                       |  |  |
| =            | 23:22  | Reserved   |                       |  |  |
|              |        |  |                       |  |  |
| =            | 21:16  | IDI HASH MASK  |                       |  |  |
|              |        | Access:  |                       | R/W  |  |
|              |        | IDI HASH MASK: When a correspor  | nding bit is set, the | address line going into HASH for CBO ID      |  |
|              |        | calculation is forced to logic0.   |                       |  |  |
|              |        | 21=> Address Bit[11]   |                       |  |  |
|              |        | 20=> Address Bit[10]<br>19=> Address Bit[9]  |                       |  |  |
|              |        | 18=> Address Bit[8]  |                       |  |  |
|              |        | 18=> Address Bit[8] 17=> Address Bit[7]  |                       |  |  |
|              |        | 17=> Address Bit[7] 16=> Address Bit[6]  |                       |  |  |
|              |        | Note: It is required for GFX Driver to set [19:16] to 1 when eDRAM configuration is enabled. |                       |  |  |
|              | 15     | GFX Data regulation  |                       |  |  |
|              |        |  |                       |  |  |
|              |        | Access:  | R/W Lock              |  |  |
|              |        | This bit is not used by MBGF unit f  | or any functionalit   | ty, hence made it as spare for ECO purposes. |  |
| =            | 14:10  | Reserved   |                       |  |  |
|              | 9      | MEM Push write enable  |                       |  |  |
|              |        | Access:  |                       | R/W  |  |
|              |        | Enables MemPushWrite usage on I  | DI for non-cacheal    | ble access that target eDRAM, but not LLC,   |  |



|     | IDICR - IDI Cor   | ntrol register  |  |
|-----|---|---|--|
|     | and are not Write Through. This opcode re<br>improves IDI BW when there is concurrent<br>0 = no MemPushWr<br>1 = allow MemPushWr  |   | nse, instead of two, which   |
| 8   | I2M Write Enable  |   |  |
|     | Access:   | R/W Lock  |  |
| 7   |   | N/ W LOCK   |  |
| '   | Snoop Request control  Default Value:   |   | 1b   |
|     | Access:   |   | R/W  |
|     | 1: Snoop is allowed only when there are no  | Pending response  | TO VV  |
|     | 0: Means after every 24 u2c response we a   | 2 .   | pypass.  |
| 6:4 | LRUHint   |   |  |
|     | Access:   | R/W   |  |
|     | 001b: If LRUHint is asserted from SQ with a send an LIcPrefData.  101b: If LRUHint is asserted from SQ with a send an LLCPrefCode command on the C2 010b: If LRUHint is asserted from SQ with a an LIcPrefRFO command on the C2U request command on the C2U request channel. If L chooses to send LIcPrefRFO command on 111b: If LRUHint is asserted from SQ with a command on the C2U request channel. If L chooses to send LIcPrefRFO command on the C2U request channel. If L chooses to send LIcPrefRFO command on the C2U request channel. | a read or write command, ID<br>U request channel.<br>A read/write command, IDI of<br>est channel.<br>A read, IDI dispatcher choos<br>RUHint is asserted from SQ<br>the C2U request channel.<br>A read, IDI dispatcher choos<br>RUHint is asserted from SQ | DI dispatcher chooses to<br>dispatcher chooses to send<br>es to send LIcPrefData<br>with a write, IDI dispatcher<br>es to send LLCPrefCode |
| 3   | RSVD  | l no  |  |
|     | Access:   | RO  |  |
| 2   | Resport 1 disable  Access:  0: Default value - Both the Response ports 1: Rsp Port1 Disable - Response Port1 is di  |   | d.   |
| 1:0 | SQ Grant Counter  |   |  |
| 1.0 | Default Value:  |   | 01b  |
|     | Access:   |   | R/W  |
|     | SQ grant counter - 2-bit grant counter for  | SQ requests   |  |



| IDICR - IDI Control register  |
|---|
| 00b: 1 grant.<br>01b: 2 grants.<br>10b: 4 grants.<br>11b: 8 grants. |



# **IDI Look up Register**

|            |        | IDILK2 -   | IDI Look up Register   |  |  |  |
|------------|--------|--|--|--|--|--|
| Register   | Space: | MMIO: 0/2/0  |  |  |  |  |
| C          |        | D.C.   |  |  |  |  |
| Source:    |        | BSpec  |  |  |  |  |
| Size (in b | oits): | 32   |  |  |  |  |
| Address:   |        | 08514h   |  |  |  |  |
| IDI Look   | up Re  | gister   |  |  |  |  |
| DWord      | Bit    |  | Description  |  |  |  |
| 0          | 31:30  | Spares   |  |  |  |  |
|            |        | Access:  | R/W Lock   |  |  |  |
|            | 29     | RSVD   |  |  |  |  |
|            |        | Access:  | RO   |  |  |  |
|            | 28     | Colloc bit for Slice 5   |  |  |  |  |
|            |        | Access:  | R/W Lock   |  |  |  |
|            |        | Co-located indicates that the  | Collocated Cbo should receive this request.                      |  |  |  |
|            | 27     | Direction bit for Slice 5  |  |  |  |  |
|            |        | Access:  | R/W Lock   |  |  |  |
|            |        | In Half ring uncore topologies this indicates if the   |  |  |  |  |
|            |        | 1: Going Up.   |  |  |  |  |
|            |        | 0: Going Down.   |  |  |  |  |
|            | 26     | Polarity bit for Slice 5   |  |  |  |  |
|            |        | Access:  | R/W Lock   |  |  |  |
|            |        | Polarity based on the current of   | ore Slice ID and the Destination Cbo ID - should this request be |  |  |  |
|            |        | sent to the rings in Even or Odd cycles (this is basically the Distance between the source and |  |  |  |  |
|            |        | destination).  |  |  |  |  |
|            |        | 1 - Even.<br>0 - Odd.  |  |  |  |  |
|            |        | u - Ouu.   |  |  |  |  |
|            | 25     | For Me for Slice 5   |  |  |  |  |
|            |        | Access:  | R/W Lock   |  |  |  |
|            |        | The next slice the Target of th  | s request (MyNeigbourld == DestCbold).                           |  |  |  |
|            | 24     | Spares2  |  |  |  |  |
|            |        | Access:  | R/W Lock   |  |  |  |
|            |        | Reserved for Slice 4.  |  |  |  |  |
|            |        |  |  |  |  |  |



| Colloc bit for Slice 4  Access: R/W Lock  Co-located indicates that the Collocated Cbo should receive this request.  22 Direction bit for Slice 4  Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  21 Polarity Bit for Slice 4  Access: R/W Lock Polarity based on the current core Slice ID and the Destination Cbo ID - should this request sent to the rings in Even or Odd cycles (this is basically the Distance between the source and destination). 1 - Even. 0 - Odd.  20 For Me bit for Slice 4  Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold).  19 Spare for Slice 3  Access: R/W Lock Reserved for Slice 3.  18 Colloc bit for Slice 3  Access: R/W Lock Co-located indicates that the Collocated Cbo should receive this request.  17 Direction bit for S3  Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  16 Polarity Bit for Slice 3  Access: R/W Lock |    |  |  |  |  |
|--|----|--|--|--|--|
| Co-located indicates that the Collocated Cbo should receive this request.    Co-located indicates that the Collocated Cbo should receive this request.   | 23 | Colloc bit for Slice 4   | law.   |  |  |
| Direction bit for Slice 4  Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  Polarity Bit for Slice 4  Access: R/W Lock Polarity based on the current core Slice ID and the Destination Cbo ID - should this request sent to the rings in Even or Odd cycles (this is basically the Distance between the source and destination). 1 - Even. 0 - Odd.  For Me bit for Slice 4  Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold).  Spare for Slice 3  Access: R/W Lock Reserved for Slice 3.  Colloc bit for Slice 3  Access: R/W Lock Co-located indicates that the Collocated Cbo should receive this request.  Direction bit for S3  Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.   |    |  |  |  |  |
| Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  21 Polarity Bit for Slice 4 Access: R/W Lock Polarity based on the current core Slice ID and the Destination Cbo ID - should this request sent to the rings in Even or Odd cycles (this is basically the Distance between the source and destination). 1 - Even. 0 - Odd.  20 For Me bit for Slice 4 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold).  3 Spare for Slice 3 Access: R/W Lock Reserved for Slice 3.  4 Access: R/W Lock Co-located indicates that the Collocated Cbo should receive this request.  4 Direction bit for S3 Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  |    | Co-located indicates that the  | Collocated Cbo should receive this request.                      |  |  |
| In Half ring uncore topologies this indicates if the  1: Going Up. 0: Going Down.  21  Polarity Bit for Slice 4  Access:    R/W Lock     Polarity based on the current core Slice ID and the Destination Cbo ID - should this request sent to the rings in Even or Odd cycles (this is basically the Distance between the source and destination). 1 - Even. 0 - Odd.  20   For Me bit for Slice 4     Access:   R/W Lock     The next slice the Target of this request (MyNeigbourld == DestCbold).  19   Spare for Slice 3     Access:   R/W Lock     Reserved for Slice 3     Access:   R/W Lock     Colloc bit for Slice 3     Access:   R/W Lock     Co-located indicates that the Collocated Cbo should receive this request.  17   Direction bit for S3     Access:   R/W Lock     In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  16   Polarity Bit for Slice 3  | 22 | Direction bit for Slice 4  |  |  |  |
| 1: Going Up. 0: Going Down.  21  Polarity Bit for Slice 4  |    | Access:  | R/W Lock   |  |  |
| Access:    R/W Lock  |    | 1: Going Up.   | this indicates if the  |  |  |
| Access: R/W Lock Polarity based on the current core Slice ID and the Destination Cbo ID - should this request sent to the rings in Even or Odd cycles (this is basically the Distance between the source and destination).  1 - Even. 0 - Odd.  20 For Me bit for Slice 4  Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold).  19 Spare for Slice 3  Access: R/W Lock Reserved for Slice 3.  18 Colloc bit for Slice 3  Access: R/W Lock Co-located indicates that the Collocated Cbo should receive this request.  17 Direction bit for S3  Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  16 Polarity Bit for Slice 3   | 21 | Polarity Bit for Slice 4   |  |  |  |
| sent to the rings in Even or Odd cycles (this is basically the Distance between the source and destination).  1 - Even. 0 - Odd.  20 For Me bit for Slice 4  Access:  The next slice the Target of this request (MyNeigbourld == DestCbold).  19 Spare for Slice 3  Access:  R/W Lock  Reserved for Slice 3.  20 Rolloc bit for Slice 3  Access:  R/W Lock  Co-located indicates that the Collocated Cbo should receive this request.  21 Direction bit for S3  Access:  R/W Lock  In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  22 For Me bit for Slice 4  R/W Lock  R/W Lock  R/W Lock  R/W Lock  R/W Lock  In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.   |    |  | R/W Lock   |  |  |
| Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold).  Spare for Slice 3 Access: R/W Lock Reserved for Slice 3.  Colloc bit for Slice 3 Access: R/W Lock Co-located indicates that the Collocated Cbo should receive this request.  Direction bit for S3 Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. O: Going Down.  Polarity Bit for Slice 3   |    | destination).<br>1 - Even.   | dd cycles (this is basically the Distance between the source and |  |  |
| The next slice the Target of this request (MyNeigbourld == DestCbold).  19 Spare for Slice 3  Access: R/W Lock Reserved for Slice 3  Access: R/W Lock Co-located indicates that the Collocated Cbo should receive this request.  17 Direction bit for S3  Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  16 Polarity Bit for Slice 3   | 20 | For Me bit for Slice 4   | 1  |  |  |
| 19 Spare for Slice 3 Access: R/W Lock Reserved for Slice 3 Access: R/W Lock Co-located indicates that the Collocated Cbo should receive this request.  17 Direction bit for S3 Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  16 Polarity Bit for Slice 3  |    | Access:  | R/W Lock   |  |  |
| Access: R/W Lock Reserved for Slice 3.  18 Colloc bit for Slice 3 Access: R/W Lock Co-located indicates that the Collocated Cbo should receive this request.  17 Direction bit for S3 Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  16 Polarity Bit for Slice 3   |    | The next slice the Target of this request (MyNeigbourld == DestCbold).   |  |  |  |
| Reserved for Slice 3.  18 Colloc bit for Slice 3  Access: R/W Lock  Co-located indicates that the Collocated Cbo should receive this request.  17 Direction bit for S3  Access: R/W Lock  In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  16 Polarity Bit for Slice 3  | 19 |  |  |  |  |
| Colloc bit for Slice 3  Access: R/W Lock Co-located indicates that the Collocated Cbo should receive this request.  Direction bit for S3  Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  Polarity Bit for Slice 3  | 19 |  | 1  |  |  |
| Access:  Co-located indicates that the Collocated Cbo should receive this request.  Direction bit for S3  Access:  R/W Lock  In Half ring uncore topologies this indicates if the 1: Going Up. O: Going Down.  Polarity Bit for Slice 3  | 19 | Access:  | R/W Lock   |  |  |
| Co-located indicates that the Collocated Cbo should receive this request.  17 Direction bit for S3  Access: R/W Lock  In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  16 Polarity Bit for Slice 3  | 19 | Access:  | R/W Lock   |  |  |
| 17 Direction bit for S3  Access: R/W Lock  In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  16 Polarity Bit for Slice 3   |    | Access: Reserved for Slice 3.  | R/W Lock   |  |  |
| Access:  In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  Polarity Bit for Slice 3  |    | Access: Reserved for Slice 3.  Colloc bit for Slice 3  Access:   | R/W Lock   |  |  |
| In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down.  Polarity Bit for Slice 3   |    | Access: Reserved for Slice 3.  Colloc bit for Slice 3  Access:   | R/W Lock   |  |  |
| 1: Going Up. 0: Going Down.  Polarity Bit for Slice 3  | 18 | Access: Reserved for Slice 3.  Colloc bit for Slice 3  Access: Co-located indicates that the   | R/W Lock   |  |  |
|  | 18 | Access: Reserved for Slice 3.  Colloc bit for Slice 3  Access: Co-located indicates that the  Direction bit for S3   | R/W Lock Collocated Cbo should receive this request.             |  |  |
| Access: R/W Lock   | 18 | Access: Reserved for Slice 3.  Colloc bit for Slice 3  Access: Co-located indicates that the  Direction bit for S3  Access: In Half ring uncore topologies 1: Going Up.                | R/W Lock Collocated Cbo should receive this request.  R/W Lock   |  |  |
|  | 17 | Access: Reserved for Slice 3.  Colloc bit for Slice 3  Access: Co-located indicates that the  Direction bit for S3  Access: In Half ring uncore topologies 1: Going Up. 0: Going Down. | R/W Lock Collocated Cbo should receive this request.  R/W Lock   |  |  |



|    | IDILK2 - IDI Lo   | ook up Register   |
|----|---|---|
|    | destination).<br>1 - Even.<br>0 - Odd.                                      |   |
| 15 | For Me Bit for Slice 3  |   |
|    | Access:   | R/W Lock  |
|    | The next slice the Target of this reques                                    | t (MyNeigbourld == DestCbold).  |
| 14 | Spare for Slice 2   |   |
|    | Access:   | R/W Lock  |
|    | Reserved for Slice 2.   |   |
| 13 | Colloc bit for Slice 2  |   |
|    | Access:   | R/W Lock  |
|    | Co-located indicates that the Collocate                                     | d Cbo should receive this request.  |
| 12 | Direction Bit for Slice 2   |   |
|    | Access:   | R/W Lock  |
|    | In Half ring uncore topologies this indic<br>1: Going Up.<br>0: Going Down. | ates if the   |
| 11 | Polarity Bit for Slice 2  |   |
|    | Access:   | R/W Lock  |
|    |   | ID and the Destination Cbo ID - should this request be (this is basically the Distance between the source and |
| 10 | For me Bit for Slice 2  |   |
|    | Access:   | R/W Lock  |
|    | The next slice the Target of this reques                                    | t (MyNeigbourld == DestCbold).  |
| 9  | Spare for Slice 1   |   |
|    | Access:   | R/W Lock  |
|    | Reserved for Slice 1.   |   |
| 8  | Colloc Bit for Slice 1  |   |
|    | Access:   | R/W Lock  |
|    | Co-located indicates that the Collocate                                     | d Cbo should receive this request.  |



| 1 | IDILK2   | - IDI Look up Register   |  |
|---|--|--|--|
|   |  |  |  |
| 7 | Direction Bit for Slice 1  | 1  |  |
|   | Access:  | R/W Lock   |  |
|   | In Half ring uncore topological: Going Up. 0: Going Down.              | es this indicates if the   |  |
| 6 | Polarity Bit for Slice 1   |  |  |
|   | Access:  | R/W Lock   |  |
|   |  | nt core Slice ID and the Destination Cbo ID - should this request be Odd cycles (this is basically the Distance between the source and             |  |
| 5 | For Me Bit for Slice 1   |  |  |
|   | Access:  | R/W Lock   |  |
|   | The next slice the Target of this request (MyNeigbourld == DestCbold). |  |  |
| 4 | Spare for Slice 0  |  |  |
|   | Access:  | R/W Lock   |  |
|   | Reserved for Slice 0.  |  |  |
| 3 | Colloc Bit for Slice 0   |  |  |
|   | Access:  | R/W Lock   |  |
|   | Co-located indicates that the  | ne Collocated Cbo should receive this request.   |  |
| 2 | Direction Bit in Slice0  |  |  |
|   | Access:  | R/W Lock   |  |
|   | Direction bit for Slice0:<br>In Half ring uncore topologic             | es this indicates if the request needs to be driven on the Up going (1) direction. For Full ring it indicates Clock-wise (1) or counter clock-wise |  |
| 1 | Polarity Bit for Slice 0   |  |  |
|   | Access:  | R/W Lock   |  |
|   | Polarity based on the curren   | of t core Slice ID and the Destination Cbo ID - should this request be Odd cycles (this is basically the Distance between the source and           |  |



|                         | IDILK2 - IDI Look up Register |  |          |
|-------------------------|-------------------------------|--|----------|
|                         |                               | 1 - Even.<br>0 - Odd.  |          |
| 0 For Me bit for Slice0 |                               |  |          |
|                         |                               | Access:  | R/W Lock |
|                         |                               | The next slice the Target of this request (MyNeigbourld == DestCbold). |          |



# **IDILook up Table register**

|   |         | IDILK1 - IDILoo                                     | k up Table register   |  |
|---|---------|---|---|--|
| Register                                      | Space:  |   |   |  |
|   |         |   |   |  |
| Source:                                       |         | BSpec   |   |  |
| Size (in b                                    | oits):  | 32  |   |  |
| Address:                                      |         | 08510h  |   |  |
| IDI Look                                      | c Up re | gister I  |   |  |
| <b>DWord</b>                                  | Bit     |   | Description   |  |
| 0   | 31:21   | Spares  |   |  |
|   |         | Access:   | R/W Lock  |  |
|   | 20:16   | GT Logical ID                                       |   |  |
|   |         | Access:   | R/W Lock  |  |
|   |         | Logical ID for GT.                                  |   |  |
|   | 15:14   | Spares1   |   |  |
|   |         | Access:   | R/W Lock  |  |
|   |         | Reserved for SA slice.                              |   |  |
|   | 13      | Colloc bit for SA Slice                             |   |  |
|   |         | Access:   | R/W Lock  |  |
|   |         | Co-located indicates that the Collocat              | ed Cbo should receive this request.   |  |
|   | 12      | Direction Bit for SA                                |   |  |
|   |         | Access:   | R/W Lock  |  |
| or the down (0<br>directions.<br>1: Going Up. |         | or the down (0) going ring direction. F directions. | or Full ring it indicates Clock-wise (1) or counter clock-wise  |  |
| 11  |         | Polarity bit for SA Slice                           |   |  |
|   |         | Access:   | R/W Lock  |  |
|   |         | I =   | e ID and the Destination Cbo ID - should this request be (this is basically the Distance between the source and |  |
|   |         |   |   |  |



|     | IDILK1 - IDILook up Table register  |  |  |  |  |  |
|-----|---|--|--|--|--|--|
| 10  | For Me bit for SA   |  |  |  |  |  |
|     | Access:   | R/W Lock   |  |  |  |  |
|     | The next slice the Target of this request (MyNeigbourld == DestCbold ).   |  |  |  |  |  |
| 9:5 | Number of LLC SA Slices   |  |  |  |  |  |
|     | Access:   | R/W Lock   |  |  |  |  |
|     | Number of Slice information in the system.  |  |  |  |  |  |
|     | This register contains the r  | This register contains the number of LLC cache slices on the RING. |  |  |  |  |
|     | Default: 0000b.   |  |  |  |  |  |
| 4:0 | Colocated Slice ID for GT   |  |  |  |  |  |
|     | Access:   | R/W Lock   |  |  |  |  |
|     | This register contains the ID of the slice that is servicing GT's co-located cycles. The default is for slice0 to service GT. |  |  |  |  |  |



### **IDI MESSAGES**

|                       |        | IDIMSG - IDI  | MESSAGES   |        |
|-----------------------|--------|---|--|--------|
| Register              | Space: | : MMIO: 0/2/0   |  |        |
| Source:<br>Size (in b | oite). | BSpec<br>32   |  |        |
| Address:              |        | 08500h  |  |        |
|                       |        |   |  |        |
| IDI Mes               | Bit    | egister<br>   | Description                                      |        |
| 0                     |        | Manie Dita  | Description                                      |        |
| U                     | 31.10  | Mask Bits Access:   | RO   |        |
|                       |        | Reserved.   |  |        |
|                       | 15:13  | RSVD  |  |        |
|                       |        | Access:   | RO   |        |
|                       | 12     | MCHECK COMPLETE   | 1  |        |
|                       |        | Access:   | R/W  |        |
|                       |        | iMPH writes to this bit to initiate MCHECK  | COMPLETE Routine (PPPE flow).                    |        |
|                       | 11     | Spare   |  |        |
|                       |        | Access:   | R/W  |        |
|                       |        | Spare Messaging Bit with self-clear.  |  |        |
|                       | 10     | MBC Busy ACK  |  |        |
|                       |        | Access:   | R/W  |        |
|                       |        | <ul><li>1 - Busy ACK from GPMunit(Non-Idle).</li><li>0 - Non Busy ACK from Gpmunit (Idle).</li><li>This bit is valid only if 26th Bit is set.</li></ul> |  |        |
|                       | 9      | Reserved  |  |        |
|                       | 8      | Reserved  |  |        |
|                       | 7      | RSVD  |  |        |
|                       |        | Access:   | RO   |        |
|                       | 6      | Request to Block IDI  |  |        |
|                       |        | Access:   | R/W  |        |
|                       |        | Block and Unblock IDI Request - usually d<br>22nd bit is set.<br>Block IDI - CPD Entry = 1.   | one during CPD Entry and Exits. This is valid or | nly if |



|   | Unblock IDI CPD Exit = 0.  |   |  |  |
|---|--|---|--|--|
|   | C. S. S. S. S. Z. K.   |   |  |  |
| 5 | RSVD   |   |  |  |
| 4 | Mbcunit Arbitration request/Release  | e ACK   |  |  |
|   | Access:  | R/W   |  |  |
|   | Arbitration request is sent during the I<br>This is valid only if 20th bit is set.<br>Arb req ack = 1.<br>Arb release ack = 0. | MAE update. The ack is received from GPMunit.       |  |  |
| 3 | IDI Shutdown request   |   |  |  |
|   | Access:  | R/W   |  |  |
|   | IDI Shutdown Request from GPM to N   | MBCunit. This is valid only if the 19th bit is set. |  |  |
| 2 | IDI Wakeup Message   |   |  |  |
|   | Access:  | R/W   |  |  |
|   | IDI wakeup message from PM to MBCunit. This is valid only if 18th bit is set.  |   |  |  |
| 1 | Credit Active De-assertreq ACK   |   |  |  |
|   | Access:  | R/W   |  |  |
|   | Credit Active De-assertreq ACK - GPMunit sends to the MBCunit.   |   |  |  |
|   | This is valid only if the 17th bit of this   | register is set.                                    |  |  |
| 0 | Boot Context Fetch Request   |   |  |  |
|   | Access:  | R/W   |  |  |
|   | Do Boot Context Fetch Message - from GPM   |   |  |  |
|   | This is valid only if the 16th bit of this   |   |  |  |



# **IDI Self Snoop Register**

| Register Space: MMIO: 0/2/0  Source: BSpec Size (in bits): 32  Address: 09018h  Cacheable  DWord Bit Description  0 31:30 LLCWBSNP  Access: R/W Lock  29:28 LLCPRFOSNP Access: R/W Lock  27:26 LLCPCSNP Access: R/W NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  27:26 LLCPCSNP Access: R/W NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  25:24 LLCPDSNP Access: R/W NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED. |                 | IDISLFSNP - IDI Se  | If Snoop Register                  |  |  |
|---|-----------------|---|------------------------------------|--|--|
| Size (in bits): 32  Address: 09018h  Cacheable  DWord Bit Description  0 31:30 LLCWBSNP  Access: R/W Lock  29:28 LLCPRFOSNP Access: R/W NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  27:26 LLCPCSNP Access: R/W NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  25:24 LLCPDSNP Access: R/W NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.   | Register Space: | MMIO: 0/2/0   |                                    |  |  |
| Size (in bits): 32  Address: 09018h  Cacheable  DWord Bit Description  0 31:30 LLCWBSNP  Access: R/W Lock  29:28 LLCPRFOSNP Access: R/W NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  27:26 LLCPCSNP Access: R/W NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  25:24 LLCPDSNP Access: R/W NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.   | Source:         | BSpec   |                                    |  |  |
| Address: 09018h  Cacheable  DWord Bit Description  31:30 LLCWBSNP  Access: R/W Lock  29:28 LLCPRFOSNP Access: R/W NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  27:26 LLCPCSNP Access: R/W NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  25:24 LLCPDSNP Access: R/W NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.   |                 |   |                                    |  |  |
| Cacheable  DWord Bit Description  31:30 LLCWBSNP  Access: R/W Lock  29:28 LLCPRFOSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  27:26 LLCPCSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  25:24 LLCPDSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  |                 |   |                                    |  |  |
| 131:30 LLCWBSNP    Access: R/W Lock   |                 |   |                                    |  |  |
| 131:30 LLCWBSNP    Access: R/W Lock   |                 |   | Description                        |  |  |
| 29:28 LLCPRFOSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  27:26 LLCPCSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  25:24 LLCPDSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  | 0 31:30         | LLCWBSNP  | ·                                  |  |  |
| 29:28 LLCPRFOSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  27:26 LLCPCSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  25:24 LLCPDSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  |                 |   |                                    |  |  |
| Access:  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  27:26  LLCPCSNP  Access:  R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  25:24  LLCPDSNP  Access:  R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  |                 | Access:   | R/W Lock                           |  |  |
| NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  27:26  LLCPCSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  25:24  LLCPDSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.   | 29:28           | LLCPRFOSNP  |                                    |  |  |
| 27:26 LLCPCSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  25:24 LLCPDSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  |                 | Access:   | R/W                                |  |  |
| Access:  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  25:24  LLCPDSNP  Access:  R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  |                 | NOTE - THIS SHOULD ALWAYS BE PRO                                  | OGRAMMED TO 00b. CANNOT BE FLEXED. |  |  |
| NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  25:24  LLCPDSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  | 27:26           | LLCPCSNP  |                                    |  |  |
| 25:24 LLCPDSNP  Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  |                 | Access:   | R/W                                |  |  |
| Access: R/W  NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.  |                 | NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED. |                                    |  |  |
| NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED.   | 25:24           | LLCPDSNP  |                                    |  |  |
|   |                 | Access:   | R/W                                |  |  |
| 23:22 <b>CLFCA</b>  |                 | NOTE - THIS SHOULD ALWAYS BE PRO                                  | OGRAMMED TO 00b. CANNOT BE FLEXED. |  |  |
|   | 23:22           | 2 CLFCA   |                                    |  |  |
|   |                 |   |                                    |  |  |
| Access: R/W Lock  |                 |   | R/W Lock                           |  |  |
| 21:20 <b>POCA</b>   | 21:20           | POCA  |                                    |  |  |
|   |                 |   |                                    |  |  |
| Access: R/W Lock  |                 |   | R/W Lock                           |  |  |
| 19:18 <b>ITMSNP</b>   | 19:18           | ITMSNP  |                                    |  |  |
| Access: R/W Lock  |                 | Access:   | R/W Lock                           |  |  |
| 17:16 WCILFSNP  | 17:16           | 5 WCILESNP  |                                    |  |  |
|   | 17.10           |   |                                    |  |  |
| Access: R/W Lock  |                 | Access:   | R/W Lock                           |  |  |



|       | IDISLFSNP - IDI Self Snoop Register   |   |  |  |  |
|-------|---|---|--|--|--|
| 15:14 | WILSNP  |   |  |  |  |
|       |   |   |  |  |  |
|       | Access:   | R/W Lock                                      |  |  |  |
| 13:12 | WCILSNP   |   |  |  |  |
|       |   |   |  |  |  |
|       | Access:   | R/W Lock                                      |  |  |  |
| 11:10 | 1:10 WBMSNP   |   |  |  |  |
|       |   |   |  |  |  |
|       | Access:   | R/W Lock                                      |  |  |  |
| 9:8   | RFOSNP  |   |  |  |  |
|       | A   | D AAV I I.                                    |  |  |  |
| 7.0   | Access:   | R/W Lock                                      |  |  |  |
| 7:6   | PORINSNP  |   |  |  |  |
|       | Access:   | R/W Lock                                      |  |  |  |
| 5:4   | PRDSNP  | TV VV LOCK                                    |  |  |  |
| 5.4   | Access:   | R/W   |  |  |  |
|       |   | LWAYS BE PROGRAMMED TO 00b. CANNOT BE FLEXED. |  |  |  |
|       |   |   |  |  |  |
| 3:2   | DRDSNP  |   |  |  |  |
|       |   |   |  |  |  |
|       | Access:   | R/W Lock                                      |  |  |  |
| 1:0   | CRDSP   |   |  |  |  |
|       | Access:   | R/W   |  |  |  |
|       | 00b: Whatever the logic decides (so force feature is disabled) - Default.<br>01b: Always drive 0. |   |  |  |  |
|       | 10b: Always drive 1.  |   |  |  |  |
|       | 11b: Reserved.  |   |  |  |  |
|       |   |   |  |  |  |



# **IDLE Messaging Register for Media5 Engine**

| MS  | G_II    | DLE_VCS5 - IDLE Messaging Regis                    | ster f | or Media5 Engine |
|---|---------|--|--------|------------------|
| Register  | Space:  | MMIO: 0/2/0  |        |                  |
|   |         |  |        |                  |
| Source: BSpec                                   |         |  |        |                  |
| Size (in bits): 32                              |         |  |        |                  |
| Address:  |         | 080CCh   |        |                  |
| Name: IDLE Messaging Register for Media5 Engine |         |  |        |                  |
| ShortNaı  | me:     | MSG_IDLE_VCS5                                      |        |                  |
| Register  | that is | s used for VDBOX5 communication with GPM           |        |                  |
| DWord   | Bit     | Description  |        |                  |
| 0   | 31:14   | Reserved   |        |                  |
|   |         | Access:  |        | RO               |
|   | 13      | Media Force Wake Request for Media Slice 3         |        |                  |
|   |         | Access:  | R/W    |                  |
|   |         | Media Slice 3 Force Wake Request                   |        |                  |
|   |         | 1'b0: Media Slice 3 can be powered down (default). |        |                  |
|   |         | 1'b1: Media Slice 3 cannot be powered down.        |        |                  |
|   | 12      | Media Force Wake Request for Media Slice 2         |        |                  |
|   |         | Access:  | R/W    |                  |
|   |         | Media Slice 2 Force Wake Request                   |        |                  |
|   |         | 1'b0: Media Slice 2 can be powered down (default). |        |                  |
|   |         | 1'b1: Media Slice 2 cannot be powered down.        |        |                  |
|   | 11      | Media Force Wake Request for Media Slice 1         |        |                  |
|   |         | Access:  | R/W    |                  |
|   |         | Media Slice 1 Force Wake Request                   |        |                  |
|   |         | 1'b0: Media Slice 1 can be powered down (default). |        |                  |
|   |         | 1'b1: Media Slice 1 cannot be powered down.        |        |                  |
|   | 10      | Render Force Wake Request                          |        |                  |
|   |         | Access:  | R/W    |                  |
|   |         | Render Force Wake Request                          |        |                  |
|   |         | 1'b0: Render can be powered down (default).        |        |                  |
|   |         | 1'b1: Render cannot be powered down.               |        |                  |
|   |         |  |        |                  |



| 9   | Media Force Wake Request for Media Slice 0  |   |  |
|-----|---|---|--|
|     | Access:   | R/W                                     |  |
|     | Media Slice 0 Force Wake Request  |   |  |
|     | 1'b0: Media Slice 0 can be powered down (default).  |   |  |
|     | 1'b1: Media Slice 0 cannot be powered down.   |   |  |
| 8:5 | Reserved  |   |  |
|     | Access:   | RO                                      |  |
| 4   | Preparation for Reset Acknowledgement   |   |  |
|     | Access:   | R/W                                     |  |
|     | Go Acknowledgement.   |   |  |
|     | 1'b0: Go=0 Ack (default).   |   |  |
|     | 1'b1: Go=1 Ack.   | nant has to indicate been before as all |  |
|     | Requirement is that when Go=0 request is sent, the at the Go=0 acknowledgement. It can only go idle again   | <del>-</del>                            |  |
|     | the do-o deknowledgement. It can only go late again   | nonce do- i is received.                |  |
| 3:0 | Idle Messaging  |   |  |
|     | Access:   | R/W                                     |  |
|     | Idle Messaging.   |   |  |
|     |   |   |  |
|     | Bit[3].   |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating.  |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating. 1'b0: Secondary pipe clock must be on (default).   |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating. 1'b0: Secondary pipe clock must be on (default). 1'b1: Secondary pipe clock may be gated.  |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating. 1'b0: Secondary pipe clock must be on (default). 1'b1: Secondary pipe clock may be gated. Only used by Render CS for the Fixed Function DOP.   |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating. 1'b0: Secondary pipe clock must be on (default). 1'b1: Secondary pipe clock may be gated.  |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating. 1'b0: Secondary pipe clock must be on (default). 1'b1: Secondary pipe clock may be gated. Only used by Render CS for the Fixed Function DOP. Bit[2]. Primary Pipe Clock Gating. 1'b0: Primary pipe clock must be on (default).   |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating. 1'b0: Secondary pipe clock must be on (default). 1'b1: Secondary pipe clock may be gated. Only used by Render CS for the Fixed Function DOP. Bit[2]. Primary Pipe Clock Gating. 1'b0: Primary pipe clock must be on (default). 1'b1: Primary pipe clock may be gated.  |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating. 1'b0: Secondary pipe clock must be on (default). 1'b1: Secondary pipe clock may be gated. Only used by Render CS for the Fixed Function DOP. Bit[2]. Primary Pipe Clock Gating. 1'b0: Primary pipe clock must be on (default). 1'b1: Primary pipe clock may be gated. Bit[1].  |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating. 1'b0: Secondary pipe clock must be on (default). 1'b1: Secondary pipe clock may be gated. Only used by Render CS for the Fixed Function DOP. Bit[2]. Primary Pipe Clock Gating. 1'b0: Primary pipe clock must be on (default). 1'b1: Primary pipe clock may be gated. Bit[1]. C6 Allowed.  |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating. 1'b0: Secondary pipe clock must be on (default). 1'b1: Secondary pipe clock may be gated. Only used by Render CS for the Fixed Function DOP. Bit[2]. Primary Pipe Clock Gating. 1'b0: Primary pipe clock must be on (default). 1'b1: Primary pipe clock may be gated. Bit[1]. C6 Allowed. 1'b0: Do not allow GT to enter C6 (default).   |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating. 1'b0: Secondary pipe clock must be on (default). 1'b1: Secondary pipe clock may be gated. Only used by Render CS for the Fixed Function DOP. Bit[2]. Primary Pipe Clock Gating. 1'b0: Primary pipe clock must be on (default). 1'b1: Primary pipe clock may be gated. Bit[1]. C6 Allowed. 1'b0: Do not allow GT to enter C6 (default). 1'b1: GT may enter C6.                          |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating. 1'b0: Secondary pipe clock must be on (default). 1'b1: Secondary pipe clock may be gated. Only used by Render CS for the Fixed Function DOP. Bit[2]. Primary Pipe Clock Gating. 1'b0: Primary pipe clock must be on (default). 1'b1: Primary pipe clock may be gated. Bit[1]. C6 Allowed. 1'b0: Do not allow GT to enter C6 (default).   |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating. 1'b0: Secondary pipe clock must be on (default). 1'b1: Secondary pipe clock may be gated. Only used by Render CS for the Fixed Function DOP. Bit[2]. Primary Pipe Clock Gating. 1'b0: Primary pipe clock must be on (default). 1'b1: Primary pipe clock may be gated. Bit[1]. C6 Allowed. 1'b0: Do not allow GT to enter C6 (default). 1'b1: GT may enter C6. Bit[0].                  |   |  |
|     | Bit[3]. Secondary Pipe Clock Gating. 1'b0: Secondary pipe clock must be on (default). 1'b1: Secondary pipe clock may be gated. Only used by Render CS for the Fixed Function DOP. Bit[2]. Primary Pipe Clock Gating. 1'b0: Primary pipe clock must be on (default). 1'b1: Primary pipe clock may be gated. Bit[1]. C6 Allowed. 1'b0: Do not allow GT to enter C6 (default). 1'b1: GT may enter C6. Bit[0]. Idle Indication. |   |  |



## **Idle Switch Delay**

|                 | IDLEDLY - Idle Switch Delay |
|-----------------|-----------------------------|
| Register Space: | MMIO: 0/2/0                 |
|                 |                             |
| Source:         | BSpec                       |
| Access:         | R/W                         |
| Size (in bits): | 32                          |
| Address:        | 0223Ch-0223Fh               |
| Name:           | Idle Switch Delay           |
| ShortName:      | IDLEDLY_RCSUNIT             |
| Address:        | 1823Ch-1823Fh               |
| Name:           | Idle Switch Delay           |
| ShortName:      | IDLEDLY_POCSUNIT            |
| Address:        | 2223Ch-2223Fh               |
| Name:           | Idle Switch Delay           |
| ShortName:      | IDLEDLY_BCSUNIT             |
| Address:        | 1C023Ch-1C023Fh             |
| Name:           | Idle Switch Delay           |
| ShortName:      | IDLEDLY_VCSUNIT0            |
| Address:        | 1C423Ch-1C423Fh             |
| Name:           | Idle Switch Delay           |
| ShortName:      | IDLEDLY_VCSUNIT1            |
| Address:        | 1C823Ch-1C823Fh             |
| Name:           | Idle Switch Delay           |
| ShortName:      | IDLEDLY_VECSUNIT0           |
| Address:        | 1D023Ch-1D023Fh             |
| Name:           | Idle Switch Delay           |
| ShortName:      | IDLEDLY_VCSUNIT2            |
| Address:        | 1D423Ch-1D423Fh             |
| Name:           | Idle Switch Delay           |
| ShortName:      | IDLEDLY_VCSUNIT3            |
| Address:        | 1D823Ch-1D823Fh             |
| Name:           | Idle Switch Delay           |
| ShortName:      | IDLEDLY_VECSUNIT1           |



|            | IDLEDLY - Idle Switch Delay |
|------------|-----------------------------|
| Address:   | 1E023Ch-1E023Fh             |
| Name:      | Idle Switch Delay           |
| ShortName: | IDLEDLY_VCSUNIT4            |
| Address:   | 1E423Ch-1E423Fh             |
| Name:      | Idle Switch Delay           |
| ShortName: | IDLEDLY_VCSUNIT5            |
| Address:   | 1E823Ch-1E823Fh             |
| Name:      | Idle Switch Delay           |
| ShortName: | IDLEDLY_VECSUNIT2           |
| Address:   | 1F023Ch-1F023Fh             |
| Name:      | Idle Switch Delay           |
| ShortName: | IDLEDLY_VCSUNIT6            |
| Address:   | 1F423Ch-1F423Fh             |
| Name:      | Idle Switch Delay           |
| ShortName: | IDLEDLY_VCSUNIT7            |
| Address:   | 1F823Ch-1F823Fh             |
| Name:      | Idle Switch Delay           |
| ShortName: | IDLEDLY_VECSUNIT3           |
|            |                             |

The IDLEDLY register contains an Idle Delay field which specifies eight times the time stamp base units allowed for command streamer to wait before a context is switched out leading to IDLE state in Execlist mode, i.e following this context switch there is no active element available in HW to execute. Refer "Time Stamp Bases" subsection in Power Management chapter for time stamp base unit granularity. Example: An IDLE Delay count of "2" with Time stamp base unit value of 80ns would mean an idle delay wait of 1280ns (2\*8\*80). A default value of 0, means that by default, there is no restriction to wait on a context switch leading to IDLE. This register has no significance when Execlists are not enabled.

| DWord | Bit   | Description  |                                     |  |
|-------|-------|--|-------------------------------------|--|
| 0     | 31:21 | Reserved   |                                     |  |
|       |       | Format:  | MBZ                                 |  |
|       | 20:0  | IDLE Delay   |                                     |  |
|       |       |  |                                     |  |
|       |       | Format:  | U21                                 |  |
|       |       | Eight times the time stamp base units allowed.  Refer "Time Stamp Bases" subsection in Power Management chapter for time stamp base granularity. Example: An IDLE Delay count of "2" with Time stamp base unit value of 80ns |                                     |  |
|       |       | mean an idle delay wait of 1280ns (2*8*80).  | stamp base unit value of dons would |  |



#### **Indirect Context Offset Pointer**

| INDIRECT_CTX_OFFSET - Indirect Context Offset Point | er |
|---|----|
|---|----|

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 021C8h-021CBh

Name: Indirect Context Offset Pointer
ShortName: INDIRECT\_CTX\_OFFSET\_RCSUNIT

Address: 181C8h-181CBh

Name: Indirect Context Offset Pointer
ShortName: INDIRECT\_CTX\_OFFSET\_POCSUNIT

Address: 221C8h-221CBh

Name: Indirect Context Offset Pointer
ShortName: INDIRECT\_CTX\_OFFSET\_BCSUNIT

Address: 1C01C8h-1C01CBh

Name: Indirect Context Offset Pointer
ShortName: INDIRECT\_CTX\_OFFSET\_VCSUNIT0

Address: 1C41C8h-1C41CBh

Name: Indirect Context Offset Pointer
ShortName: INDIRECT\_CTX\_OFFSET\_VCSUNIT1

Address: 1C81C8h-1C81CBh

Name: Indirect Context Offset Pointer
ShortName: INDIRECT\_CTX\_OFFSET\_VECSUNIT0

Address: 1D01C8h-1D01CBh

Name: Indirect Context Offset Pointer
ShortName: INDIRECT\_CTX\_OFFSET\_VCSUNIT2

Address: 1D41C8h-1D41CBh

Name: Indirect Context Offset Pointer
ShortName: INDIRECT\_CTX\_OFFSET\_VCSUNIT3

Address: 1D81C8h-1D81CBh

Name: Indirect Context Offset Pointer



| INDIRECT_CTX_OFFSET - Indirect Context Offset Pointer |  |  |
|---|--|--|
| INDIRECT_CTX_OFFSET_VECSUNIT1                         |  |  |
| 1E01C8h-1E01CBh                                       |  |  |
| Indirect Context Offset Pointer                       |  |  |
| INDIRECT_CTX_OFFSET_VCSUNIT4                          |  |  |
| 1E41C8h-1E41CBh                                       |  |  |
| Indirect Context Offset Pointer                       |  |  |
| INDIRECT_CTX_OFFSET_VCSUNIT5                          |  |  |
| 1E81C8h-1E81CBh                                       |  |  |
| Indirect Context Offset Pointer                       |  |  |
| INDIRECT_CTX_OFFSET_VECSUNIT2                         |  |  |
| 1F01C8h-1F01CBh                                       |  |  |
| Indirect Context Offset Pointer                       |  |  |
| INDIRECT_CTX_OFFSET_VCSUNIT6                          |  |  |
| 1F41C8h-1F41CBh                                       |  |  |
| Indirect Context Offset Pointer                       |  |  |
| INDIRECT_CTX_OFFSET_VCSUNIT7                          |  |  |
| 1F81C8h-1F81CBh                                       |  |  |
| Indirect Context Offset Pointer                       |  |  |
| INDIRECT_CTX_OFFSET_VECSUNIT3                         |  |  |
|   |  |  |

This register is used to program the offset where commands RCS\_INDIRECT\_CTX points to will be executed as part of engine context restore.

| Programming Notes  | Source   |
|--|--|
| BlitterCS/VideoCS/VideoCS2/VideoEnhancementCS/PositionCS: This register functionality is not supported and must not be programmed for these command streamers. | BlitterCS, VideoCS, VideoCS2,<br>VideoEnhancementCS,<br>PositionCS |
| Offset of Indirect CS context must be always programmed to a command boundary and cacheline boundary inside the context image.                                 |  |
| Indirect context pointer itself is restored during context restore and hence Indirect Context Offset must not be programmed with value less than 0x5.          |  |

| <b>DWord</b> | Bit   | Description  |     |  |
|--------------|-------|--|-----|--|
| 0            | 31:16 | Reserved   |     |  |
|              |       | Format:  | MBZ |  |
|              | 15:6  | Offset of Indirect CS Context  |     |  |
|              |       | Format:  | U10 |  |
|              |       | This is the cache line offset for the Indirect CS context. This defaults to execute between CS and |     |  |
|              |       | SVG context. It is not valid to program this to a value that is greater or equal to the starting   |     |  |



| INDIRECT_CTX_OFFSET - Indirect Context Offset Pointer |   |              |         |           |                                       |  |
|---|---|--------------|---------|-----------|---------------------------------------|--|
|   | offset for RS context. If context must be programmed at the end of engine context then p then use BB_PER_CTX_PTR. |              |         |           | ne end of engine context then program |  |
|   | Value Name  |              |         | Name      |                                       |  |
|   |   |              | 1Ah     | [Default] |                                       |  |
|   | Ĩ   | 5:0 Reserved |         |           |                                       |  |
|   |   |              | Format: |           | MBZ                                   |  |



### **Indirect Context Pointer**

|                 | INDIRECT_CTX - Indirect Context Pointer |
|-----------------|---|
| Register Space: | MMIO: 0/2/0                             |
|                 |   |
| Source:         | BSpec                                   |
| Access:         | R/W                                     |
| Size (in bits): | 32                                      |
| Trusted Type:   | 1                                       |
| Address:        | 021C4h-021C7h                           |
| Name:           | Indirect Context Pointer                |
| ShortName:      | INDIRECT_CTX_RCSUNIT                    |
| Address:        | 181C4h-181C7h                           |
| Name:           | Indirect Context Pointer                |
| ShortName:      | INDIRECT_CTX_POCSUNIT                   |
| Address:        | 221C4h-221C7h                           |
| Name:           | Indirect Context Pointer                |
| ShortName:      | INDIRECT_CTX_BCSUNIT                    |
| Address:        | 1C01C4h-1C01C7h                         |
| Name:           | Indirect Context Pointer                |
| ShortName:      | INDIRECT_CTX_VCSUNIT0                   |
| Address:        | 1C41C4h-1C41C7h                         |
| Name:           | Indirect Context Pointer                |
| ShortName:      | INDIRECT_CTX_VCSUNIT1                   |
| Address:        | 1C81C4h-1C81C7h                         |
| Name:           | Indirect Context Pointer                |
| ShortName:      | INDIRECT_CTX_VECSUNIT0                  |
| Address:        | 1D01C4h-1D01C7h                         |
| Name:           | Indirect Context Pointer                |
| ShortName:      | INDIRECT_CTX_VCSUNIT2                   |
| Address:        | 1D41C4h-1D41C7h                         |
| Name:           | Indirect Context Pointer                |
| ShortName:      | INDIRECT_CTX_VCSUNIT3                   |
| Address:        | 1D81C4h-1D81C7h                         |
| Name:           | Indirect Context Pointer                |



|                    | INDIRECT_CTX - Indirect Context Pointer  |
|--------------------|--|
| ShortName:         | INDIRECT_CTX_VECSUNIT1   |
| Address:           | 1E01C4h-1E01C7h  |
| Name:              | Indirect Context Pointer   |
| ShortName:         | INDIRECT_CTX_VCSUNIT4  |
| Address:           | 1E41C4h-1E41C7h  |
| Name:              | Indirect Context Pointer   |
| ShortName:         | INDIRECT_CTX_VCSUNIT5  |
| Address:           | 1E81C4h-1E81C7h  |
| Name:              | Indirect Context Pointer   |
| ShortName:         | INDIRECT_CTX_VECSUNIT2   |
| Address:           | 1F01C4h-1F01C7h  |
| Name:              | Indirect Context Pointer   |
| ShortName:         | INDIRECT_CTX_VCSUNIT6  |
| Address:           | 1F41C4h-1F41C7h  |
| Name:              | Indirect Context Pointer   |
| ShortName:         | INDIRECT_CTX_VCSUNIT7  |
| Address:           | 1F81C4h-1F81C7h  |
| Name:              | Indirect Context Pointer   |
| ShortName:         | INDIRECT_CTX_VECSUNIT3   |
| This register is u | read to program the indirect address to be executed between CS and SVC engine context if |

This register is used to program the indirect address to be executed between CS and SVG engine context if enabled. This will only get executed due to regular context save/restore and not during power restore. This register is part of the execution list context and will be executed per context. Only supported if execution list is enabled. There is no preempting workloads within this context.

| Programming Notes  | Source   |
|--|--|
| BlitterCS/VideoCS/VideoCS2/VideoEnhancementCS/PositionCS: This register functionality is not supported and must not be programmed for these command streamers. | BlitterCS, VideoCS, VideoCS2,<br>VideoEnhancementCS,<br>PositionCS |
| The following commands are not supported within Render CS indirect context:  Command Name  | RenderCS   |
| MI_WAIT_FOR_EVENT  |  |
| MI_SEMAPHORE_SIGNAL  |  |
| MI_ARB_CHECK   |  |
| MI_RS_CONTROL  |  |
| MI_REPORT_HEAD   |  |
| MI_URB_ATOMIC_ALLOC  |  |



## **INDIRECT\_CTX** - **Indirect Context Pointer**

| <del>-</del>  |  |
|---|--|
| MI_SUSPEND_FLUSH  |  |
| MI_TOPOLOGY_FILTER                                      |  |
| MI_RS_CONTEXT   |  |
| MI_SET_CONTEXT  |  |
| MI_URB_CLEAR  |  |
| MI_SEMAPHORE_WAIT in Memory Poll Mode is not supported. |  |
| MI_SEMAPHORE_WAIT in register poll mode is supported.   |  |
| MI_BATCH_BUFFER_START                                   |  |
| MI_CONDITIONAL_BATCH_BUFFER_END                         |  |
| MEDIA_OBJECT_WALKER                                     |  |
| GPGPU_WALKER  |  |
| 3DPRIMITIVE   |  |
| 3DSTATE_BINDING_TABLE_POINTERS_VS                       |  |
| 3DSTATE_BINDING_TABLE_POINTERS_HS                       |  |
| 3DSTATE_BINDING_TABLE_POINTERS_DS                       |  |
| 3DSTATE_BINDING_TABLE_POINTERS_GS                       |  |
| 3DSTATE_BINDING_TABLE_POINTERS_PS                       |  |
| 3DSTATE_GATHER_CONSTANT_VS                              |  |
| 3DSTATE_GATHER_CONSTANT_GS                              |  |
| 3DSTATE_GATHER_CONSTANT_HS                              |  |
| 3DSTATE_GATHER_CONSTANT_DS                              |  |
| 3DSTATE_GATHER_CONSTANT_PS                              |  |
| 3DSTATE_DX9_CONSTANTF_VS                                |  |
| 3DSTATE_DX9_CONSTANTF_HS                                |  |
| 3DSTATE_DX9_CONSTANTF_DS                                |  |
| 3DSTATE_DX9_CONSTANTF_GS                                |  |
| 3DSTATE_DX9_CONSTANTF_PS                                |  |
| 3DSTATE_DX9_CONSTANTI_VS                                |  |
| 3DSTATE_DX9_CONSTANTI_HS                                |  |
| 3DSTATE_DX9_CONSTANTI_DS                                |  |
| 3DSTATE_DX9_CONSTANTI_GS                                |  |
| 3DSTATE_DX9_CONSTANTI_PS                                |  |
| 3DSTATE_DX9_CONSTANTB_VS                                |  |
| 3DSTATE_DX9_CONSTANTB_HS                                |  |
| 3DSTATE_DX9_CONSTANTB_DS                                |  |



## **INDIRECT\_CTX** - **Indirect Context Pointer**

| 3DSTATE_DX9_CONSTANTB_GS       |  |
|--------------------------------|--|
| 3DSTATE_DX9_CONSTANTB_PS       |  |
| 3DSTATE_DX9_LOCAL_VALID_VS     |  |
| 3DSTATE_DX9_LOCAL_VALID_DS     |  |
| 3DSTATE_DX9_LOCAL_VALID_HS     |  |
| 3DSTATE_DX9_LOCAL_VALID_GS     |  |
| 3DSTATE_DX9_LOCAL_VALID_PS     |  |
| 3DSTATE_DX9_GENERATE_ACTIVE_VS |  |
| 3DSTATE_DX9_GENERATE_ACTIVE_HS |  |
| 3DSTATE_DX9_GENERATE_ACTIVE_DS |  |
| 3DSTATE_DX9_GENERATE_ACTIVE_GS |  |
| 3DSTATE_DX9_GENERATE_ACTIVE_PS |  |
| 3DSTATE_BINDING_TABLE_EDIT_VS  |  |
| 3DSTATE_BINDING_TABLE_EDIT_GS  |  |
| 3DSTATE_BINDING_TABLE_EDIT_HS  |  |
| 3DSTATE_BINDING_TABLE_EDIT_DS  |  |
| 3DSTATE_BINDING_TABLE_EDIT_PS  |  |
| 3DSTATE_CONSTANT_VS            |  |
| 3DSTATE_CONSTANT_GS            |  |
| 3DSTATE_CONSTANT_PS            |  |
| 3DSTATE_CONSTANT_HS            |  |
| 3DSTATE_CONSTANT_DS            |  |
| MI_BATCH_BUFFER_END            |  |
| DWord Bit Description          |  |

| DWord   | Bit  | Description                 |     |  |  |  |  |
|---|------|-----------------------------|-----|--|--|--|--|
| 0   | 31:6 | Indirect CS Context Address |     |  |  |  |  |
|   |      | Format:                     | :6] |  |  |  |  |
| Pointer to the Context in memory to be executed as a batch. |      |                             |     |  |  |  |  |
|   | 5:0  | Size of Indirect CS Conte   |     |  |  |  |  |
|   |      | Format:                     |     |  | U6   |  |  |
|   |      |                             |     |  | p to 63 cache lines worth of<br>the indirect fetch of the CS |  |  |
|   |      | Value                       |     |  | Name   |  |  |
|   |      | [0,63]                      |     |  |  |  |  |



# **Instruction Parser Mode Register**

|                 | INSTPM - Instruction Parser Mode Register |
|-----------------|---|
| Register Space: | MMIO: 0/2/0                               |
|                 |   |
| Source:         | BSpec                                     |
| Access:         | R/W                                       |
| Size (in bits): | 32  |
| Trusted Type:   | 1   |
| Address:        | 020C0h-020C3h                             |
| Name:           | Instruction Parser Mode Register          |
| ShortName:      | INSTPM_RCSUNIT                            |
| Address:        | 180C0h-180C3h                             |
| Name:           | Instruction Parser Mode Register          |
| ShortName:      | INSTPM_POCSUNIT                           |
| Address:        | 220C0h-220C3h                             |
| Name:           | Instruction Parser Mode Register          |
| ShortName:      | INSTPM_BCSUNIT                            |
| Address:        | 1C00C0h-1C00C3h                           |
| Name:           | Instruction Parser Mode Register          |
| ShortName:      | INSTPM_VCSUNIT0                           |
| Address:        | 1C40C0h-1C40C3h                           |
| Name:           | Instruction Parser Mode Register          |
| ShortName:      | INSTPM_VCSUNIT1                           |
| Address:        | 1C80C0h-1C80C3h                           |
| Name:           | Instruction Parser Mode Register          |
| ShortName:      | INSTPM_VECSUNIT0                          |
| Address:        | 1D00C0h-1D00C3h                           |
| Name:           | Instruction Parser Mode Register          |
| ShortName:      | INSTPM_VCSUNIT2                           |
| Address:        | 1D40C0h-1D40C3h                           |
| Name:           | Instruction Parser Mode Register          |
| ShortName:      | INSTPM_VCSUNIT3                           |
| Address:        | 1D80C0h-1D80C3h                           |
| Name:           | Instruction Parser Mode Register          |



|   | INSTPM - Instruction Parser Mode Register |  |  |  |  |
|---|---|--|--|--|--|
| ShortName:  | INSTPM_VECSUNIT1                          |  |  |  |  |
| Address:  | 1E00C0h-1E00C3h                           |  |  |  |  |
| Name:   | Instruction Parser Mode Register          |  |  |  |  |
| ShortName:  | INSTPM_VCSUNIT4                           |  |  |  |  |
| Address:  | 1E40C0h-1E40C3h                           |  |  |  |  |
| Name:   | Instruction Parser Mode Register          |  |  |  |  |
| ShortName:  | INSTPM_VCSUNIT5                           |  |  |  |  |
| Address:  | 1E80C0h-1E80C3h                           |  |  |  |  |
| Name:   | Instruction Parser Mode Register          |  |  |  |  |
| ShortName:  | INSTPM_VECSUNIT2                          |  |  |  |  |
| Address:  | 1F00C0h-1F00C3h                           |  |  |  |  |
| Name:   | Instruction Parser Mode Register          |  |  |  |  |
| ShortName:  | INSTPM_VCSUNIT6                           |  |  |  |  |
| Address:  | 1F40C0h-1F40C3h                           |  |  |  |  |
| Name:   | Instruction Parser Mode Register          |  |  |  |  |
| ShortName:  | INSTPM_VCSUNIT7                           |  |  |  |  |
| Address:  | 1F80C0h-1F80C3h                           |  |  |  |  |
| Name:   | Instruction Parser Mode Register          |  |  |  |  |
| ShortName:  | INSTPM_VECSUNIT3                          |  |  |  |  |
| The INSTRIM register is used to control the operation of the Instruction Parsar Cortain classes of instructions can |   |  |  |  |  |

The INSTPM register is used to control the operation of the Instruction Parser. Certain classes of instructions can be disabled (ignored) - often useful for detecting performance bottlenecks. Also, Synchronizing Flush operations can be initiated - useful for ensuring the completion (vs. only parsing) of rendering instructions.

#### **Programming Notes**

- If an instruction type is disabled, the parser will read those instructions but not process them.
- Error checking will be performed even if the instruction is ignored.
- All Reserved bits are implemented.
- This Register is saved and restored as part of Context.

| DWord | Bit   | Description  |      |
|-------|-------|--|------|
| 0     | 31:16 | Mask   |      |
|       |       | Access:  | WO   |
|       |       | Format:  | Mask |
|       |       | Masks: These bits serve as write enables for bits 15:0. If bits clear the corresponding bit in the field 15:0 will not returns 0s. | 3    |



|    |  |   | - Instruction Parser Mode Register  |  |  |
|----|--|---|---|--|--|
| 15 | Register Poll Mode Semaphore Wait Event IDLE message Disable |   |   |  |  |
|    |  |   | he DOP CG behavior of CS while waiting for pending semaphore wait for even register poll mode of operation.   |  |  |
|    | Value  | Name  | Description   |  |  |
|    | 0  | [Default]   | When Rest, CS trigger DOP CG on an unsuccessful semaphore wait in register poll mode of operation.  |  |  |
|    | 1  |   | When Set, CS doesn't trigger DOP CG on an unsuccessful semaphore wait in register poll mode of operation.   |  |  |
| 14 | Reserve  | ed  |   |  |  |
|    | Source   | : '   | VideoCS, VideoCS2, VideoEnhancementCS   |  |  |
|    | Format   | t:  | MBZ   |  |  |
| 14 | Ignore   | "Posh Sta   | rrt" and "Posh Enable" fields in Batch Start command  |  |  |
|    |  |   |   |  |  |
|    | Source   | :   | RenderCS, PositionCS  |  |  |
|    | This bit   | he execution of ring buffers and batch buffer by PositionCS and RenderCS. |   |  |  |
|    | Value  | Name  | Description   |  |  |
|    | 0  | [Default]   | PositonCS and RenderCS consider the "Posh Start" and "Posh Enable" fields programmed in the MI_BATCH_BUFFER_START command and execute accordingly. PositionCS parses (doesn't execute) the commands programmed in the ring buffer.  |  |  |
|    | 1  |   | PositonCS and RenderCS ignores the "Posh Start" and "Posh Enable" fields programmed in the MI_BATCH_BUFFER_START command. PositionCS executes all the commands programmed in the ring buffer and the batch buffers.   |  |  |
| 13 | Enable   | Semapho   | re Register Poll Mask   |  |  |
|    |  |   |   |  |  |
|    | This bit poll mo   |   | nasking of the register data red prior to semaphore comparison on a register  |  |  |
|    | Value  | Name  | Description   |  |  |
|    | 1  |   | In register poll mode of operation "Semaphore Address Upper Dword" will be used as mask and applied to the data red form the register prior to comparison.  Mask Bit Set to '0' indicate the corresponding bit red from the register is considered as it is unmodified for comparison.  Mask Bit Set to '1' indicate the corresponding bit red from the register is |  |  |
|    | 0  |   | forced to '0' for comparison.  Regular comparison withno mask applied.  |  |  |



|     | INSTPM - Instruction Parser Mode Register |                 |                              |  |  |  |  |  |
|-----|---|-----------------|------------------------------|--|--|--|--|--|
| 12  | Reserved                                  |                 |                              |  |  |  |  |  |
|     |   |                 |                              |  |  |  |  |  |
|     | Format:                                   |                 |                              | MBZ                                    |  |  |  |  |
| 11  | CLFLUSH To                                | ggle            |                              |  |  |  |  |  |
|     |   |                 |                              |  |  |  |  |  |
|     | Source:                                   |                 | RenderCS, PositionCS         |  |  |  |  |  |
|     | Access:                                   |                 | RO                           |  |  |  |  |  |
|     | Format:                                   |                 | U1                           |  |  |  |  |  |
|     | This bit char                             | nges polarity e | ach time the MI_CLFLUSH com  | mand completes. This bit is Read Only. |  |  |  |  |
| 11  | Reserved                                  |                 |                              |  |  |  |  |  |
|     | Source:                                   | BlitterCS, Vio  | deoCS, VideoCS2, VideoEnhanc | eoCS, VideoCS2, VideoEnhancementCS     |  |  |  |  |
|     | Format:                                   | MBZ             |                              |  |  |  |  |  |
| 10  | Reserved                                  | Reserved        |                              |  |  |  |  |  |
|     |   |                 |                              |  |  |  |  |  |
|     | Format:                                   |                 |                              | MBZ                                    |  |  |  |  |
| 9:0 | Reserved                                  |                 |                              |  |  |  |  |  |
|     | Format:                                   |                 |                              | MBZ                                    |  |  |  |  |



#### I/O Base Address

|                            | IOBAR_0_2_0_PCI - I/O Base Address |  |  |  |  |  |  |
|----------------------------|------------------------------------|--|--|--|--|--|--|
| Register Space:            | PCI: 0/2/0                         |  |  |  |  |  |  |
| Source:<br>Size (in bits): | BSpec<br>32                        |  |  |  |  |  |  |
| Address:                   | 00020h                             |  |  |  |  |  |  |

This register provides the Base offset of the I/O registers within Device #2. Bits 15:6 are programmable allowing the I/O Base to be located anywhere in 16bit I/O Address Space. Bits 2:1 are fixed and return zero; bit 0 is hardwired to a one indicating that 8 bytes of I/O space are decoded. Access to the 8Bs of IO space is allowed in PM state D0 when IO Enable (PCICMD bit 0) set. Access is disallowed in PM states D1-D3 or if IO Enable is clear or if Device #2 is turned off or if Internal graphics is disabled through the fuse or fuse override mechanisms. Note that access to this IO BAR is independent of VGA functionality within Device #2. If accesses to this IO bar is allowed then all 8, 16 or 32 bit IO cycles from IA cores that falls within the 8B are claimed.

| DWord | Bit   |   | Description     |          |    |
|-------|-------|---|-----------------|----------|----|
| 0     | 31:16 | Reserved  |                 |          |    |
|       |       | Default Value:  | С               | 0000000b |    |
|       |       | Access:   | F               | RO       |    |
|       |       | Reserved  | ,               |          |    |
|       | 15:6  | IO Base Address   |                 |          |    |
|       |       | Default Value:  | 000000          | 00000b   |    |
|       |       | Access:   | R/W             |          |    |
|       |       | Set by the OS, these bits correspond to address signals [15:6]. |                 |          |    |
|       | 5:3   | Reserved  |                 |          |    |
|       |       | Default Value:  | С               | 0000000b |    |
|       |       | Access:   | F               | RO       |    |
|       |       | Reserved  |                 |          |    |
|       | 2:1   | Memory Type   |                 |          |    |
|       |       | Default Value:  |                 | 00       | 0b |
|       |       | Access:   |                 | R        | 0  |
|       |       | Hardwired to 0s to indicate                                     | 32-bit address. | •        |    |
|       | 0     | Memory/IO Space   |                 |          |    |
|       |       | Default Value:  |                 |          | 1b |
|       |       | Access:   |                 |          | RO |



| IOBAR_0_2_0_PCI - I/O Base Address |  |  |  |  |  |  |
|------------------------------------|--|--|--|--|--|--|
|                                    |  | Hardwired to "1" to indicate IO space. |  |  |  |  |



## IOMMU\_DEFEATURE\_MISCDIS3

| IOMMU           | _DEF     | FEATURE_MISCDIS3 - IOMMU_DEFEATURE_MISCDIS3 |              |   |             |     |  |
|-----------------|----------|---|--------------|---|-------------|-----|--|
| Register Space  | e: I     | MMIO: 0/2/0                                 |              |   |             |     |  |
| Source:         | ļ        | BSpec                                       |              |   |             |     |  |
| Size (in bits): | 3        | 32  |              |   |             |     |  |
| Address:        |          | 101064h                                     |              |   |             |     |  |
| Register to dis | sable ce | rtain functionali                           | ty of IOMMU  |   |             |     |  |
| DWord           | Bit      |   |              | Descriptio                              | n           |     |  |
| 0               | 31:2     | MISC2SPARE                                  |              |   |             |     |  |
|                 |          | Default Value                               | : 000        | 000000000000000000000000000000000000000 | 0000000000b |     |  |
|                 |          |   |              |   |             |     |  |
|                 |          | Access:                                     | R/W          | <b>/</b>                                |             |     |  |
|                 |          | Spare bits                                  |              |   |             |     |  |
| =               | 1        | MAJOR_VERS                                  | ION          |   |             |     |  |
|                 |          | Default Value                               | :            |   |             | 0b  |  |
|                 |          |   |              |   |             |     |  |
|                 |          | Access:                                     |              |   |             | R/W |  |
|                 |          | Disables the I                              | OMMU's major | version indication                      |             |     |  |
| -               | 0        | MINOR_VERS                                  | ION          |   |             |     |  |
|                 |          | Default Value                               | :            |   |             | 0b  |  |
|                 |          |   |              |   |             |     |  |
|                 |          | Access:                                     |              |   |             | R/W |  |
|                 |          | Disables the I                              | OMMU's minor | version indication                      |             |     |  |



## ${\color{red} KVMR\_SPR\_COLOR\_CTL}$

|            |  | KVMR_SPR_C   | OLOR_CTL                                       |  |  |
|------------|--|--|--|--|--|
| Register   | Space  | : MMIO: 0/2/0  |  |  |  |
| Source:    |  | BSpec  |  |  |  |
| Access:    |  | R/W  |  |  |  |
| Size (in l | bits):   | 32   |  |  |  |
| Address    | :  | 45030h-45033h  |  |  |  |
| Name:      |  | Kvmr Sprite Color Control  |  |  |  |
| ShortNa    | me:  | KVMR_SPR_COLOR_CTL   |  |  |  |
| Power:     |  | PG0  |  |  |  |
| Reset:     |  | soft   |  |  |  |
| DWord      | Bit  | 1  | Pescription                                    |  |  |
| 0          | 31   | Enable Color Processing  This field enables the sRGB de-gamma, col with the programmed tone mapping factor | or space conversion to BT2020 and tone mapping |  |  |
|            |  | Value  | Name   |  |  |
|            |  | 1b   | Enable   |  |  |
|            |  | 0b   | Disable  |  |  |
|            | 30:10  | Reserved   |  |  |  |
|            |  | Format:  | MBZ  |  |  |
|            | 9:0 <b>Tone Mapping Factor</b> This field specifies the tone mapping factor. Each color component gets corrected wit programmed 10 bit fractional value. |  |  |  |  |



### **L3 Control Register**

### **L3CNTLREG - L3 Control Register**

Register Space: MMIO: 0/2/0

Source: BSpec
Access: R/W
Size (in bits): 32

Address: 07034h

Name: L3 Control Register

ShortName: L3CNTLREG

#### **Programming Notes**

The L3 allocation programming should assign all ways of the cache with no left over ways. Refer to L3 section for the recommended settings.

Any L3 configuration change that reduces the data cache allocation when strong IA coherency is used requires the full flush of L3 prior to the programming update.

An explicit or implicit flush of L3 (DC Flush) through the command streamer doesn't result in flushing/invalidating the IA Coherent lines from L3. However this can be achieved by setting the "**Pipe line flush Coherent lines**" control bit in the "L3SQCREG4" register.

| DWord  | Bit   |                    | Description    |  |  |  |  |
|--|-------|--------------------|----------------|--|--|--|--|
| 0  | 31:25 | All L3 Client Pool |                |  |  |  |  |
|  |       |                    |                |  |  |  |  |
|  |       | Access:            |                |  | R/W  |  |  |
|  |       | Number o           | of ways allo   | cated for the all client pool. This is a c   | ombined pool for all clients.  |  |  |
|  |       | Value              | Name           | Desc   | ription  |  |  |
|  |       | [0h,60h]           |                | Please refer to L3 Section with Allocation and Programming for recommended settings. |  |  |  |
| [Default] Increments of 2KB Per bank if Bitfield "Use full we register) is clear. Else increments of 4KB per bank calculated based on bank count per SKU). Please Allocation and Programming for recommended |       |                    |                |  | 4KB per bank. (L3 size needs to be SKU). Please refer to L3 Section with |  |  |
|  |       |                    |                | Dua wasanin u Nata   |  |  |  |
|  |       | M/b on th          | is field is no | Programming Note   |  |  |  |
|  |       | <u> </u>           |                | on-zero, <b>DC Way Assignment</b> and <b>Re</b>                                      | ad Only Cheft Pool should be ONB.  |  |  |
|  | 24:18 | DC Way Assignment  |                |  |  |  |  |
|  |       | Access:            |                |  | R/W  |  |  |
|  |       | Number o           | of ways allo   | cated for DC. Note this allocation is o  | nly for DC data types.   |  |  |



|       | L3CNTLREG - L3 Control Register   |   |  |  |  |  |
|-------|---|---|--|--|--|--|
|       | Value   | alue Name Description   |  |  |  |  |
|       | [0h,60h]  |   | Please refer to L3 Section with Allocation and Programming for recommended settings.   |  |  |  |
|       | 00h   | [Default]   | Increments of 2KB Per bank if Bitfield "Use full ways" (bit 10 of this register) is clear. Else increments of 4KB per bank. (L3 size needs to be calculated based on bank count per SKU) |  |  |  |
|       | Programming Notes   |   |  |  |  |  |
|       |   | Note: This field must be 0KB if All L3 Client Pool is non-zero. Please refer to L3 HAS for valid programming values |  |  |  |  |
| 17:11 | Read On   | ly Client P   | ool  |  |  |  |
|       | Access:   |   |  | R/W  |  |  |
|       | Number of clients.  | of ways allo  | ocated for Read Only L3 clients. This is   | a combined pool for all Read Only                              |  |  |
|       | Value   | Name  | Desc   | escription   |  |  |
|       | [0h,60h]  |   | Please refer to L3 HAS for valid programming values.   |  |  |  |
|       | 00h   | [Default]   | ncrements of 2KB Per bank if Bitfield "Use full ways" (bit 10 of this egister) is clear. Else increments of 4KB per bank. (L3 size needs to be calculated based on bank count per SKU)   |  |  |  |
|       |   |   | Programming Note   | es   |  |  |
|       |   | is field mus  | st be OKB if All L3 Client Pool is non-ze<br>ues   | ero. Please refer to L3 HAS for valid                          |  |  |
| 10    | Use full v  | ways  |  |  |  |  |
|       |   |   |  |  |  |  |
|       | Access:   |   |  | R/W  |  |  |
|       | This bit controls the granularity of programming for all the allocation fields in this register. If this bit is cleared, then the programming is in the legacy mode where the granularity of programming is 2KB per bank. When this bit is set, the granularity of programming increases to 4KB per bank. For non-legacy allocation sizes that require more than 254K per bank for a given segment, this bit must be set. |   |  |  |  |  |
|       | Value   | Name  | Descri   | iption   |  |  |
|       | The number of ways programmed in the client pool be used after dividing the number programmed by a allowed. This setting is not allowed when enabling the caches the color and Z clients in the L3 cache.   |   |  | grammed by 2. Odd values not en enabling the PTBR feature that |  |  |
|       | The number of ways programmed in the client pool fields of this register be used as is. Odd values allowed.   |   | ne client pool fields of this register will  |  |  |  |
| 9     | Error De  | tection Bel   | havior Control   |  |  |  |



|    | L3CNTLREG - L3 Control Register |   |                                  |  |                                      |  |  |  |
|----|---------------------------------|---|----------------------------------|--|--------------------------------------|--|--|--|
|    |                                 |   |                                  |  |                                      |  |  |  |
|    | Access:                         |   |                                  | R/W  |                                      |  |  |  |
|    | Format:                         |   |                                  | Enable   |                                      |  |  |  |
|    |                                 |   |                                  |  | n a non-recoverable error due to SER |  |  |  |
|    | requirement on usage            | type events. Such option will be used when corresponding context has data consistency requirements. Once error detection is enabled, s/w has to initialize URB or SLM to all 0's (based on usage model) prior to execution of the workload. Initialization is required to clean up the error detection logic and syndrome tracking. |                                  |  |                                      |  |  |  |
|    | Value                           | Name  | dia syriarome tracking.          | Description  |                                      |  |  |  |
|    | 0h                              | [Default]   | RTL enforces a hang on pa        |  | -                                    |  |  |  |
|    | 1h                              |   | RTL does not hang on pari        |  |                                      |  |  |  |
| -  | GPGPU L                         | 3 Credit Mo   | ode Enable                       | <u>,                                      </u>   |                                      |  |  |  |
|    | 9   6. 6. 6. 2                  | o Cicait iii  | oue Enable                       |  |                                      |  |  |  |
|    | Access:                         |   |                                  | R/W  |                                      |  |  |  |
|    | Format:                         |   |                                  | Enable   |                                      |  |  |  |
|    |                                 | required to   | o be enabled under GPGPU wo      |  | to provide the MAX latency coverage  |  |  |  |
|    |                                 | from L3 cache. It will override the registers 0xB100[18:14] and 0xB100[23:19], to 0 and the maximum value respectively.   |                                  |  |                                      |  |  |  |
|    |                                 |   |                                  |  |                                      |  |  |  |
| 7. | :1 URB Allo                     | URB Allocation  |                                  |  |                                      |  |  |  |
|    | Accoss                          | Accordi   |                                  |  | D AM                                 |  |  |  |
|    |                                 | Access: R/W Number of ways allocated for URB usage  |                                  |  |                                      |  |  |  |
|    | Value                           | Name  |                                  |  |                                      |  |  |  |
|    | [0h,7Fh]                        |   | Please refer to L3 HAS for va    | gramming values. At least one way  |                                      |  |  |  |
|    |                                 |   |                                  | eds to be programmed in L3 space.  |                                      |  |  |  |
|    | 20h                             | [Default]   | register) is clear. Else increme | crements of 2KB per bank if Bitfield "Use full ways" (bit 10 of this gister) is clear. Else increments of 4KB per bank. (L3 size needs to be lculated based on bank count per SKU) |                                      |  |  |  |
|    |                                 |   |                                  | - 1  | ,                                    |  |  |  |
|    |                                 | Programming Notes   |                                  |  |                                      |  |  |  |
|    |                                 | Please refer to L3 HAS for valid programming values. At least one way needs to be programmed in L3 space.   |                                  |  |                                      |  |  |  |
| (  | Reserved                        |   |                                  |  |                                      |  |  |  |
|    |                                 |   |                                  |  |                                      |  |  |  |
|    | Format:                         | Format:   |                                  |  | PBC                                  |  |  |  |



# **L3 Control Register1**

| L3CNTLREG1 - L3 Control Register1  |   |   |             |                                     |  |  |
|--|---|---|-------------|-------------------------------------|--|--|
| Register   | Register Space: MMIO: 0/2/0   |   |             |                                     |  |  |
| Source:<br>Size (in b  | Source: BSpec<br>Size (in bits): 32   |   |             |                                     |  |  |
| Address:   |   | 0B10Ch  |             |                                     |  |  |
| DWord  | Bit   |   | Description |                                     |  |  |
| 0  | 31:28   | Data Fifo Depth Control   |             |                                     |  |  |
|  |   | Default Value:  |             | 1000b                               |  |  |
|  |   | Access:   |             | R/W                                 |  |  |
|  |   | Data Fifo Depth Control (TS mode).                                      |             |                                     |  |  |
|  |   | Value cannot be zero for normal operal lbcf_csr_lc_datafifo_depth[3:0]. | ation.      |                                     |  |  |
|  | 27:24   | Data Clock off time   |             |                                     |  |  |
|  |   |   |             |                                     |  |  |
|  |   | Access:   |             | R/W                                 |  |  |
|  |   |   | Description |                                     |  |  |
|  | Data Clock off time (DATACLKOFF):  Data Clock off time – LTCD_DATAunit is gated after the programmed number of clocks observed after the pipeline has become idle.  Ibcf_csr_lc_dataclkoff_time[3:0].  Min value to be 4'h0100.  It should be between 4'h4: 4'hf. |   |             |                                     |  |  |
|  |   | Value   |             | Name                                |  |  |
|  |   | 0001b   | [Default]   |                                     |  |  |
|  | 23:20   | TAG CLK OFF TIME  |             |                                     |  |  |
|  |   |   |             |                                     |  |  |
|  |   | Access:   |             | R/W                                 |  |  |
|  |   | Description   |             |                                     |  |  |
| TAG CLK OFF TIME (TAGCLKOFF): TAG Clock Off time. This is the time, which Clock gating Logic checks before it turns off clock. |   |   |             |                                     |  |  |
|  |   |   |             | ogic checks before it turns off the |  |  |
|  | lbcf_csr_lc_tagclkoff_time[3:0].  |   |             |                                     |  |  |



|       | L3CNTLREG1 - L3   | 3 Control Registe     | r1   |  |  |  |
|-------|---|-----------------------|------|--|--|--|
|       | Values can be between 4'h1 - 4'hf.  |                       |      |  |  |  |
|       | Value   | ime                   |      |  |  |  |
|       | 0001b   | [Default]             |      |  |  |  |
| 19    | L3 Aging Disable Bit  |                       |      |  |  |  |
|       | Default Value:  |                       | 0b   |  |  |  |
|       |   |                       |      |  |  |  |
|       | Access:   |                       | R/W  |  |  |  |
|       | L3 Aging Disable Bit (L3AGDIS): Aging Disable.                              |                       |      |  |  |  |
|       | lbcf_csr_lc_agingdis.   |                       |      |  |  |  |
|       |   |                       |      |  |  |  |
| 18:15 | Fill aging  | 1.                    |      |  |  |  |
|       | Default Value:  | 11                    | 111b |  |  |  |
|       | Access:   | Λ/                    |      |  |  |  |
|       | Fill aging (L3AGF):   | į r,                  | /W   |  |  |  |
|       | Aging Counter for Fill.   |                       |      |  |  |  |
|       | lbcf_csr_lc_fill_aging_cnt[3:0]. If bit B10C.19 is 0 then this register val | ua has ta ha nanzara  |      |  |  |  |
|       | In bit 610C.19 is 0 then this register van                                  | ue has to be honzero. |      |  |  |  |
| 14:11 | Aging Counter for Read 1 Port   |                       |      |  |  |  |
|       | Default Value:  | 1:                    | 111b |  |  |  |
|       |   |                       |      |  |  |  |
|       | Access:   |                       | /W   |  |  |  |
|       | Aging Counter for Read 1 Port (L3AGR1): Aging Counter for Read 1 Port.      |                       |      |  |  |  |
|       | lbcf_csr_lc_r1_aging_cnt[3:0].  |                       |      |  |  |  |
|       | If bit B10C.19 is 0 then this register value has to be nonzero.             |                       |      |  |  |  |
| 10:7  | L3 Aging Counter for R0   |                       |      |  |  |  |
|       | Default Value:  | 1:                    | 111b |  |  |  |
|       |   |                       |      |  |  |  |
|       | Access:   | R,                    | /W   |  |  |  |
|       | L3 Aging Counter for R0 (L3AGR0):   |                       |      |  |  |  |
|       | Aging Counter for R0 Port.  lbcf_csr_lc_r0_aging_cnt[3:0].                  |                       |      |  |  |  |
|       | If bit B10C.19 is 0 then this register val                                  | ue has to be nonzero. |      |  |  |  |
| 6:4   | L3 Aging Counter for SNOOP  |                       |      |  |  |  |
| O. 1  |   |                       |      |  |  |  |



|     | L3CNTLREG1 - L3 Control Regis  | ter  | ·1  |  |  |
|-----|--|------|-----|--|--|
|     | Default Value:   | 111b |     |  |  |
|     | Access:  | R/W  |     |  |  |
|     | L3 Aging Counter for SNOOP: Aging Counter for Snoop Port.  Ibcf_csr_lc_snp_aging_cnt[3:0].   |      |     |  |  |
| 3:0 | Fill aging for port1   |      |     |  |  |
|     | Default Value:   | 11   | 11b |  |  |
|     | Access:  | R/\  | W   |  |  |
|     | Fill aging (L3AGF): Aging Counter for Fill port 1. lbcf_csr_lc_fill1_aging_cnt[3:0]. If bit B10C.19 is 0 then this register value has to be nonzero. |      |     |  |  |



# L3 SQC registers 1

| L3SQCREG1 - L3 SQC registers 1 |   |  |            |      |  |  |
|--------------------------------|---|--|------------|------|--|--|
| Register                       | Register Space: MMIO: 0/2/0   |  |            |      |  |  |
| Source: BSpec                  |   |  |            |      |  |  |
| Size (in b                     | oits):  | 32   |            |      |  |  |
| Address:                       |   | 0B100h   |            |      |  |  |
|                                |   | Programming No   | tes        |      |  |  |
|                                |   | redits between LNI/LSQC are not updated in case<br>needs to happen before L3SQCREG1 is program   |            |      |  |  |
| DWord                          | Bit   | Descr  | iption     |      |  |  |
| 0                              | 31:24   | Reserved   |            |      |  |  |
|                                |   |  |            |      |  |  |
|                                |   | Access:  |            | RO   |  |  |
|                                |   | Reserved.  |            |      |  |  |
|                                | 23:17   | L3SQ General Priority Credit Initialization  |            |      |  |  |
|                                |   |  |            |      |  |  |
|                                |   | Access:  |            | R/W  |  |  |
|                                |   | Number of general priority credits that SQ presents to L3 Arbiter blocks. This inherently also determines the depth of the SQ; reduce the number of credits and SQ uses fewer slots. The number of general priority credits is always greater than that of high priority credits. Total number of general and high priority credits should be less than or equal to 64. This implies that the sum of the programmed general priority and high priority values should be less than or equal to 32  The number of general priority credits is equal to double the value written in this register.  Example: [00001b = 2 credits; 00100b = 8 credits]  Valid values for general priority credits can range from: [1 to 32]. Other values are reserved |            |      |  |  |
|                                |   | Signal name: lbcf_csr_lsqc_gen_credit_init   |            |      |  |  |
|                                |   | Value  | [D - f ]41 | Name |  |  |
|                                | 0010100b [Default]  |  |            |      |  |  |
|                                | Programming Notes   |  |            |      |  |  |
|                                | The number of general priority credits is always greater than that of high priority credits. Total number of general and high priority credits should be less than or equal to 64. This implies that the sum of the programmed general priority and high priority values should be less than or equal to 32 lbcf_csr_lsqc_gen_credit_init + lbcf_csr_lsqc_hp_credit_init less than or equal to 32 |  |            |      |  |  |
|                                | 16:11   | L3SQ High Priority Credit Initialization   |            |      |  |  |



|     | L3SQCREG1 - L3 S   | <b>QC</b> regis   | ters 1   |  |  |
|-----|--|---|----------|--|--|
|     |  |   |          |  |  |
|     | Access: R/W  |   |          |  |  |
|     | Number of high priority credits that SQ presents to L3 Arbiter blocks. This inherently also determines the depth of the SQ; reduce the number of credits and SQ uses fewer slots. The number of high priority credits is always lesser than that of general priority credits. Total number of general and high priority credits should be less than or equal to 64. This implies that the sum of the programmed general priority and high priority values should be less than or equal to 32  The number of high priority credits is equal to double the value written in this register. Example: [00001b = 2 credits; 00100b = 8 credits]  Valid values for high priority credits can range from: [0 to 15]. Other values are reserved Signal name: lbcf_csr_lsqc_gen_credit_init |   |          |  |  |
|     | Value  |   | Name     |  |  |
|     | 000100b  | [Default]   |          |  |  |
|     | Progra   | amming Note   | <u> </u> |  |  |
|     | The number of high priority credits is alway number of general and high priority credits   | Programming Notes  The number of high priority credits is always lesser than that of general priority credits. Total number of general and high priority credits should be less than or equal to 64. This implies that the sum of the programmed general priority and high priority values should be less than or |          |  |  |
|     | equal to 32 lbcf_csr_lsqc_gen_credit_init + ll   |   |          |  |  |
| 10  | Reserved   |   |          |  |  |
|     | Access:  |   | RO       |  |  |
|     | Reserved.  |   | INO      |  |  |
| 9   | L3SQ Read Once Enable for Sampler Client   |   |          |  |  |
|     | Access:  |   | R/W      |  |  |
|     | L3SQ Read Once Enable for Sampler Client (SQROE): Enables Read Once indications to L3 Cache from SQ. Once enabled, any reads from Sampler client (MT) are sent as Read Once.  0 = (default) Reads from Sampler clients issue Read to L3 Cache.  1 = Reads from Sampler clients issue Read Once to L3 Cache.  lbcf_csr_sampler_readonce_en.   |   |          |  |  |
| 8:6 | Reserved   |   |          |  |  |
|     | Access:  |   | RO       |  |  |
|     | Reserved.  |   |          |  |  |
| 5:3 | L3SQ Outstanding L3 Fills  |   |          |  |  |
|     | Access:  |   | R/W      |  |  |



## L3SQCREG1 - L3 SQC registers 1

L3SQ Outstanding L3 Fills (SQOUTSL3F):

Identifies the number of L3 Fills that can be outstanding before SQ throttles the fill requests to L3 Cache.

This is not an exact limit, but instead it is used as a threshold to throttling.

Once the fill count is greater than or equal to the threshold, then no fills are issued until the fill responses are received to bring the outstanding count back below the threshold.

000b = (default) No limit.

001b = 1 fill.

010b = 2 fills.

011b = 4 fills.

100b = 8 fills.

101b = 16 fills.

11Xb = Reserved.

lbcf\_csr\_lsqc\_outs\_fill[2:0].

#### 2:0 L3SQ Outstanding L3 Lookups

Access: R/W

L3SQ Outstanding L3 Lookups (SQOUTSL3L):

Identifies the number of L3 lookups that can be outstanding before SQ throttles the lookup requests to L3 Cache.

This is not an exact limit, but instead it is used as a threshold to throttling.

once the lookup count is greater than or equal to the threshold, then no lookups are issued until the lookup responses are received to bring the outstanding count back below the threshold.

000b = (default) No limit.

001b = 1 lookup.

010b = 2 lookups.

011b = 4 lookups.

100b = 8 lookups.

101b = 16 lookups.

11Xb = Reserved.

lbcf\_csr\_lsqc\_outs\_lookup[2:0].



# **LINKM**

|                 |   | LINKM                         |  |  |
|-----------------|---|-------------------------------|--|--|
| Register Space: |   | MMIO: 0/2/0                   |  |  |
| Source:         |   | BSpec                         |  |  |
| Access:         |   | R/W                           |  |  |
| Size (in bi     | ts)·  | 32                            |  |  |
|                 |   |                               |  |  |
| Address:        |   | 60040h-60043h                 |  |  |
| Name:           |   | Transcoder A Link M Value 1   |  |  |
| ShortNam        | ne:   | TRANS_LINKM1_A                |  |  |
| Power:          |   | PG2                           |  |  |
| Reset:          |   | soft                          |  |  |
| Address:        |   | 61040h-61043h                 |  |  |
| Name:           |   | Transcoder B Link M Value 1   |  |  |
| ShortName:      |   | TRANS_LINKM1_B                |  |  |
| Power:          |   | PG2                           |  |  |
| Reset:          |   | soft                          |  |  |
| Address:        |   | 62040h-62043h                 |  |  |
| Name:           |   | Transcoder C Link M Value 1   |  |  |
| ShortNam        | ne:   | TRANS_LINKM1_C                |  |  |
| Power:          |   | PG2                           |  |  |
| Reset:          |   | soft                          |  |  |
| Address:        |   | 6F040h-6F043h                 |  |  |
| Name:           |   | Transcoder EDP Link M Value 1 |  |  |
| ShortName:      |   | TRANS_LINKM1_EDP              |  |  |
| Power: PG1      |   |                               |  |  |
| Reset:          |   | soft                          |  |  |
|                 |   |                               |  |  |
| DWord           | This register is double buffered to update on the next MSA after LINKN is written.  DWord Bit Description |                               |  |  |
| 0               | 31:24   |                               |  |  |
| J               | J 1.24  | Format: MBZ                   |  |  |
|                 |   |                               |  |  |



| LINKM |      |   |
|-------|------|---|
|       | 23:0 | <b>Link M value</b> This field is the link M value for external transmission in the Main Stream Attributes. |



## **LINKN**

| LINKN           |       |   |  |  |
|-----------------|-------|---|--|--|
| Register Space: |       | MMIO: 0/2/0   |  |  |
| Source:         |       | BSpec   |  |  |
| Access:         |       | R/W   |  |  |
| Size (in bit    | ts):  | 32  |  |  |
| Address:        |       | 60044h-60047h   |  |  |
| Name:           |       | Transcoder A Link N Value 1   |  |  |
| ShortNam        | e:    | TRANS_LINKN1_A  |  |  |
| Power:          |       | PG2   |  |  |
| Reset:          |       | soft  |  |  |
| Address:        |       | 61044h-61047h   |  |  |
| Name:           |       | Transcoder B Link N Value 1   |  |  |
| ShortNam        | e:    | TRANS_LINKN1_B  |  |  |
| Power:          |       | PG2   |  |  |
| Reset:          |       | soft  |  |  |
| Address:        |       | 62044h-62047h   |  |  |
| Name:           |       | Transcoder C Link N Value 1   |  |  |
| ShortName:      |       | TRANS_LINKN1_C  |  |  |
| Power:          |       | PG2   |  |  |
| Reset:          |       | soft  |  |  |
| Address:        |       | 6F044h-6F047h   |  |  |
| Name:           |       | Transcoder EDP Link N Value 1   |  |  |
| ShortNam        | e:    | TRANS_LINKN1_EDP  |  |  |
| Power:          |       | PG1   |  |  |
| Reset:          |       | soft  |  |  |
|                 |       | buble buffered to update on the next MSA after written. <b>Writes to this register arm M/N transcoder.</b>      |  |  |
| DWord           | Bit   | Description   |  |  |
| 0               | 31:24 | Reserved  |  |  |
|                 |       | Format: MBZ   |  |  |
|                 | 23:0  | Link N value  This field is the link N value for external transmission in the Main Stream Attributes and VB-ID. |  |  |



## **Load Indirect Base Vertex**

**3DPRIM\_BASE\_VERTEX - Load Indirect Base Vertex** 

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W Size (in bits): 32

Address: 02440h-02443h

Name: Load Indirect Base Vertex

ShortName: 3DPRIM\_BASE\_VERTEX\_RCSUNIT\_BE\_GEOMETRY

Address: 18440h-18443h

Name: Load Indirect Base Vertex

ShortName: 3DPRIM\_BASE\_VERTEX\_POCSUNIT\_BE\_GEOMETRY

Address: 02440h-02443h

Name: Load Indirect Base Vertex

ShortName: 3DPRIM\_BASE\_VERTEX\_RCSUNIT\_BE

Address: 18440h-18443h

Name: Load Indirect Base Vertex

ShortName: 3DPRIM\_BASE\_VERTEX\_POCSUNIT\_BE

 DWord
 Bit
 Description

 0
 31:0
 Base Vertex

 Format:
 S31

This register is used to store the Base Vertex of the 3D\_PRIMITIVE command when Load Indirect Enable is set.



### **Load Indirect Extended Parameter 0**

3DPRIM XP0 - Load Indirect Extended Parameter 0

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W Size (in bits): 32

Address: 02690h-02693h

Name: Load Indirect Extended Parameter 0
ShortName: 3DPRIM XP0 RCSUNIT BE GEOMETRY

Address: 18690h-18693h

Name: Load Indirect Extended Parameter 0

ShortName: 3DPRIM\_XP0\_POCSUNIT\_BE\_GEOMETRY

Address: 02690h-02693h

Name: Load Indirect Extended Parameter 0

ShortName: 3DPRIM\_XP0\_RCSUNIT\_BE

Address: 18690h-18693h

Name: Load Indirect Extended Parameter 0

Load Indirect Enable is set.

ShortName: 3DPRIM\_XP0\_POCSUNIT\_BE

DWord Bit Description

31:0 Extended Parameter 0
Format: U32
This register is used to store the Extended Parameter 0 of the 3D\_PRIMITIVE command when



## **Load Indirect Extended Parameter 1**

**3DPRIM XP1 - Load Indirect Extended Parameter 1** 

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W Size (in bits): 32

Address: 02694h-02697h

Name: Load Indirect Extended Parameter 1
ShortName: 3DPRIM XP1 RCSUNIT BE GEOMETRY

Address: 18694h-18697h

Name: Load Indirect Extended Parameter 1

ShortName: 3DPRIM\_XP1\_POCSUNIT\_BE\_GEOMETRY

Address: 02694h-02697h

Name: Load Indirect Extended Parameter 1

ShortName: 3DPRIM\_XP1\_RCSUNIT\_BE

Address: 18694h-18697h

Name: Load Indirect Extended Parameter 1

ShortName: 3DPRIM\_XP1\_POCSUNIT\_BE

 DWord
 Bit
 Description

 0
 31:0
 Extended Parameter 1

 Format:
 U32

This register is used to store the Extended Parameter 1 of the 3D\_PRIMITIVE command when Load Indirect Enable is set.



### **Load Indirect Extended Parameter 2**

**3DPRIM XP2 - Load Indirect Extended Parameter 2** 

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W Size (in bits): 32

Address: 02698h-0269Bh

Name: Load Indirect Extended Parameter 2
ShortName: 3DPRIM XP2 RCSUNIT BE GEOMETRY

Address: 18698h-1869Bh

Name: Load Indirect Extended Parameter 2

ShortName: 3DPRIM\_XP2\_POCSUNIT\_BE\_GEOMETRY

Address: 02698h-0269Bh

Name: Load Indirect Extended Parameter 2

ShortName: 3DPRIM\_XP2\_RCSUNIT\_BE

Address: 18698h-1869Bh

Name: Load Indirect Extended Parameter 2

Load Indirect Enable is set.

ShortName: 3DPRIM\_XP2\_POCSUNIT\_BE

DWord Bit Description

0 31:0 Extended Parameter 2
Format: U32
This register is used to store the Extended Parameter 2 of the 3D\_PRIMITIVE command when



## **Load Indirect Instance Count**

3DPRIM\_INSTANCE\_COUNT - Load Indirect Instance Count

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W Size (in bits): 32

Address: 02438h-0243Bh

Name: Load Indirect Instance Count

ShortName: 3DPRIM\_INSTANCE\_COUNT\_RCSUNIT\_BE\_GEOMETRY

Address: 18438h-1843Bh

Name: Load Indirect Instance Count

ShortName: 3DPRIM\_INSTANCE\_COUNT\_POCSUNIT\_BE\_GEOMETRY

Address: 02438h-0243Bh

Name: Load Indirect Instance Count

ShortName: 3DPRIM\_INSTANCE\_COUNT\_RCSUNIT\_BE

Address: 18438h-1843Bh

Name: Load Indirect Instance Count

ShortName: 3DPRIM\_INSTANCE\_COUNT\_POCSUNIT\_BE

DWord Bit Description

0 31:0 Instance Count

This register is used to store the Instance Count of the 3D\_PRIMITIVE command when Load  $\,$ 

Indirect Enable is set.



## **Load Indirect Start Instance**

3DPRIM\_START\_INSTANCE - Load Indirect Start Instance

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W Size (in bits): 32

Address: 0243Ch-0243Fh

Name: Load Indirect Start Instance

ShortName: 3DPRIM\_START\_INSTANCE\_RCSUNIT\_BE\_GEOMETRY

Address: 1843Ch-1843Fh

Name: Load Indirect Start Instance

ShortName: 3DPRIM\_START\_INSTANCE\_POCSUNIT\_BE\_GEOMETRY

Address: 0243Ch-0243Fh

Name: Load Indirect Start Instance

ShortName: 3DPRIM\_START\_INSTANCE\_RCSUNIT\_BE

Address: 1843Ch-1843Fh

Enable is set.

Name: Load Indirect Start Instance

ShortName: 3DPRIM\_START\_INSTANCE\_POCSUNIT\_BE

DWord Bit Description

31:0 Start Vertex
Format: U32
This register is used to store the Start Instance of the 3D\_PRIMITIVE command when Load Indirect

Doc Ref # IHD-OS-ICLLP-Vol 2c-1.20



## **Load Indirect Start Vertex**

**3DPRIM START VERTEX - Load Indirect Start Vertex** 

Register Space: MMIO: 0/2/0

Source: RenderCS

Access: R/W Size (in bits): 32

Address: 02430h-02433h

Name: Load Indirect Start Vertex

ShortName: 3DPRIM\_START\_VERTEX\_RCSUNIT\_BE\_GEOMETRY

Address: 18430h-18433h

Name: Load Indirect Start Vertex

ShortName: 3DPRIM\_START\_VERTEX\_POCSUNIT\_BE\_GEOMETRY

Address: 02430h-02433h

Name: Load Indirect Start Vertex

ShortName: 3DPRIM\_START\_VERTEX\_RCSUNIT\_BE

Address: 18430h-18433h

Name: Load Indirect Start Vertex

ShortName: 3DPRIM\_START\_VERTEX\_POCSUNIT\_BE

 DWord
 Bit
 Description

 0
 31:0
 Start Vertex

 Format:
 U32

This register is used to store the Start Vertex of the 3D\_PRIMITIVE command when Load Indirect Enable is set.



## **Load Indirect Vertex Count**

3DPRIM\_VERTEX\_COUNT - Load Indirect Vertex Count

Register Space: MMIO: 0/2/0

Source: RenderCS

R/W Access: Size (in bits): 32

Address: 02434h-02437h

Name: Load Indirect Vertex Count

ShortName: 3DPRIM\_VERTEX\_COUNT\_RCSUNIT\_BE\_GEOMETRY

Address: 18434h-18437h

Name: Load Indirect Vertex Count

ShortName: 3DPRIM\_VERTEX\_COUNT\_POCSUNIT\_BE\_GEOMETRY

Address: 02434h-02437h

Name: Load Indirect Vertex Count

ShortName: 3DPRIM\_VERTEX\_COUNT\_RCSUNIT\_BE

Address: 18434h-18437h

Name: Load Indirect Vertex Count

ShortName: 3DPRIM\_VERTEX\_COUNT\_POCSUNIT\_BE

**DWord** Bit **Description** 31:0 Vertex Count U32 Format:

This register is used to store the Vertex Count of the 3D\_PRIMITIVE command when Load Indirect

Enable is set.



# LUT\_3D\_CTL

**LUT 3D CTL** 

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

**Update Point:** 

Address: 490A4h-490A7h

Name: Pipe A 3D LUT Control

ShortName: LUT\_3D\_CTL\_A

Power: PG1 Reset: soft

31

## DWord Bit Description

0

#### **LUT 3D Enable**

This field enables the 3D LUT.

| Value | Name    |
|-------|---------|
| 0b    | Disable |
| 1b    | Enable  |

#### **Programming Notes**

3D LUT can be enabled/disabled at any time irrespective of when the pipe is enabled/disabled. Program the Bit 10 of register 420b0h to 1b to ensure that the 3D LUT functionality gets enabled right on the first frame when the pipe turns on.

#### 30 New LUT Ready

Access: R/W Set

This bit must be set to '1' after all the 3D LUT entries are programmed. This bit will get cleared by hardware after the LUT buffer is loaded in to the internal working RAM.

| Value | Name              | Description   |
|-------|-------------------|---|
| 0b    | New LUT not ready | New LUT is not yet ready/hardware finished loading the LUT buffer in to internal working RAM. |
| 1b    | New LUT<br>Ready  | New LUT is ready.   |

#### Restriction

Once set, only hardware is allowed to clear this bit. Software cannot clear this bit.



| LUT_3D_CTL   |                                       |                   |                                  |  |
|--|---------------------------------------|-------------------|----------------------------------|--|
| 29   | 29 Allow Double Buffer Update Disable |                   |                                  |  |
|  | Access:                               |                   | R/W                              |  |
| This field controls whether double buffer updates are allowed to be disabled for the 3 registers that are double buffered. The DOUBLE_BUFFER_CTL register can be configure globally disable double buffer updates for those resources that allow them to be disable. |                                       |                   | TL register can be configured to |  |
| Value  |                                       |                   | Name                             |  |
|  | 0b                                    | Not Allowed       |                                  |  |
|  | 1b                                    | Allowed [Default] |                                  |  |
| 28:0 Reserved  |                                       |                   |                                  |  |
|  | Format:                               |                   | MBZ                              |  |



## LUT\_3D\_DATA

**LUT 3D DATA** 

Register Space: MMIO: 0/2/0

Source: BSpec Access: R/W Size (in bits): 32

Address: 490ACh-490AFh
Name: Pipe A 3D LUT Data
ShortName: LUT\_3D\_DATA\_A

Power: PG1 Reset: soft

These are the 3D LUT entries. The 3D LUT Index Value indicates the 3D LUT location to be accessed through this register.

Even though this specific register is not double buffered, the 3D LUT table that this register accesses is (i.e. this register updates the table's back buffer). The double buffering point for the table (after DB'ing is armed) is the start of V. Blank or the Pipe is disabled

| ·   |   |              |  |
|---|---|--------------|--|
| Restriction   |   |              |  |
| This register must be written only as a full 32 bit dword. Byte or word writes are not supported. |   |              |  |
| DWord   | Bit   | Description  |  |
| 0   | 31:30                                       | Reserved     |  |
|   | 29:0  | LUT 3D Entry |  |
|   | 3D LUT entry value programmed as R10G10B10. |              |  |



## LUT\_3D\_INDEX

| LUT_3D_INDEX    |                     |  |  |
|-----------------|---------------------|--|--|
| Register Space: | MMIO: 0/2/0         |  |  |
| Source:         | BSpec               |  |  |
| Access:         | R/W                 |  |  |
| Size (in bits): | 32                  |  |  |
| Address:        | 490A8h-490ABh       |  |  |
| Name:           | Pipe A 3D LUT Index |  |  |
| ShortName:      | LUT_3D_INDEX_A      |  |  |
| Power:          | PG1                 |  |  |
| Reset:          | soft                |  |  |

This index controls access to the pre-double buffered array of 3D LUT entries.

Even though this specific register is not double buffered, the 3D LUT table that this register accesses is (i.e. this register updates the table's back buffer). The double buffering point for the table (after DB'ing is armed) is the start of V. Blank or the Pipe is disabled

| DWord                             | Bit   | Description   |              |  |
|-----------------------------------|---|---|--------------|--|
| 0                                 | 31:14   | Reserved  |              |  |
|                                   |   | Format:   |              | MBZ                                    |
|                                   | 13 Index Auto Increment  This field enables the index value to auto increment on each read or write to the da |   |              | ach read or write to the data register |
| Value Name                        |   |   |              | Name                                   |
| 0b No Increment 1b Auto Increment |   | 0b  | No Increment |  |
|                                   |   |   |              |  |
| 12                                | 12:0  | Index Value This field indicates the data location to be accessed through the data register. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the current automatically calculated index value can be read here, and the index will roll over to 0 after reaching the end of the allowed range. |              |  |
|                                   |   | Value   |              | Name                                   |
|                                   |   | [0,4912]  |              |  |