

Open Source Intel[®] HD Graphics Programmer's Reference Manual (PRM)

Observability Performance Counters for Intel[®] Core[™] Processor Family

NOTICE:

This document contains information on products in the design phase of development, and Intel[®] reserves the right to add or remove product features at any time, with or without changes to this open source documentation.



Creative Commons License

You are free to Share - to copy, distribute, display, and perform the work

Under the following conditions:

Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2013, Intel Corporation. All rights reserved.



Observability

Table of Contents

Observability Overview	4
Device Tags and Definitions	4
Trace	5
Performance Visibility	6
Motivation For Hardware-Assisted Performance Visibility	6
Performance Event Counting	6
HW Support	6
Performance Counter Reporting	6
Performance Counter Report Formats	7
Aggregating Counters	12
Aggregating Counters	13
MI_REPORT_PERF_COUNT	16
Performance Statistics Registers	18



Observability Overview

As GFX-enabled systems and usage models have grown in complexity over time, a number of HW features have been added specifically for the purpose of providing more insight into HW behavior while running a commercially available operating system. This chapter documents these features with pointers to relevant sections in other chapters. Supported observability features include:

- Performance counters
- Various other debug registers

NOTE: This document is intended to be used as a companion document to describe the ability to monitor performance for the various Intel graphics open source programmer's reference manuals. Please review those documents to understand the terms, functionality and details for a specific Intel graphics device.

Device Tags and Definitions

The following table lists device "tags" (abbreviations) used in various parts of this document as aliases for the device names. Note that stepping information is sometimes appended to the device tag, e.g., DevSNB:E.

Device Tag	Program Name	Graphics Architecture	SKU	Product Name / Description
SNIR	SandyBridge	Gonf	GT1	SandyBridge GT1
SIND	SandyBridge	Geno	GT2	SandyBridge GT2
IV/D	ha Dridge	Con7	GT1	IvyBridge GT1
IVD	турпаде	Genz	GT2	IvyBridge GT2
VLV	Valley View	Gen7LP	GТ	Low-power variation of IVB. VLV, VLV1, VLVT and VLV:X0 are synonymous terms.
			GT1	Haswell GT1
HSW	Haswell	Gen7.5	GT2	Haswell GT2
			GT3	Haswell GT3

Information without any device tagging is applicable to all devices.



Trace

This section contains the following contents:

• Performance Visibility



Performance Visibility

Motivation For Hardware-Assisted Performance Visibility

As the focus on GFX performance and programmability has increased over time, the need for hardware (HW) support to rapidly identify bottlenecks in HW and efficiently tune the work sent to same has become correspondingly important. This part of the PRM describes the HW support for Performance Visibility.

Performance Event Counting

An earlier generation introduced dedicated GFX performance counters to address key issues associated with existing chipset CHAPs counters (lack of synchronization with GFX rendering work and low sampling frequency achievable when sampling via CPU MMIO read). The dedicated counter values are written to memory whenever an MI_REPORT_PERF_COUNT command is placed in the ring buffer.

While this approach eliminated much of the error associated with the previous approaches, it is still limited to sampling the counters only at the boundaries between ring commands. This inherently limited the ability of performance analysis tools to drill down into a primitive, which can contain thousands of triangles and require several hundreds of milliseconds to render.

DevIVB enhanced the aggregating counters to support the additional thread types generated by more advanced graphics APIs that support advanced features such as hull and domain shaders. The high rate at which interesting internal events can occur motivated adding an interrupt-generation capability so that HW could notify SW when the data buffer was approaching full.

DevHSW enhances support for high reporting frequencies by increasing the report buffer size in order to allow SW sufficient time between performance monitoring interrupts, enabling single run histogramming support for events like pixels per polygon. Issues with DevSNB support drove enhancements to enable performance monitoring with RC6 enabled, different report buffer ring wrap behavior, and MMIO visibility into performance counters.

HW Support

This section contains various reporting counters and registers for hardware support for Performance Visibility.

Performance Counter Reporting

When the MI_REPORT_PERF_COUNT command is received, a snapshot of the performance counter values is written to memory. The format used by HW for such reports is selected using the Counter Select field within the <u>OACONTROL</u> register. The organization and number of report formats vary per project and are detailed in the following section. In the following layouts, the RPT_ID is always stored in the lowest addressed DWORD.

[DevSNB]: Under conditions with high memory traffic, the values of the counters may not all be sampled at the same point in time.

[DevIVB]: In order to ensure coherent sampling of the counters, the counters are frozen and will not advance while sampling and reporting to memory is in progress. This may result in small counting errors in internally triggered reporting modes.



[DevSNB] When an over flow condition occurs and the buffers need to be reset, or when software wants to change the OABUFFER to point to a new area in memory, Programming of the performance ring must follow the sequence below.

- Clear OA enable bit by writing 0x2360[0] = 0
- Write OASTATUS2
- Write OABUFFER
- Write OASTATUS1
- Set OA enable bit by writing 0x2360[0] = 1

[DevSNB]: When software wants to reinitialize the OA buffer Tail pointer should follow the below sequence.

- Clear OA enable bit by writing 0x2360[0] = 0
- Ensure Render command streamer doesn't execute MI_REPORT_PERF_COUNT command until OA is enabled.
 - This can be achieved by ensuring render engine is IDLE and blocked from executing any new MI_REPORT_PERF_COUTN commands **OR**
 - Program the OA buffer programming through a series of MI_LOAD_REGISTER_IMM commands through render engine command buffer.
- Program OA Tail pointer, if required initialize OA head pointer.
- Set OA enable bit by writing 0x2360[0] = 1

[DevSNB] [Dev IVB] [DevVLV] [DevHSW] [all steppings] [all skus]: OA unit Is using render clock for its functionality. When trunk level clock gating takes place, OA clock would be gated, unable to count the events from non-render clock domain. Render clock gating must be disabled when OA is enabled to count the events from non-render domain. Unit level clock gating for RCS should also be disabled.

Performance Counter Report Formats

[DevSNB]

Counter Select = 000

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAMP		RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAMP		RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12
A-Cntr 13	A-Cntr 14	A-Cntr 15	A-Cntr 16	A-Cntr 17	A-Cntr 18	A-Cntr 19	A-Cntr 20
A-Cntr 21	A-Cntr 22	A-Cntr 23	A-Cntr 24	A-Cntr 25	A-Cntr 26	A-Cntr 27	A-Cntr 28



A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAMP		RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12
Reserved	Reserved	Reserved	Reserved	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

Counter Select = 011

A-Cntr 0	A-Cntr 1	A-Cntr 2	A-Cntr 3	A-Cntr 4	TIME_STAMP		RPT_ID
A-Cntr 5	A-Cntr 6	A-Cntr 7	A-Cntr 8	A-Cntr 9	A-Cntr 10	A-Cntr 11	A-Cntr 12
A-Cntr 13	A-Cntr 14	A-Cntr 15	A-Cntr 16	A-Cntr 17	A-Cntr 18	A-Cntr 19	A-Cntr 20
A-Cntr 21	A-Cntr 22	A-Cntr 23	A-Cntr 24	A-Cntr 25	A-Cntr 26	A-Cntr 27	A-Cntr 28
Reserved	Reserved	Reserved	Reserved	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

[DevIVB] [DevVLV] [DevVLVT]

Counter Select = 000

A-Cntr 4	A-Cntr 3	A-Cntr 2	A-Cntr 1	A-Cntr 0	TIME_S	TAMP	RPT_ID
A-Cntr 12	A-Cntr 11	A-Cntr 10	A-Cntr 9	A-Cntr 8	A-Cntr 7	A-Cntr 6	A-Cntr 5

A-Cntr 4	A-Cntr 3	A-Cntr 2	A-Cntr 1	A-Cntr 0	TIME_STAMP		RPT_ID
A-Cntr 12	A-Cntr 11	A-Cntr 10	A-Cntr 9	A-Cntr 8	A-Cntr 7	A-Cntr 6	A-Cntr 5
A-Cntr 20	A-Cntr 19	A-Cntr 18	A-Cntr 17	A-Cntr 16	A-Cntr 15	A-Cntr 14	A-Cntr 13
A-Cntr 28	A-Cntr 27	A-Cntr 26	A-Cntr 25	A-Cntr 24	A-Cntr 23	A-Cntr 22	A-Cntr 21



/	A-Cntr 4	A-Cntr 3	A-Cntr 2	A-Cntr 1	A-Cntr 0	TIME_STAMP		RPT_ID
ł	A-Cntr 12	A-Cntr 11	A-Cntr 10	A-Cntr 9	A-Cntr 8	A-Cntr 7	A-Cntr 6	A-Cntr 5
F	Reserved	Reserved	Reserved	Reserved	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0
F	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

Counter Select = 011

A-Cntr 4	A-Cntr 3	A-Cntr 2	A-Cntr 1	A-Cntr 0	TIME_STAMP		RPT_ID
A-Cntr 12	A-Cntr 11	A-Cntr 10	A-Cntr 9	A-Cntr 8	A-Cntr 7	A-Cntr 6	A-Cntr 5
A-Cntr 20	A-Cntr 19	A-Cntr 18	A-Cntr 17	A-Cntr 16	A-Cntr 15	A-Cntr 14	A-Cntr 13
A-Cntr 28	A-Cntr 27	A-Cntr 26	A-Cntr 25	A-Cntr 24	A-Cntr 23	A-Cntr 22	A-Cntr 21
Reserved	Reserved	Reserved	Reserved	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

A-Cntr 4	A-Cntr 3	A-Cntr 2	A-Cntr 1	A-Cntr 0	TIME_STAMP		RPT_ID
A-Cntr 12	A-Cntr 11	A-Cntr 10	A-Cntr 9	A-Cntr 8	A-Cntr 7	A-Cntr 6	A-Cntr 5
A-Cntr 20	A-Cntr 19	A-Cntr 18	A-Cntr 17	A-Cntr 16	A-Cntr 15	A-Cntr 14	A-Cntr 13
A-Cntr 28	A-Cntr 27	A-Cntr 26	A-Cntr 25	A-Cntr 24	A-Cntr 23	A-Cntr 22	A-Cntr 21
A-Cntr 36	A-Cntr 35	A-Cntr 34	A-Cntr 33	A-Cntr 32	A-Cntr 31	A-Cntr 30	A-Cntr 29
A-Cntr 44	A-Cntr 43	A-Cntr 42	A-Cntr 41	A-Cntr 40	A-Cntr 39	A-Cntr 38	A-Cntr 37
Reserved	Reserved	Reserved	Reserved	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved



Reserved	Reserved	Reserved	Reserved	Reserved	TIME_STAMP		RPT_ID
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
A-Cntr 36	A-Cntr 35	A-Cntr 34	A-Cntr 33	A-Cntr 32	A-Cntr 31	A-Cntr 30	A-Cntr 29
A-Cntr 44	A-Cntr 43	A-Cntr 42	A-Cntr 41	A-Cntr 40	A-Cntr 39	A-Cntr 38	A-Cntr 37

[DevHSW] Counters layout for various values of select from the register: Counter Select = 000

A-Cntr 4	A-Cntr 3	A-Cntr 2	A-Cntr 1	A-Cntr 0	TIME_S	ΓΑΜΡ	RPT_ID
A-Cntr 12	A-Cntr 11	A-Cntr 10	A-Cntr 9	A-Cntr 8	A-Cntr 7	A-Cntr 6	A-Cntr 5

Counter Select = 001

A-Cntr 4	A-Cntr 3	A-Cntr 2	A-Cntr 1	A-Cntr 0	TIME_ST/	AMP	RPT_ID
A-Cntr 12	A-Cntr 11	A-Cntr 10	A-Cntr 9	A-Cntr 8	A-Cntr 7	A-Cntr 6	A-Cntr 5
A-Cntr 20	A-Cntr 19	A-Cntr 18	A-Cntr 17	A-Cntr 16	A-Cntr 15	A-Cntr 14	A-Cntr 13
A-Cntr 28	A-Cntr 27	A-Cntr 26	A-Cntr 25	A-Cntr 24	A-Cntr 23	A-Cntr 22	A-Cntr 21

Counter Select = 010

A-Cntr 4	A-Cntr 3	A-Cntr 2	A-Cntr 1	A-Cntr 0	TIME_STAMP		RPT_ID
A-Cntr 12	A-Cntr 11	A-Cntr 10	A-Cntr 9	A-Cntr 8	A-Cntr 7	A-Cntr 6	A-Cntr 5
B-Cntr 7	B-Cntr 6	B-Cntr 5	B-Cntr 4	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-cntr 0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

A-Cntr 4	A-Cntr 3	A-Cntr 2	A-Cntr 1	A-Cntr 0	TIME_STAMP		RPT_ID
A-Cntr 12	A-Cntr 11	A-Cntr 10	A-Cntr 9	A-Cntr 8	A-Cntr 7	A-Cntr 6	A-Cntr 5
A-Cntr 20	A-Cntr 19	A-Cntr 18	A-Cntr 17	A-Cntr 16	A-Cntr 15	A-Cntr 14	A-Cntr 13
A-Cntr 28	A-Cntr 27	A-Cntr 26	A-Cntr 25	A-Cntr 24	A-Cntr 23	A-Cntr 22	A-Cntr 21
B-Cntr 7	B-Cntr 6	B-Cntr 5	B-Cntr 4	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved



B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0	INST ADD	TIME_ST/	AMP	RPT_ID
Reserved							

Counter Select = 101

A-Cntr 4	A-Cntr 3	A-Cntr 2	A-Cntr 1	A-Cntr 0	TIME_ST/	AMP	RPT_ID
A-Cntr 12	A-Cntr 11	A-Cntr 10	A-Cntr 9	A-Cntr 8	A-Cntr 7	A-Cntr 6	A-Cntr 5
A-Cntr 20	A-Cntr 19	A-Cntr 18	A-Cntr 17	A-Cntr 16	A-Cntr 15	A-Cntr 14	A-Cntr 13
A-Cntr 28	A-Cntr 27	A-Cntr 26	A-Cntr 25	A-Cntr 24	A-Cntr 23	A-Cntr 22	A-Cntr 21
A-Cntr 36	A-Cntr 35	A-Cntr 34	A-Cntr 33	A-Cntr 32	A-Cntr 31	A-Cntr 30	A-Cntr 29
A-Cntr 44	A-Cntr 43	A-Cntr 42	A-Cntr 41	A-Cntr 40	A-Cntr 39	A-Cntr 38	A-Cntr 37
B-Cntr 7	B-Cntr 6	B-Cntr 5	B-Cntr 4	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0
Reserved							

Counter Select = 110

B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0	INST ADD	TIME_ST/	AMP	RPT_ID
Reserved							
A-Cntr 36	A-Cntr 35	A-Cntr 34	A-Cntr 33	A-Cntr 32	A-Cntr 31	A-Cntr 30	A-Cntr 29
A-Cntr 44	A-Cntr 43	A-Cntr 42	A-Cntr 41	A-Cntr 40	A-Cntr 39	A-Cntr 38	A-Cntr 37

Reserved	Reserved	Reserved	C-Cntr 0	INST ADD	TIME_ST	TAMP	RPT_ID
B-Cntr 7	B-Cntr 6	B-Cntr 5	B-Cntr 4	B-Cntr 3	B-Cntr 2	B-Cntr 1	B-Cntr 0



Aggregating Counters

Cntr #	Event	Description
A0	Aggregated Core Array Active	The sum of all cycles on all cores spent actively executing instructions.
		This does not count the time taken to service Send instructions. This time is considered by shader active counters to give the result.
		[DevSNB]: A23 and A24 may be incorrect when post shader Z and/or stencil tests are required.
A1	Aggregated Core Array Stalled	The sum of all cycles on all cores spent stalled. (at least one thread loaded but the entire core is stalled for any reason)
A2	Vertex Shader Active Time	Total time in clocks the vertex shader spent active on all cores.
A3	Vertex Shader Stall Time (Event not supported in Gen 6 and so this counter should not be used for any performance analysis)	Total time in clocks the vertex shader spent stalled on all cores. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A4	Vertex Shader Stall Time – Core Stall	Total time in clocks the vertex shader spent stalled on all cores – and the entire core was stalled as well. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A5	# VS threads loaded	Number of VS threads loaded at any given time in the EUs.
A6	Vertex Shader ready but not running Time	Total time in clocks the vertex shader spent ready to run but not running on all cores.
A7	Geometry Shader/GPGPU Active Time	Total time in clocks the geometry shader or GPGPU spent active on all cores.
A8	Geometry Shader/GPGPU Stall Time (Event not supported in Gen 6 and so this counter should not be used	Total time in clocks the geometry shader or GPGPU spent stalled on all cores. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
	for any performance analysis)	
A9	Geometry Shader/GPGPU Stall Time – Core Stall	Total time in clocks the geometry shader or GPGPU spent stalled on all cores – and the entire core was stalled as well. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A10	# GS/GPGPU threads loaded	Number of GS or GPGPU threads loaded at any given time in the EUs.
A11	Geometry Shader/GPGPU ready but not running Time	Total time in clocks the geometry shader or GPGPU spent ready to run but not running on all cores.
A12	Pixel Shader Active Time	Total time in clocks the pixel shader spent active on all cores.
A13	Pixel Shader Stall Time (Event not supported in Gen 6 and so this counter should not be used for any performance analysis)	Total time in clocks the Pixel shader spent stalled on all cores. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are architecturally interesting)
A14	Pixel Shader Stall Time – Core Stall	Total time in clocks the pixel shader spent stalled on all cores – and the entire core was stalled as well. This metric must be bucketed by stall type ("other" is ok – but must have buckets for things that are



Cntr #	Event	Description
		architecturally interesting)
A15	# PS threads loaded	Number of PS threads loaded at any given time in the EUs.
A16	Pixel Shader ready but not running Time	Total time in clocks the Pixel shader spent ready to run but not running on all cores.
A17	Reserved	Reserved
A18	Reserved	Reserved
A19	Reserved	Reserved
A20	Reserved	Reserved
A21	Pixel Kill Count	Number of pixels/samples killed in the pixel shader. (How about chroma key?) [DevSNB]: Count reported is 2X or 4X the actual count for non-dual source blending or dual source blending respectively.
A22	Alpha Test Pixels Failed	Number of pixels/samples that fail alpha-test. Alpha to coverage may have some challenges in per-pixel invocation.
A23	Post PS Stencil Pixels Failed	Number of pixels/samples fail stencil test in the backend.
A24	Post PS Z buffer Pixels Failed	Number of pixels/samples fail Z test in the backend.
A25	Pixels/samples Written in the frame buffer	MRT case will report multiple of those.
A26	GPU Busy	CSunit indicating that ring is idle.
A27	CL active and not stalled	Clipper Fixed Function is active but not stalled
A28	SF active and stalled	SF Fixed Function is active but not stalled

Aggregating Counters

Cntr #	Event	Description
A0	Aggregated Core Array Active	The sum of all cycles on all cores spent actively executing instructions. This does not count the time taken to service Send instructions. This time is considered by shader active counters to give the result.
A1	Aggregated Core Array Stalled	The sum of all cycles on all cores where the EU is not idle and is not actively executing ISA instructions. Generally this means that all loaded threads on the EU are stalled on some data dependency, but this also includes the time during which the TS is loading the thread dispatch header into the EU prior to thread execution and no other thread is fully loaded.
A2	Vertex Shader Active Time	Total time in clocks the vertex shader spent active on all cores.
A3	Reserved	Reserved
A4	Vertex Shader Stall Time – Core Stall	Total time in clocks the vertex shader spent stalled on all cores – and the entire core was stalled as well.
A5	# VS threads loaded	Number of VS threads loaded at any given time in the EUs.
A6	Reserved	Reserved
A7	Hull Shader Active Time	Total time in clocks the Hull shader spent active on all cores.



Cntr		
#	Event	Description
A8	Reserved	Reserved
A9	Hull Shader Stall Time – Core Stall	Total time in clocks the Hull shader spent stalled on all cores – and the entire core was stalled as well.
A10	# HS threads loaded	Number of HS threads loaded at any given time in the EUs.
A11	Reserved	Reserved
A12	Domain Shader Active Time	Total time in clocks the Domain shader spent active on all cores.
A13	Reserved	Reserved
A14	Domain Shader Stall Time – Core Stall	Total time in clocks the domain shader spent stalled on all cores – and the entire core was stalled as well.
A15	# DS threads loaded	Number of DS threads loaded at any given time in the EUs.
A16	Reserved	Reserved
A17	Compute Shader Active Time	Total time in clocks the compute shader spent active on all cores.
A18	Reserved	Reserved
A19	Compute Shader Stall Time – Core Stall	Total time in clocks the compute shader spent stalled on all cores – and the entire core was stalled as well.
A20	# CS threads loaded	Number of CS threads loaded at any given time in the EUs.
A21	Reserved	Reserved
A22	Geometry Shader Active Time	Total time in clocks the geometry shader spent active on all cores.
A23	Reserved	Reserved
A24	Geometry Shader Stall Time – Core Stall	Total time in clocks the geometry shader spent stalled on all cores – and the entire core was stalled as well.
A25	# GS threads loaded	Number of GS threads loaded at any given time in the EUs.
A26	Reserved	Reserved
A27	Pixel Shader Active Time	Total time in clocks the pixel shader spent active on all cores.
A28	Reserved	Reserved
A29	Pixel Shader Stall Time – Core Stall	Total time in clocks the pixel shader spent stalled on all cores – and the entire core was stalled as well.
A30	# PS threads loaded	Number of PS threads loaded at any given time in the EUs.



Cotr		
#	Event	Description
A31	Reserved	Reserved
A32	HIZ Fast Z Test Pixels Passing	[DevIVB] Count of pixels that pass the fast check (8x8). This counter under-counts slightly; a B-counter can be defined to correct the count. [DevVLV, DevVLVT] Count of pixels that pass the fast check (8x8). [DevHSW] Count of pixels that pass HiZ (8x8).
A33	HIZ Fast ZTest Pixels Failing	[DevIVB:GT1, DevVLV, DevVLVT, DevHSW] Count of pixels that fail the fast check (8x8). [DevIVB:GT2] Reserved.
A34	[DevIVB] Slow Ztest Pixels Passing [DevHSW] Reserved	[DevIVB] Count of pixels passing the slow check (2x2) [DevHSW] Reserved
A35	Slow ZTest Pixels Failing	Count of pixels that fail the slow check (2x2)
A36	Pixel Kill Count	Number of pixels/samples killed in the pixel shader. Erratum: [DevIVB, DevVLV, DevVLVT]: Count reported is 2X the actual count for or dual source render target messages i.e. when PS has two output colors.
A37	Alpha Test Pixels Failed	Number of pixels/samples that fail alpha-test. Alpha to coverage may have some challenges in per-pixel invocation.
A38	Post PS Stencil Pixels Failed	Number of pixels/samples failing stencil test after the pixel shader has executed.
A39	Post PS Z buffer Pixels Failed	Number of pixels/samples fail Z test after the pixel shader has executed.
A40	3D/GPGPU Render Target Writes	MRT scenarios will cause this counter to increment multiple times.
A41	Render Engine Busy	 Render engine is not idle. GPU Busy aggregate counter doesn't increment under the following conditions: Context Switch in Progress. GPU stalled on executing MI_WAIT_FOR_EVENT. GPU stalled on execution MI_SEMAPHORE_MBOX. RCS idle but other parts of GPU active (e.g. only media engines active)
A42	VS bottleneck	VSunit is stalling VF (upstream unit) and starving HS (downstream unit)
A43	GS bottleneck	GSunit is stalling DS (upstream unit) and starving SOL(downstream unit)
A44	Reserved	Reserved



MI_REPORT_PERF_COUNT

			MI_REPORT_PE	RF_COUNT	I				
Project:		DevIVB+							
Length Bias:		2							
The MI_REPO the address s to be treated	The MI_REPORT_PERF_COUNT command causes the GFX hardware to write out a snap-shot of performance counters to the address specified in this command along with constant ID field supplied and the time-stamp counter. This write is required to be treated as a cacheable write irrespective of GTT entry memory type. This command is specific to the render engine.								
			Programming Note	S			Project		
This command is to be used for performance debug mode and can be inserted after events of interest (frequently before and after a 3DPRIMITIVE command). SW is entirely responsible for managing the ID field and addresses used by such a series of commands.									
GTT_SELECT must not be set to 1 (i.e. GGTT) when MI_REPORT_PERF_COUNT command is programmed in a non-privileged batch buffer. Refer to the "User Mode Privileged commands" Table in MI_BATCH_BUFFER_START command section for more details. Each batch buffer is explicitly tagged as privileged or non-privileged.							DevHSW		
DWord	Bit			Description					
		Command Ty	ре						
	31:29	Default Value		0h MI_COMMAND					
		Format:		OpCode					
		MI Command	Opcode						
	28:23	Default Value			28h MI_				
		Format:			OpCode				
0	22:6	Reserved							
		Format:		N	1BZ				
		DWord Lengt	h		-				
		Format:			=n				
	5:0	Total Length -	2						
		Value		Name		Proj	ect		
		1h	Excludes DWord (0,1) [Default	t]		IVB,HSW			
		Memory Addr	ess						
	31:6	Format:	GraphicsAddress	[31:6]					
		This field spec	ifies 64B aligned GFX MEM add	dress where the cha	ap counter values	are reporte	d.		
	5	Reserved			10.7		1		
		Format:		N	1BZ				
		Core Mode En	nable						
1	4	Project:		DevHSW+					
	4	Format: U1							
		1, then the Me	hen the address will be offset by mory is offset by	y the Core ID:If Coi data(64b).	re ID 0, then there	is no offset	If Core ID		
	0.4	Reserved							
	3:1	Format:		N	1BZ				
	0	GTT Select							



		Format: U1 This field when set (i.e. bit = 1) selects the GGTT for address translation. When this bit is 0 (defaul value), HW should use PGTT for address translation.				
		Report ID				
2		Project:	DevIVB+			
∠ Project:	31:0	Format:	U32			
DevIVB+		This field specifies the ID provided by SW for a g flavors of these reports based on where in comm when Counter Select Field is 0.	iven report command. I and-stream they are ins	t can be tracked to use different serted.This field is reported only		



Performance Statistics Registers

			OACONTROL - Observation	Architecture Control						
Register	Space	: MMIO: 0)/2/0							
Project:		DevSNB	3+							
Default Value: 0x0000000										
Access:		R/W								
Size (in l	bits):	32								
Address		02360h								
Valid Pro	ojects:	[DevSNE	B, DevIVB, DevVLV, DevVLVT, De	vHSW]						
This regi	ister co	ntrols global OA f	functionality, report format, interrup	t steering and context filtering.						
			Workaround		Project					
Workard softward If so sof be done	ound : I e must tware r e before	f software intends check to see if the nust program the the buffer becon	s to reset the OA buffer to start a ne e head pointer in OASTATUS2 is g head pointer to a value less than t nes active again	ew one, after clearing the Timer Enable bit, reater than the tail pointer in OASTATUS1. he current head pointer value. This must	DevSNB:GT2					
DWord	Bit		De	escription						
0	31:12	Select Context	ID		1					
		Project:	DevSNB, DevIVB, DevVLV, De	evHSW						
		Specifies the cor ignored.	ntext ID of the one context that affe	cts the performance counters. All other con-	texts are					
	11:6	Timer Period								
		Project:	Project: DevIVB, DevVLV, DevVLVT, DevHSW							
		Format:	Select							
		Specifies the per determined by se	riod of the timer strobe as a function electing a specified bit from the TIM	n of the minimum TIME_STAMP resolution. IE_STAMP register as follows:	The period is					
		StrobePeriod = N	MinimumTimeStampPeriod * 2(TimerP	eriod + 1)						
		The exponent is	defined by this field.							
		Note: The TIME_STAMP is not reset at start time so the phase of the strobe is not synchronized with enable of the OA unit. This could result in approximately a full StrobePeriod elapsing prior to the first to Usage for this mechanism should be time based periodic triggering, typically.								
	11:6	Timer Period								
		Project:		DevSNB						
		Format:		Select						
		Specifies the period of the timer strobe as a function of the minimum TIME_STAMP resolution. The period is determined by selecting a specified bit from the TIME_STAMP register as follows:								
		StrobePeriod = N	MinimumTimeStampPeriod * 2(TimerP	eriod + 4)						
		The exponent is	defined by this field.							
		Note: The TIME_ enable of the OA Usage for this m	_STAMP is not reset at start time so A unit. This could result in approxim techanism should be time based pe	o the phase of the strobe is not synchronize ately a full StrobePeriod elapsing prior to th riodic triggering, typically.	d with the e first trigger.					



5			OACON	TROL Observation Arch							
5	Timor	Enable		TIROL - Observation Arch	itecture Control						
	Project: DevSNB, DevIVB, DevVLV, DevVLVT, DevHSW										
	Format: Enable										
	Description										
	This fie disable	This field enables the timer logic to output a periodic strobe, as defined by the Timer Period. When disabled the timer output is not asserted.									
	Value	Nam	e		Descriptio	on					
	0h	Disable [De	fault]	Counter does not get writte	n out on regular	interval					
1h Enable Counter gets written out on regular intervals, defined by the Timer f							y the Timer Pe	eriod			
4.2	Counte	er Select					,				
	Project	:	Pre-De	vHSW							
	Format	t:	Perform	nance Counter Report Form	at						
	This fie	ld selects whi	ich perfo	prmance counter report form	at to use, please	refer to Pe	rformance Co	unter			
4:2	Reserv	ronnais seci									
	Project	:		DevH	ISW						
	Format	t:		MBZ							
1	Specific Context Enable										
	Format	Format: Enable									
	Description										
	Enables counters to work on a context specific workload. The context is given by bits 31:12. OA unit level clock gating must be ENABLED when using specific ContextID feature.										
	Value	Nor		Description							
		INdifi	e		Description			Project			
	0h	Disable [De	e fault]	All contexts are considere	Description d			Project			
	0h 1h	Disable [De Enable	e fault]	All contexts are considere Only the contexts with the	Description d Select Context II	D are consi	dered	Project DevHSW			
	0h 1h	Disable [De	e fault]	All contexts are considere Only the contexts with the	Description d Select Context II	D are consi	dered	Project DevHSW			
	0h 1h	Disable [De Enable	e fault] Pro	All contexts are considere Only the contexts with the ogramming Notes	Description d Select Context II	D are consi	dered Project	Project DevHSW			
	0h 1h Must b	Disable [De Enable	e fault] Pro	All contexts are considere Only the contexts with the ogramming Notes ware)	Description d Select Context II	D are consi	dered Project ST2:A	Project DevHSW			
0	0h 1h Must b	Enable Enable e set to '1' (cr nance Coun	e fault] Pro ontext av	All contexts are considere Only the contexts with the ogramming Notes ware)	Description d Select Context II	D are consi DevSNB:0	dered Project GT2:A	DevHSW			
0	0h 1h Must b Perforr Project	Disable [De Enable e set to '1' (co nance Coun	e fault] Pro ontext av ter Enat	All contexts are considere Only the contexts with the ogramming Notes ware)	Description d Select Context II All Fraction	D are consi	dered Project ST2:A	DevHSW			
0	0h 1h Must b Perforr Project Format	Enable Enable e set to '1' (cr nance Coun : :	e fault] Pro ontext av ter Enat	All contexts are considere Only the contexts with the ogramming Notes ware) Die	Description d Select Context II All Enable will occur. ML R	D are consi	dered Project GT2:A	DevHSW			
0	0h 1h Must b Perforr Project Format Global undefin	Enable Enable e set to '1' (cu nance Coun :: t: performance ed when clea	e fault] Pro ontext av ter Enat counter tr.	All contexts are considere Only the contexts with the ogramming Notes ware) Dle	Description d Select Context II All Enable will occur. MI_R	D are consi	dered Project ST2:A ERF_COUNT	DevHSW			
0	0h 1h Must b Perforr Project Format Global j undefin	Enable Enable e set to '1' (c nance Coun :: t: performance ed when clea	e fault] Prontext av ter Enat	All contexts are considere Only the contexts with the ogramming Notes ware) De enable. If clear, no counting Programming Notes	Description d Select Context II All Enable will occur. MI_R	D are consi	dered Project ST2:A ERF_COUNT Proj	Project DevHSW is ect			
0	0h 1h Must b Perforr Project Format Global undefin When t trunk c registe	e set to '1' (considered in the set is set, lock gating mrs as 0xA094	e fault] Pro ontext av ter Enat counter tr. in order aust be d =0x0 an	All contexts are considere Only the contexts with the ogramming Notes ware) ole enable. If clear, no counting Programming Notes to have coherent counts, R isabled. This can be achieve d 0xA090[31]=1.	Description d Select Context II All Enable will occur. MI_R C6 power state a ed by programmi	D are consi DevSNB:C EPORT_PE nd render ng MMIO	dered Project ST2:A ERF_COUNT Proj DevSNB, De DevVLV, De DevHSW	Project DevHSW is ect vIVB, vVLVT,			
0	0h 1h Must b Perforr Project Format Global j undefin When t trunk c registe	Enable Enable e set to '1' (c nance Coun :: t: performance ed when clea this bit is set, lock gating m rs as 0xA094	e fault] Prontext av ter Enak counter tr. in order ust be d =0x0 an	All contexts are considere Only the contexts with the ogramming Notes ware) Die enable. If clear, no counting Programming Notes to have coherent counts, R isabled. This can be achieve d 0xA090[31]=1. Workaround	Description d Select Context II All Enable will occur. MI_R C6 power state a ed by programmi	D are consi	dered Project ST2:A ERF_COUNT Proj DevSNB, De DevVLV, De DevHSW	Project DevHSW is ect vIVB, vVLVT, Project			



			OASTATUS1 - Observation Architecture S	Status Register 1			
Registe	r Spa	ce:	MMIO: 0/2/0				
Project:			DevSNB,DevIVB,DevHSW,DevVLV				
Default Value: 0x0000000							
Access: R/W							
Size (in	bits):		32				
Address	s:		02364h				
Valid Pr	rojects	3:	DevSNB,DevIVB,DevHSW,DevVLV				
This reg	gister	is used to p	program the OA unit.				
DWord	Bit		Description				
0	31:6	Tail Point	er				
		Project:	DevSNB,DevIVB,DevHSW,DevVLV				
		Virtual add	dress of the internal trigger based buffer and it is upd	ated for every 64B c	acheline write to memory		
		This point	ter will not be updated for MI REPORT PERF COU	INT command based	writes.		
		1	Programming N	otes			
		When OA	is enabled, this address must be programmed by S	W to the base addres	ss of the internal trigger		
		base med	chanism.	ASTATUS2) do not h	ava different values while		
		programn	ning.	431A1032) d0 h0t h	ave unerent values while		
	5:3	Inter Tria	ger Report Buffer Size				
	0.0	Project:	DevSNB,DevIVB,DevHSW,DevVLV				
		This field i multiple of	indicates the size of buffer for internal trigger mechar f 128KB.	nism. This field is pro	grammed in terms of		
		Value	Name	Description	Project		
		0h	All context considered [Default]				
		0b		128KB	DevHSW		
		1b		256KB	DevHSW		
		2		512KB	DevHSW		
		3		1MB	DevHSW		
		4		2MB	DevHSW		
		5		4MB	DevHSW		
		6		8MB	DevHSW		
		7		16MB	DevHSW		
		0b		16KB	DevSNB, DevIVB		
		1b		32KB	DevSNB, DevIVB		
		2		48KB	DevSNB, DevIVB		
		3		64KB	DevSNB, DevIVB		
		4		80KB	DevSNB, DevIVB		
		5		96KB	DevSNB, DevIVB		
		6		112KB	DevSNB, DevIVB		
		7		128KB	DevSNB, DevIVB		



	OASTATUS1 - Observation	Architecture Status Regist	er 1						
2	Counter OverFlow Error								
	Format: Select								
	De	scription		Project					
	This bit is set if any of the counters overflows.								
	This bit can be reset by SW in B0.								
	Counter Overflow generation for B counters is generated on counter bit[31] transitioning form generated only when counter bit[31] transition value. SW Should consider counter overflow a counter overflow generation is correct.	incorrect. Counter overflow g 0->1 OR 1->0. Counter overf s from 1->0, i.e when the cour as valid only when counter bit	eneration is getting flow should be nter wraps around max 31] is '0'. A and C	DevSNB, DevIVB					
	Programming Notes								
	This bit must be cleared after the ring is enable	ed and before OA is enabled.		DevSNB					
1	Buffer Overflow								
	Default Value:		Oh						
	This bit is set when the Tail-pointer - Head pointer > max internal trigger buffer size								
0	Report Lost Error								
	Format:	Enable							
	This bit is set if the Report Logic is requested to write out the counter values before the previous rewas completed. The report request is ignored and the counter continue to count. This bit can be response.								
	Program	nming Notes		Project					
	Report Lost Error status is not functional and must not be looked at for any purposes.								



		OASTATUS2 - Ob	serv	ation Arc	hitecture Status Register 2					
Registe	r Spa	ce: MMIO: 0/2/0	MMIO: 0/2/0							
Project:		DevSNB, DevIVB, DevHS	Ν							
Default Value: 0x00000000 [IVB,VLV,VLVT,SNB]										
		0x0000001 [HSW]								
Access:		R/W								
Size (in	bits):	32								
Address	5:	02368h								
This reg	isteri	is used to program the OA unit.								
DWord	Bit			D	escription					
0	31:6	Head Pointer Virtual address of the internal trigger buffer. This pointer must be updated	base by S ^v	d buffer th W for inter	nat is updated by software after consuming from the report rnal trigger base buffer only.					
	5	Reserved								
		Format:			MBZ					
	4	Tail Pointer Wrap Mask								
		Project:			DevHSW					
		Programming Notes								
		This bit should be set in order to program Tail Pointer Wrap Flag. This bit is for HW internal use. SW should always set this bit to 0.								
	3	Tail Pointer Wrap Flag								
		Project:	DevHSW							
		Format:			U1					
				Progra	amming Notes					
		This bit is for HW internal use to cor	text s	save /resto	ore Tail Pointer Wrap Flag, SW should not program this bit.					
		This bit gets programmed only wher	bit gets programmed only when Tail Pointer Wrap Mask bit is set.							
	2	Head Pointer Wrap Mask								
		Project:			DevHSW					
				Progra	amming Notes					
		This bit should be set in order to program Head Pointer Wrap Flag. This bit is for HW internal use. SW should always set this bit to 0.								
	4:1	Reserved								
		Project:		Pre-Devi	HSW					
		Format:		MBZ						
	1	Head Pointer Wrap Flag								
		Project:			DevHSW					
		Format:			U1					
		Programming Notes								



		OASTATUS	2 - Observation Arc	hitecture Status Register 2					
	This bit is for HW internal use to context save /restore Head Pointer Wrap Flag. SW should not bit. This bit gets programmed only when Head Pointer Wrap Mask bit is set.								
	0	Memory select PPGTT/GGTT access							
		Project:		DevHSW					
		Access:		RO					
]				
		Value		Name					
		0	PPGTT						
		1	GGTT [Default]	;⊤⊤ [Default]					
		OABUFFER must always reside in GGTT memory. This bit must be set to '1'. DevHSW							
-	0	Memory select PPGTT/GGTT access							
		Project:	DevSNB, Dev	DevSNB, DevIVB					
		Access:	R/W						
					1				
		Value		Name					
		0	PPGTT [Default]	TT [Default]					
		1 GGTT							

			OABUFFER - Observation Architecture Buffer						
Register	ter Space: MMIO: 0/2/0								
Project:	ject: DevSNB+								
Default \	Default Value: 0x00000000 [SNB,IVB,VLV,VLVT,HSW]								
Size (in	bits):		32						
Address	5:		023B0h						
Valid Pro	oject	S:	[DevSNB]						
Access:			WO						
Address	5:		023B0h						
Valid Pro	oject	S:	[DevIVB, DevVLV, DevVLVT, DevHSW]						
Access:			R/W						
This reg	jister	is used t	o program the OA unit.						
			Programming Notes	Project					
This MN This is t	MIO r to en	nust be s able proj	set before the OASTATUS1 register and set after the OASTATUS2 register. per functionality of the overflow bit.	DevSNB+					
Report	Buffe	DevSNB, DevIVB, DevVLV, DevVLVT							
Report	Buffe	er Offset	Must be 16MB aligned.	DevHSW					
DWord	Bit		Description						
0	31:6	Report	Buffer Offset						



			0/	ABUFFE	R - C)bservatio	on Ar	chitec	ture Buffer		
	Forma	Format: GraphicsAddress[31:6]									
	This fie	ld speci	fies 64B alig	ned GF	X ME	M address	s whe	ere the	chap counter values are reported.		
5	Reserved										
	Project:						DevS	SNB+			
ľ	Forma	t:					MBZ				
4	OVERRUN STATUS										
	Defaul	t Value:							0h Enabled		
	Project	t:							DevHSW		
	Forma	t:							Enable		
	This fie no effe	ld indica ct. This l	ates the stat bit will reflec	us of ove t the sta	errun tus o	for debug f overrun i	purpo irrespo	ose. Tł ective	his bit is read only and writing to this bit of Overrun Mode enabled or disabled.	will have	
4:3	Reserv	/ed									
	Project	t:				Pre-Dev	vHSW	V			
	Forma	t:				MBZ					
3	Disable	e Overr	un Mode								
	Project:						DevHSW				
	Format:					Enable					
	does not lose reports but stops reportir report, it would resume reporting to the this mode bit is reset, buffer overrun ca				the t the t	buffer. This mode would not set the over-run bit in the register. When n happen and lose the reports while setting the buffer over-run bit.					
	Oh	Diachla		Countor	aoto	writton or	it on r	rogular	escription Frojet		
	011 1.h	Disable	[Delault]	Counter	doe				ut on regular interval		
	-	- LIIADIE		Counter	uuea	s not get w	viilleii			Deviiow	
2	Reserv	'ed							2		
	Forma	1. t.				MP7					
	Forma	L.		<u> </u>			IVI	IDZ			
1	Droiog	r Stop	Resume Me	echanisr	n En		S///				
					Devi		300				
1:0	Reserv	'ed +-							2		
	Flojec	4.							5		
	Forma	L.		<u> </u>			IVI	IDZ			
0	Counte	<u>er Stop-</u>	Resume Mo	echanisi	n Devi						
	Form	4.			Devi	VB, DEVH	1310				
	Forma	C:			Enar	ble					
	Va	lue	Na	me					Description		
	0		[Default]			Reserved					
		0 [Default]				Resume counting for all counters					



CEC0-0 - Customizable Event Creation 0-0					
Register Space:	MMIO: 0/2/0				
Project:	DevSNB+				
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Address:	02390h				
Valid Projects:	[DevSNB, DevIVB]				
Address:	02770h				
Valid Projects:	[DevHSW+]				
This register is used order to have count	to define custom counter event 0, set this register to 0x00000003 and configure CEC0-1 properly in er B0 increment every GPU clock.				

	CEC0-1 - Customizable Event Creation 0-1
Register Space:	MMIO: 0/2/0
Project:	DevSNB+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	02394h
Valid Projects:	[DevSNB, DevIVB, DevVLV, DevVLVT]
Address:	02774h
Valid Projects:	[DevHSW+]
This register is used counter B0 increme	to define custom counter event 0, set it to 0x0000FFFE and configure CEC0-0 properly in order to have nt every GPU clock.

	CEC1-0 - Customizable Event Creation 1-0
Register Space:	MMIO: 0/2/0
Project:	DevSNB+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	02398h
Valid Projects:	[DevSNB, DevIVB, DevVLV, DevVLVT]
Address:	02778h
Valid Projects:	[DevHSW+]
This register is used order to have count	d to define custom counter event 1, set this register to 0x00000003 and configure CEC1-1 properly in er B1 increment every GPU clock.



	CEC1-1 - Customizable Event Creation 1-1
Register Space:	MMIO: 0/2/0
Project:	DevSNB+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	0239Ch
Valid Projects:	[DevSNB, DevIVB]
Address:	0277Ch
Valid Projects:	[DevHSW+]
This register is used to define custom counter event 1, set it to 0x0000FFFE and configure CEC1-0 properly in order to have counter B1 increment every GPU clock.	

	CEC2-0 - Customizable Event Creation 2-0
Register Space:	MMIO: 0/2/0
Project:	DevSNB+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	023A0h
Valid Projects:	[DevSNB, DevIVB]
Address:	02780h
Valid Projects:	[DevHSW+]
This register is used	to define custom counter event 2, set this register to 0x00000003 and configure CEC2-1 properly in er B2 increment every GPU clock

CEC2-1 - Customizable Event Creation 2-1	
Register Space:	MMIO: 0/2/0
Project:	DevSNB+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	023A4h
Valid Projects:	[DevSNB, DevIVB]
Address:	02784h
Valid Projects:	[DevHSW+]
This register is used	to define custom counter event 2, set it to 0x0000FFFE and configure CEC2-0 properly in order to have

This register is used to define custom counter event 2, set it to 0x0000FFFE and configure CEC2-0 properly in order to have counter B2 increment every GPU clock.



	CEC3-0 - Customizable Event Creation 3-0
Register Space:	MMIO: 0/2/0
Project:	DevSNB+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	023A8h
Valid Projects:	[DevSNB, DevIVB]
Address:	02788h
Valid Projects:	[DevHSW+]
This register is used to define custom counter event 3, set this register to 0x00000003 and configure CEC3-1 properly in order to have counter B3 increment every GPU clock.	

	CEC3-1 - Customizable Event Creation 3-1
Register Space:	MMIO: 0/2/0
Project:	DevSNB+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	023ACh
Valid Projects:	[DevSNB, DevIVB]
Address:	0278Ch
Valid Projects:	[DevHSW+]
This register is used counter B3 increme	to define custom counter event 3, set it to 0x0000FFFE and configure CEC3-0 properly in order to have nt every GPU clock.

CEC4-0 - Customizable Event Creation 4-0	
Register Space:	MMIO: 0/2/0
Project:	DevHSW+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	02790h
This register is used order to have counted	to define custom counter event 4, set this register to 0x00000003 and configure CEC4-1 properly in er B4 increment every GPU clock.



	CEC4-1 - Customizable Event Creation 4-1
Register Space:	MMIO: 0/2/0
Project:	DevHSW+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	02794h
This register is used to define custom counter event 4, set it to 0x0000FFFE and configure CEC4-0 properly in order to have counter B4 increment every GPU clock.	

	CEC5-0 - Customizable Event Creation 5-0
Register Space:	MMIO: 0/2/0
Project:	DevHSW+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	02798h
This register is used to define custom counter event 5, set this register to 0x00000003 and configure CEC5-1 properly in order to have counter B0 increment every GPU clock.	

	CEC5-1 - Customizable Event Creation 5-1
Register Space:	MMIO: 0/2/0
Project:	DevHSW+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	0279Ch
This register is used to define custom counter event 5, set it to 0x0000FFFE and configure CEC5-0 properly in order to have counter B5 increment every GPU clock.	

CEC6-0 - Customizable Event Creation 6-0	
Register Space:	MMIO: 0/2/0
Project:	DevHSW+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	027A0h
This register is used to define custom counter event 6, set this register to 0x00000003 and configure CEC6-1 properly in order to have counter B6 increment every GPU clock.	



	CEC6-1 - Customizable Event Creation 6-1
Register Space:	MMIO: 0/2/0
Project:	DevHSW+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	027A4h
This register is used to define custom counter event 6, set it to 0x0000FFFE and configure CEC6-0 properly in order to have counter B6 increment every GPU clock.	

	CEC7-0 - Customizable Event Creation 7-0
Register Space:	MMIO: 0/2/0
Project:	DevHSW+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	027A8h
This register is used to define custom counter event 7, set this register to 0x00000003 and configure CEC7-1 properly in order to have counter B7 increment every GPU clock.	

	CEC7-1 - Customizable Event Creation 7-1
Register Space:	MMIO: 0/2/0
Project:	DevHSW+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	027ACh
This register is used to define custom counter event 7, set it to 0x0000FFFE and configure CEC7-0 properly in order to have counter B7 increment every GPU clock.	



The following Performance Statistics registers must be part of the power context:

	OAPERF_A0 - Aggregate Perf Counter A0		
Register Space:		ce: MMIO: 0/2/0	
Project:		DevHSW	
Default	Value	e: 0x0000000	
Access:	:	R/W	
Size (in	bits):	32	
Address	s:	02800h	
This reg	This register reflects the count value of the OA Performance counter A0. DefaultValue="00000000h"		
DWord	Bit	Description	
0	31:0	Considerations This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	

	OAPERF_A1 - Aggregate Perf Counter A1		
Registe	r Spa	ce: MMIO: 0/2/0	
Project:		DevHSW	
Default	Value	: 0x0000000	
Access:		R/W	
Size (in	bits):	32	
Address	S:	02804h	
Valid Projects:		s: [DevHSW]	
This reg	This register reflects the count value of the OA Performance counter A1. DefaultValue="00000000h"		
DWord	Bit	Description	
0	31:0	Considerations This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	

	OAPERF_A2 - Aggregate Perf Counter A2		
Register Space	e: MMIO: 0/2/0		
Project:	DevHSW		
Default Value	0x0000000		
Access:	R/W		
Size (in bits):	32		
Address:	02808h		
Valid Projects	: [DevHSW]		
This register I	eflects the count value of the OA Performance counter A2. DefaultValue="00000000h"		
DWord Bit	Description		



OAPERF_A2 - Aggregate Perf Counter A2

OAPERF_A2 - Aggregate Perf Counter A2		
0	31:0	Considerations This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

OAPERF_A3 - Aggregate Perf Counter A3		
r Spa	ce: MMIO: 0/2/0	
	DevHSW	
Value	e: 0x0000000	
	R/W	
bits):	32	
5:	0280Ch	
ojects	s: [DevHSW]	
ister	reflects the count value of the OA Performance counter A3. DefaultValue="00000000h"	
Bit	Description	
31:0	Considerations	
	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	
	Spa Value bits): ; ojects ister Bit 31:0	

	OAPERF_A4 - Aggregate Perf Counter A4		
Register	r Spa	xe: MMIO: 0/2/0	
Project:		HSW	
Default '	Value	0x0000000	
Access:		R/W	
Size (in	bits):	32	
Address	5:	02810h	
Valid Projects:		: [HSW]	
This reg	ister	eflects the count value of the OA Performance counter A4. DefaultValue="00000000h"	
DWord	Bit	Description	
0	31:0	Considerations This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	



OAPERF_A5 - Aggregate Perf Counter A5			
Registe	r Spa	ce: MMIO: 0/2/0	
Project:		DevHSW	
Default	Value	e: 0x0000000	
Access:		R/W	
Size (in	bits):	32	
Address	s:	02814h	
Valid Projects:		s: [DevHSW]	
This reg	This register reflects the count value of the OA Performance counter A5. DefaultValue="00000000h"		
DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	

	OAPEPE A6 - Aggregate Port Counter A6		
Registe	r Spa	ce: MMIO: 0/2/0	
Project:		HSW	
Default	Value	e: 0x0000000	
Access	:	R/W	
Size (in	bits):	32	
Address	S:	02818h	
Valid Pr	ojects	s: [HSW]	
This reg	gister	reflects the count value of the OA Performance counter A6. DefaultValue="00000000h"	
DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	



	OAPERF_A7 - Aggregate Perf Counter A7		
Register Space:		ce: MMIO: 0/2/0	
Project:		DevHSW	
Default	Value	e: 0x0000000	
Access:		R/W	
Size (in	bits):	32	
Address	s:	0281Ch	
Valid Projects:		s: [DevHSW]	
This reg	This register reflects the count value of the OA Performance counter A7. DefaultValue="00000000h"		
DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	

		OAPERF_A8 - Aggregate Pert Counter A8			
Register Space:		ce: MMIO: 0/2/0			
Project:		DevHSW			
Default	Value	e: 0x0000000			
Access	:	R/W			
Size (in bits):		32			
Address:		02820h			
Valid Projects:		s: [DevHSW]			
This reg	gister	reflects the count value of the OA Performance counter A8. DefaultValue="00000000h"			
DWord	Bit	Description			
0 31:0 Conside		Considerations			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.			

	OAPERF_A9 - Aggregate Perf Counter A9
Register Spac	e: MMIO: 0/2/0
Project:	DevHSW
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	02824h
Valid Projects:	[DevHSW]
This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h"	
DWord Bit	Description



OAPERF_A9 - Aggregate Perf Counter A9

ſ	OAPERE A9 - Aggregate Perf Counter A9		
	0	31:0	Considerations
			This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch
			and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned
			from this register may be different on back-to-back reads.

		OAPERF_A10 - Aggregate Perf Counter A10
Register Space:		ce: MMIO: 0/2/0
Project:		DevHSW
Default	Value	:: 0x0000000
Access:		R/W
Size (in bits):		32
Address:		02828h
Valid Projects:		s: [DevHSW]
This reg	jister	reflects the count value of the OA Performance counter A10. DefaultValue="00000000h"
DWord	Bit	Description
0	31:0	Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

		OAPERF_A11 - Aggregate Perf Counter A11
Register Space:		e: MMIO: 0/2/0
Project:		DevHSW
Default Va	alue:	0x0000000
Access:		R/W
Size (in bits):		32
Address:		0282Ch
Valid Projects:		[DevHSW]
This regist	ter re	eflects the count value of the OA Performance counter A11. DefaultValue="00000000h"
DWord B	Bit	Description
0 31	1:0	Considerations
	- a f	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



		OAPERF_A12 - Aggregate Perf Counter A12
Register Space:		ce: MMIO: 0/2/0
Project:		DevHSW
Default	Value	:: 0x0000000
Access:		R/W
Size (in bits):		32
Address:		02830h
Valid Projects:		s: [DevHSW]
This register reflects the cou		reflects the count value of the OA Performance counter A12. DefaultValue="00000000h"
DWord	Bit	Description
0	31:0	Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

		OAPERE A13 - Aggregate Perf Counter A13
		OAR LIVE_ATS - Aggregate Ferr Counter ATS
Registe	r Spa	ce: MMIO: 0/2/0
Project:		DevHSW
Default	Value	e: 0x0000000
Access:		R/W
Size (in bits):		32
Address:		02834h
Valid Projects:		s: [DevHSW]
This reg	jister	reflects the count value of the OA Performance counter A13. DefaultValue="00000000h"
DWord	Bit	Description
0	31:0	Considerations
This 32-k and hold from this		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

	OAPERF_A14 - Aggregate Perf Counter A14
Register Spa	ace: MMIO: 0/2/0
Project:	DevHSW
Default Value	e: 0x0000000
Access:	R/W
Size (in bits)	32
Address:	02838h
Valid Project	s: [DevHSW]
This register	reflects the count value of the OA Performance counter A14. DefaultValue="00000000h"
DWord Bit	Description
0 31:0	Considerations



OAPERF_A14 - Aggregate Perf Counter A14

This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

		OAPERF_A15 - Aggregate Perf Counter A15
Register Space: MMIO: 0/2/0		Ice: MMIO: 0/2/0
Project:		DevHSW
Default	Value	e: 0x0000000
Access	:	R/W
Size (in	bits):	32
Address:		0283Ch
Valid Projects:		s: [DevHSW]
This reg	gister	reflects the count value of the OA Performance counter A15. DefaultValue="00000000h"
DWord	Bit	Description
0 31:0 Conside		Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

		OAPERF_A16 - Aggregate Perf Counter A16
Register Space:		Ice: MMIO: 0/2/0
Project:		DevHSW
Default \	√alue	e: 0x0000000
Access:		R/W
Size (in bits):		32
Address:		02840h
Valid Projects:		s: [DevHSW]
This regi	ister	reflects the count value of the OA Performance counter A16. DefaultValue="00000000h"
DWord	Bit	Description
0	31:0	Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



		OAPERF_A17 - Aggregate Perf Counter A17
Register Space: N		ce: MMIO: 0/2/0
Project:		DevHSW
Default	Value	e: 0x0000000
Access:		R/W
Size (in bits):		32
Address:		02844h
Valid Projects:		s: [DevHSW]
This register reflects the cou		reflects the count value of the OA Performance counter A17. DefaultValue="00000000h"
DWord	Bit	Description
0	31:0	Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

		OAPERF_A18 - Aggregate Perf Counter A18
Register Space: MMIC		ce: MMIO: 0/2/0
Project:		DevHSW
Default	Value	: 0x0000000
Access:		R/W
Size (in	bits):	32
Address:		02848h
Valid Projects:		: [DevHSW]
This reg	jister	reflects the count value of the OA Performance counter A9. DefaultValue="00000000h"
DWord	Bit	Description
0 31:0 Conside		Considerations
This 32-b and hold from this		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



	OAPERF_A19 - Aggregate Perf Counter A19		
Register Space: MM		ce: MMIO: 0/2/0	
Project:		HSW	
Default	Value	e: 0x0000000	
Access:	:	R/W	
Size (in	bits):	32	
Address	s:	0284Ch	
Valid Projects:		s: [HSW]	
This reg	This register reflects the count value of the OA Performance counter A19. DefaultValue="00000000h"		
DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	

	OAPERF_A20 - Aggregate Perf Counter A20			
Register Space: MMIO: 0/2/		ce: MMIO: 0/2/0		
Project:		HSW		
Default	Value	e: 0x0000000		
Access:		R/W		
Size (in	bits):	32		
Address:		02850h		
Valid Projects:		s: [HSW]		
This register reflects the count value of the OA Performance counter A20. DefaultValue="00000000h"				
DWord	Bit	Description		
0	31:0	Considerations		
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.		



	OAPERF_A21 - Aggregate Perf Counter A21		
Register Space: MMIO: 0/2/		ce: MMIO: 0/2/0	
Project:		DevHSW	
Default	Value	e: 0x0000000	
Access:		R/W	
Size (in bits):		32	
Address:		02854h	
Valid Projects:		s: [DevHSW]	
This reg	This register reflects the count value of the OA Performance counter A21. DefaultValue="00000000h"		
DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	

	OAPERF_A22 - Aggregate Perf Counter A22		
Register Space: MMIO: 0/2/0		ce: MMIO: 0/2/0	
Project:		DevHSW	
Default '	Value	e: 0x0000000	
Access:		R/W	
Size (in	bits):	32	
Address:		02858h	
Valid Projects:		s: [DevHSW]	
This register reflects the count value of the OA Performance counter A22. DefaultValue="00000000h"			
DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	



	OAPERF_A23 - Aggregate Perf Counter A23		
Register Space: MMIO: 0		ce: MMIO: 0/2/0	
Project:		DevHSW	
Default	Value	e: 0x0000000	
Access:		R/W	
Size (in bits):		32	
Address:		0285Ch	
Valid Projects:		s: [DevHSW]	
This reg	This register reflects the count value of the OA Performance counter A23. DefaultValue="00000000h"		
DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	

	OADEDE A24 - Aggregate Port Counter A24		
		CATENT_A24 - Aggregate Fell Counter A24	
Registe	r Spa	Ice: MMIO: 0/2/0	
Project:		DevHSW	
Default	Value	e: 0x0000000	
Access:		R/W	
Size (in bits):		32	
Address:		02860h	
Valid Projects:		s: [DevHSW]	
This register reflects the count value of the OA Performance counter A24. DefaultValue="00000000h"			
DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	

	OAPERF_A25 - Aggregate Perf Counter A25		
Register Spa	ace: MMIO: 0/2/0		
Project:	DevHSW		
Default Value	e: 0x0000000		
Access:	R/W		
Size (in bits)	32		
Address:	02864h		
Valid Project	s: [DevHSW]		
This register reflects the count value of the OA Performance counter A25. DefaultValue="00000000h"			
DWord Bit	Description		
0 31:0	Considerations		



OAPERF_A25 - Aggregate Perf Counter A25

This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

	OAPERF A26 - Aggregate Perf Counter A26		
Register Space: MMIO: 0/2/0		ice: MMIO: 0/2/0	
Project:		DevHSW	
Default	Value	e: 0x0000000	
Access	:	R/W	
Size (in	bits):	32	
Address:		02868h	
Valid Projects:		s: [DevHSW]	
This register reflects the count value of the OA Performance counter A26. DefaultValue="00000000h"			
DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	

	OAPERF_A27 - Aggregate Perf Counter A27			
Register Space: M		ce: MMIO: 0/2/0		
Project:		DevHSW		
Default V	/alue	: 0x0000000		
Access:		R/W		
Size (in bits):		32		
Address:		0286Ch		
Valid Projects:		E [DevHSW]		
This register reflects the count value of the OA Performance counter A27. DefaultValue="00000000h"				
DWord	Bit	Description		
0 3	31:0	Considerations		
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.		

	OAPERF_A28 - Aggregate Perf Counter A28
Register Space:	MMIO: 0/2/0
Project:	DevHSW
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	02870h



	OAPERF_A28 - Aggregate Perf Counter A28		
Valid Pr	Valid Projects: [DevHSW]		
This reg	This register reflects the count value of the OA Performance counter A28. DefaultValue="00000000h"		
DWord	Bit	Description	
0	31:0	Considerations This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	

	OAPERF_A29 - Aggregate Perf Counter A29		
Register Space:		ce: MMIO: 0/2/0	
Project:		DevHSW	
Default	Value	e: 0x0000000	
Access:		R/W	
Size (in	bits):	32	
Address:		02874h	
Valid Projects:		s: [DevHSW]	
This reg	This register reflects the count value of the OA Performance counter A29. DefaultValue="00000000h"		
DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	

OAPERF_A30 - Aggregate Perf Counter A30				
Register Space:		ce: MMIO: 0/2/0		
Project:		DevHSW		
Default '	Value	e: 0x0000000		
Access:		R/W		
Size (in bits):		32		
Address	s:	02878h		
Valid Pr	ojects	s: [DevHSW]		
This reg	jister	reflects the count value of the OA Performance counter A30. DefaultValue="00000000h"		
DWord	Bit	Description		
0	31:0	Considerations		
This 32-bit field return and hold" mechanism from this register may		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.		



	OAPERF_A31 - Aggregate_Perf_Counter_A31						
Register Space:		e: MMIO: 0/2/0					
Project:		DevHSW					
Default	Value	0x0000000					
Access:		R/W					
Size (in	bits):	32					
Address	s:	0278Ch					
Valid Pr	ojects	[DevHSW]					
This reg	jister i	eflects the count value of the OA Performance counter A31					
DWord	Bit	Description					
0	31:0	Considerations					
		Format: U32					
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.					

	OAPERF_A32 - Aggregate_Perf_Counter_A32								
Register Space:		ce: MMIO:	: 0/2/0						
Project:		DevHS	SW						
Default Value:		: 0x000	00000						
Access:	:	R/W							
Size (in bits):		32							
Address	Address:		h						
Valid Pr	rojects	: [DevH	SW]						
This reg	gister	reflects the count	value of the OA Performance counter A32						
DWord	Bit		Description						
0	31:0	Considerations							
		Format:	l	J32					
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.							

	OAPERF_A33 - Aggregate_Perf_Counter_A33
Register Space:	MMIO: 0/2/0
Project:	DevHSW+
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	02884h



OAPERF_A33 - Aggregate_Perf_Counter_A33								
Valid Pr	Valid Projects: [DevHSW]							
This reg	gister	reflects the count value of the OA Performance counter A33						
DWord	Bit	Description						
0	31:0	Considerations						
		Format:	U32					
	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.							

	OAPERF_A34 - Aggregate_Perf_Counter_A34						
Register Space:		ce:	MMIO: 0/2/0				
Project:			DevHSW+				
Default	Value	e:	0x0000000				
Access:			R/W				
Size (in	bits):		32				
Address	Address:		02888h				
Valid Pr	ojects	S:	[DevHSW]				
This reg	gister	reflects the	e count value of the OA Performance counter A34				
DWord	Bit		Description				
0	31:0	Conside	ations				
	Format:		U32				
This 32-bit field returns and hold" mechanism f from this register may b			it field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch mechanism for performance counters when they are accessed through MMIO, so the value returned register may be different on back-to-back reads.				

		OAPERF_A35 - Aggregate_Perf_Counter_A35
Register Space:		ce: MMIO: 0/2/0
Project:		DevHSW+
Default	Value	: 0x0000000
Access:	:	R/W
Size (in	bits):	32
Address	S:	0288Ch
Valid Pr	ojects	: [DevHSW]
This reg	gister i	reflects the count value of the OA Performance counter A35
DWord	Bit	Description
0	31:0	Considerations
		Format: U32
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



	OAPERF_A36 - Aggregate_Perf_Counter_A36					
Register Space:		ce: MMIO: 0/	2/0			
Project:		DevHSW				
Default	Value	: 0x00000	000			
Access:		R/W				
Size (in	bits):	32				
Address	Address:					
Valid Pr	ojects	: [DevHSW	1			
This reg	jister i	reflects the count va	ue of the OA Performance counter A36			
DWord	Bit		Description			
0	31:0	Considerations				
	Format:		U32			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.				

	OAPERF_A37 - Aggregate_Perf_Counter_A37								
Register Space:		MMIO: 0/2/0							
Project:			DevHSW						
Default Value:):	0x0000000						
Access:			R/W						
Size (in	bits):		32						
Address	Address:		02894h						
Valid Pr	ojects	6:	[DevHSW]						
This reg	gister	reflects the	e count value	of the OA Performa	ance counter A37				
DWord	Bit		Description						
0	31:0	Conside	rations						
		Format:				U32			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.							



	OAPERF_A38 - Aggregate_Perf_Counter_A38				
Register Space:		ce: MMIO: 0/2/0			
Project:		DevHSW			
Default	Value	e: 0x0000000			
Access:	:	R/W			
Size (in	bits):	32			
Address	s:	02898h			
Valid Pr	ojects	s: [DevHSW]			
This reg	gister	reflects the count value of the OA Performance counter A38			
DWord	Bit	Description			
0	31:0	Considerations			
		Format: U32			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.			

	OAPERF_A39 - Aggregate_Perf_Counter_A39							
Register Space:		ce: MMIO: 0/2/0						
Project:		DevHSW						
Default	Value	: 0x0000000						
Access:	:	R/W						
Size (in	bits):	32						
Address	s:	0289Ch						
Valid Pr	rojects	: [DevHSW]						
This reg	gister	reflects the count value	of the OA Performance counter A39					
DWord	Bit		Description					
0	31:0	Considerations						
		Format:		U32				
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returne from this register may be different on back-to-back reads.						



	OAPERF_A40 - Aggregate_Perf_Counter_A40								
Register Space:		ce: N	MMIO: 0/2/0						
Project:		Γ	DevHSW						
Default	Value	e: C	00000000x0						
Access:	:	F	R/W						
Size (in	bits):	3	32						
Address	s:	C	028A0h						
Valid Pr	ojects	s: [[DevHSW]						
This reg	gister i	reflects the	count value c	of the OA Performance	counter A40				
DWord	Bit				Description				
0	31:0	Considera	onsiderations						
		Format: U32			U32				
		This 32-bit and hold" n from this re	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned rom this register may be different on back-to-back reads.						

	OAPERF_A41 - Aggregate_Perf_Counter_A41				
Register Space:		ce:	MMIO: 0/2/0		
Project:			DevHSW		
Default	Value):	0x0000000		
Access:	:		R/W		
Size (in	bits):		32		
Address	S:		028A4h		
Valid Pr	rojects	s:	[DevHSW]		
This reg	gister	reflects the	e count value of the OA Performance counter A41		
DWord	Bit		Description		
0	31:0	Conside	rations		
		Format:		U32	
		This 32-b and hold" from this	it field returns bits 31:0 of the live performance counter value mechanism for performance counters when they are accesse register may be different on back-to-back reads.	when read. Note that there is no "latch ed through MMIO, so the value returned	



		OAPERF_A42 - Aggregate_Perf_Counter_A42		
Register Space:		e: MMIO: 0/2/0		
Project:		DevHSW		
Default	Value	0x0000000		
Access:		R/W		
Size (in	bits):	32		
Address	S:	028A8h		
Valid Pr	ojects	[DevHSW]		
This reg	gister	flects the count value of the OA Performance counter A42		
DWord	Bit	Description		
0	31:0	Considerations		
		Format: U32		
		his 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch nd hold" mechanism for performance counters when they are accessed through MMIO, so the value returned om this register may be different on back-to-back reads.		

		OAPERF_A43 - Aggregate_Perf_Counter_A43
Register Space:		ce: MMIO: 0/2/0
Project:		DevHSW
Default	Value	e: 0x0000000
Access:	:	R/W
Size (in	bits):	32
Address	s:	028ACh
Valid Pr	rojects	s: [DevHSW]
This reg	gister	reflects the count value of the OA Performance counter A43
DWord	Bit	Description
0	31:0	Considerations
		Format: U32
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



			(OAPERF_A44 -	Aggregate_	Perf_Counter_A	44
Register Space:		MMIO: 0/2/0					
Project:			DevHSW				
Default	Value):	0x00000000				
Access:			R/W				
Size (in	bits):		32				
Address	S:		028B0h				
Valid Pr	ojects	6:	[DevHSW]				
This reg	gister i	reflects the	e count value of	the OA Perform	ance counte	r A44	
DWord	Bit				Des	cription	
0	31:0	Conside	Considerations				
		Format:					U32
		This 32-b and hold" from this	it field returns bi mechanism for register may be	its 31:0 of the live performance co different on back	e performan unters when k-to-back rea	ce counter value v they are accesse ads.	when read. Note that there is no "latch ed through MMIO, so the value returned



	OAPERF_B0 - Boolean_Counter_B0			
Register Space:		MMIO: 0/2/0		
Project:		DevHSW+		
Default	Value	0x0000000		
Access:		R/W		
Size (in	bits):	32		
Address:		028B4h		
Valid Pr	ojects	[DevHSW]		
This reg increme values t	jister e ent are hey he	ables the current live value of performance counter B0 to be read. Since what conditions cause B0 to efined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the to determine what event is reported via this register.		
DWord	Bit	Description		
0	31:0	onsiderations		
		ormat: U32		
		his 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "lat ad hold" mechanism for performance counters when they are accessed through MMIO, so the value return om this register may be different on back-to-back reads.	ch ned	

	OAPERF_B1 - Boolean_Counter_B1				
Register Space:		ce: MMIO: 0/2/0			
Project:		DevHSW+			
Default Value:		: 0x0000000			
Access:	:	R/W			
Size (in	bits):	32			
Address	S:	028B8h			
Valid Pr	ojects	s: [DevHSW]			
This register enables the current live value of performance counter B1 to be read. Since what conditions cause B1 to increment are defined by the programming of CEC1-0/CEC1-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.					
DWord	Bit	Description			
0	31:0	Considerations			
		Format: U32			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.			



	OAPERF_B2 - Boolean_Counter_B2				
Register Space:		ce:	MMIO: 0/2/0		
Project:			DevHSW+		
Default	Value	:	0x0000000		
Access			R/W		
Size (in	bits):		32		
Address:			028BCh		
Valid Pr	ojects	8:	[DevHSW]		
This reg increme values t	This register enables the current live value of performance counter B2 to be read. Since what conditions cause B2 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.				
DWord	Bit		Description		
0	31:0	Conside	Considerations		
		Format: U32			
		This 32-b and hold' from this	it field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch mechanism for performance counters when they are accessed through MMIO, so the value returned register may be different on back-to-back reads.		

	OAPERF_B3 - Boolean_Counter_B3				
Register Space:		MMIO: 0/2/0			
Project:		DevHSW+			
Default Value:		0x0000000			
Access:		R/W			
Size (in bits):		32			
Address:		028C0h			
Valid Proje	cts:	[DevHSW]			
This registe increment a values they	This register enables the current live value of performance counter B3 to be read. Since what conditions cause B3 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.				
DWord B	Bit Description				
0 31	:0 Cons	Considerations			

	Format:	U32
	This 32-bit field returns bits 31:0 of the live performance counter value and hold" mechanism for performance counters when they are access from this register may be different on back-to-back reads.	when read. Note that there is no "latch ed through MMIO, so the value returned



	OAPERF_B4 - Boolean_Counter_B4				
Register Space:		xe: MMIO: 0/2/0			
Project:		DevHSW+			
Default Value:		0x0000000			
Access:	:	R/W			
Size (in	bits):	32			
Address	s:	028C4h			
Valid Pr	ojects	: [DevHSW]			
This reg increme values t	This register enables the current live value of performance counter B4 to be read. Since what conditions cause B4 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.				
DWord	Bit	Description			
0	31:0	Considerations			
		Format: U32			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.			

	OAPERF_B5 - Boolean_Counter_B5						
Register Space:		MMIO: 0/2/0					
Project:		DevHSW+					
Default Value:		:	0x0000000				
Access:			R/W				
Size (in	bits):		32				
Address	Address:		028C8h				
Valid Pr	ojects	8:	[DevHSW]				
This reg increme values t	gister o ent are hey h	enables th e defined b old to dete	e current live value by the programming ermine what event	of performance counter B5 to be read. Since what conditions cause B5 to g of CEC0-0/CEC0-1, please refer to the description of these registers and the is reported via this register.			
DWord	Bit			Description			
0	31:0	Conside	Considerations				
		Format: U32		U32			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.					



		OAPERF_B6 - Boolean_Counter_B6	
Register Space:		e: MMIO: 0/2/0	
Project:		DevHSW+	
Default	Value	0x0000000	
Access:		R/W	
Size (in	bits):	32	
Address	s:	028CCh	
Valid Pr	ojects	[DevHSW]	
This register enables the increment are defined by values they hold to det		nables the current live value of performance counter B6 to be read. Since what conditions cause B6 to defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the ld to determine what event is reported via this register.	
DWord	Bit	Description	
0	31:0	Considerations	
		Format: U32	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	

OAPERF_B7 - Boolean_Counter_B7					
Register Space:		ce:	MMIO: 0/2/0		
Project:			DevHSW+		
Default Value:		:	0x0000000		
Access:			R/W		
Size (in bits):			32		
Address:			028D0h		
Valid Projects:			[DevHSW]		
This register enables the current live value of performance counter B7 to be read. Since what conditions cause B7 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.					
DWord	Bit		Description		
0	31:0	Considerations			
		Format:			U32
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returne from this register may be different on back-to-back reads.			