

## © 2013 Intel Corporation

Intel Open Source Graphics Programmer's Reference Manual (PRM) for the 2013 Intel<sup>®</sup> Core<sup>™</sup> Processor Family, including Intel HD Graphics, Intel Iris<sup>™</sup> Graphics and Intel Iris Pro Graphics

Volume 4: Configurations (Haswell)



### Copyright

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

**Copyright © 2013, Intel Corporation. All rights reserved.** 



# Configurations

### **Table of Contents**

Configurations Overview4		
Top Level Block Diagrams	5	
Basic Configurations	8	
Production HSW GT Versions	9	



### **Configurations Overview**

The Gen Graphics Architecture was first introduced to the market in 2004. Since that time, the architecture and its implementation have evolved to include many new features while achieving higher performance levels and increasing power efficiencies. This chapter tracks that evolution and provides generational information as to many basic architectural attributes. Further, for each generation, several variants of feature-set and/or performance may be released to the market, to which this chapter acts as a guide.



### **Top Level Block Diagrams**

#### GT3 Top Level Block Diagram





#### GT2 Top Level Block Diagram





#### GT1 Top Level Block Diagram



7



### **Basic Configurations**

With GT2 being a chop of GT3, any structure whose implementation exists across slices (e.g. L3\$, URB) has its capacity reduced. Similarly any communication bus that services the second slice goes quiet. Such differences are called out in this table and other considerations are discussed further below.

Description	GT3	GT2	GT1.5	GT1
Slice count	2	1	1	1
Subslice count	4	2	2	1
EUs (total)	40	20	12	10
Threads (total)	280	140	84	70
L3 Cache Size (total, URB + cache)	1024KB	512KB	512KB	256KB
URB Size (max, within L3\$)	512KB	256KB	256KB	128KB
Cross-slice screen hash	16x16	None	None	None
Gateways	4	2	2	1
Thread groups outstanding (and associated SLM, barrier capacity)	64	32	32	
TDG Dispatch Bus	4	2	2	1
Push constants (capacity, granularity)	32K, 2K	16K, 1K	16K, 1K	16K, 1K
MSC layout for classic clear	Pixel grouping per slice	Everything contiguous	Everything contiguous	Everything contiguous
RCC behavior for R/W allocation	Partial for r/w cache lines	Full cache lines for r/w	Full cache lines for r/w	Full cache lines for r/w
SF Slice Filtering	Enabled	Disabled	Disabled	Disabled

#### Major Differences GT3, GT2, GT1



### **Production HSW GT Versions**

CPU Sku	Device 2 DID	RID
4+2 Standard (ext. PCH)	0x4XX	0x06
4+3e (Intel Iris™ Pro Graphics)	0xDXX	0x08
2+2 Standard (ext. PCH)	0x4XX	0x06
2+3 ULT	0xAXX	0x09
2+2 ULX (Standard Bin)	0xAXX	0x09
2+2 ULX (Lower Power Bin)	0xAXX	0x0B