



©2013 Intel Corporation

**Intel Open Source Graphics Programmer's Reference
Manual (PRM) for the 2013 Intel® Core™ Processor
Family, including Intel HD Graphics, Intel Iris™
Graphics and Intel Iris Pro Graphics**

**Volume 2d: Command Reference: Structures
(Haswell)**



Copyright

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2013, Intel Corporation. All rights reserved.



Command Reference: Structures

Table of Contents

3DSTATE_CONSTANT(Body)	9
AddrSubRegNum	13
Audio Power State Format	14
AVC CABAC	15
AVC CAVLC	17
BCS Hardware-Detected Error Bit Definitions	19
BINDING_TABLE_EDIT_ENTRY	20
BINDING_TABLE_STATE	21
Bit Definition for Interrupt Control Registers - Render	22
BLEND_STATE	24
Border Color clamp to uint16/sint16	33
Border Color clamp to uint8/sint8	36
Border Color ui32/si32 (integer unclamp)	39
BR00 - BLT Opcode and Control	42
BR01 - Setup BLT Raster OP, Control, and Destination Offset	46
BR05 - Setup Expansion Background Color	49
BR06 - Setup Expansion Foreground Color	50
BR07 - Setup Blit Color Pattern Address	51
BR09 - Destination Address	52
BR11 - BLT Source Pitch (Offset)	53
BR12 - Source Address	54
BR13 - BLT Raster OP, Control, and Destination Pitch	55
BR14 - Destination Width and Height	58
BR15 - Color Pattern Address	59
BR16 - Pattern Expansion Background and Solid Pattern Color	60
BR17 - Pattern Expansion Foreground Color	61
BR18 - Source Expansion Background and Destination Color	62
BR19 - Source Expansion Foreground Color	63
CC_VIEWPORT	64



Clock Gating Disable Format	65
Clock Gating Disable Format	66
COLOR_CALC_STATE.....	67
COLOR_PROCESSING_STATE - ACE State	69
COLOR_PROCESSING_STATE - CSC State	75
COLOR_PROCESSING_STATE - PROCAMP State	79
COLOR_PROCESSING_STATE - STD/STE State.....	81
COLOR_PROCESSING_STATE - TCC State	95
CSC COEFFICIENT FORMAT	100
DDI Buffer Translation 1 Format	101
DDI Buffer Translation 2 Format	102
DEINTERLACE_SAMPLER_STATE.....	103
DEPTH_STENCIL_STATE.....	111
Display Engine Render Response Message Bit Definition.....	116
DstRegNum.....	118
DstSubRegNum.....	119
Encoder Statistics Format.....	120
EU_INSTRUCTION_BASIC_ONE_SRC	124
EU_INSTRUCTION_BASIC_THREE_SRC	125
EU_INSTRUCTION_BASIC_TWO_SRC	128
EU_INSTRUCTION_BRANCH_CONDITIONAL	129
EU_INSTRUCTION_BRANCH_ONE_SRC.....	131
EU_INSTRUCTION_BRANCH_TWO_SRC.....	133
EU_INSTRUCTION_COMPACT_TWO_SRC	134
EU_INSTRUCTION_CONTROLS.....	140
EU_INSTRUCTION_CONTROLS_A.....	141
EU_INSTRUCTION_CONTROLS_B.....	143
EU_INSTRUCTION_FLAGS	145
EU_INSTRUCTION_HEADER.....	146
EU_INSTRUCTION_ILLEGAL	147
EU_INSTRUCTION_IMM64_SRC	148
EU_INSTRUCTION_MATH	149
EU_INSTRUCTION_NOP.....	150



EU_INSTRUCTION_OPERAND_CONTROLS	151
EU_INSTRUCTION_OPERAND_DST_ALIGN1.....	153
EU_INSTRUCTION_OPERAND_DST_ALIGN16.....	155
EU_INSTRUCTION_OPERAND_SEND_MSG	157
EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1	158
EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16.....	160
EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC.....	162
EU_INSTRUCTION_SEND.....	163
EU_INSTRUCTION_SOURCES_IMM32.....	164
EU_INSTRUCTION_SOURCES_REG	165
EU_INSTRUCTION_SOURCES_REG_IMM	166
EU_INSTRUCTION_SOURCES_REG_REG.....	167
ExtMsgDescpt.....	168
FrameDeltaQp	170
FrameDeltaQpRange	171
FunctionControl	172
GT Interrupt Bit Definition	173
GT Interrupt Bit Definition	175
GTC CPU Interrupt Bit Definition	177
Hardware Status Page Layout.....	178
Hardware-Detected Error Bit Definitions.....	183
HW Generated BINDING_TABLE_STATE.....	185
Inline Data Description for MFD_AVC_BSD_Object	186
INTERFACE_DESCRIPTOR_DATA.....	195
JPEG	200
MEDIA_SURFACE_STATE.....	201
MEMORY_OBJECT_CONTROL_STATE.....	208
Message Descriptor - Render Target Write	209
MFD_MPEG2_BSD_OBJECT Inline Data Description	211
MPEG2	214
MsgDescpt31	215
OM Replicated SIMD16 Render Target Data Payload.....	216
OM S0A SIMD16 Render Target Data Payload	217



OM S0A SIMD8 Render Target Data Payload.....	219
OM SIMD16 Render Target Data Payload	221
OM SIMD8 Dual Source Render Target Data Payload	223
OM SIMD8 Render Target Data Payload.....	225
PALETTE_ENTRY	227
Power Management Interrupt Bit Definition	228
Power Management Interrupt Bit Definition	229
RENDER_SURFACE_STATE.....	231
Replicated SIMD16 Render Target Data Payload	251
RoundingPrecisionTable_3_Bits.....	252
S0A SIMD16 Render Target Data Payload	253
S0A SIMD8 Render Target Data Payload	255
SAMPLER_8x8_STATE	257
SAMPLER_BORDER_COLOR_STATE	263
SAMPLER_STATE	267
SAMPLER_STATE for Sample_8x8 Message	280
SCISSOR_RECT	290
SF_CLIP_VIEWPORT.....	292
SIMD16 Render Target Data Payload.....	294
SIMD16 Untyped BUFFER Surface 32-Bit Address Payload	296
SIMD16 Untyped BUFFER Surface 64-Bit Address Payload	297
SIMD16 Untyped STRBUF Surface 32-Bit Address Payload.....	298
SIMD8 Dual Source Render Target Data Payload.....	299
SIMD8 Render Target Data Payload	301
SIMD8 Untyped BUFFER Surface 32-Bit Address Payload	302
SIMD8 Untyped BUFFER Surface 64-Bit Address Payload	303
SIMD8 Untyped STRBUF Surface 32-Bit Address Payload	304
SO_DECL	305
SplitBaseAddress4KByteAligned	307
SplitBaseAddress64ByteAligned	308
SPR_GAMC REFERENCE POINT FORMAT	309
SrcRegNum	310
SrcSubRegNum	311



SRD Interrupt Bit Definition.....	312
SW Generated BINDING_TABLE_STATE.....	313
SZ OM S0A SIMD16 Render Target Data Payload.....	314
SZ OM S0A SIMD8 Render Target Data Payload	316
SZ OM SIMD16 Render Target Data Payload.....	318
SZ OM SIMD8 Dual Source Render Target Data Payload.....	320
SZ OM SIMD8 Render Target Data Payload.....	322
SZ S0A SIMD16 Render Target Data Payload	324
SZ S0A SIMD8 Render Target Data Payload.....	327
SZ SIMD16 Render Target Data Payload	329
SZ SIMD8 Dual Source Render Target Data Payload	331
SZ SIMD8 Render Target Data Payload.....	333
Thread Spawn Message Descriptor.....	335
VC1	337
VCS Hardware-Detected Error Bit Definitions	338
VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS.....	339
VEBOX_ACE_LACE_STATE.....	340
VEBOX_ALPHA_AOI_STATE.....	347
VEBOX_Ch_Dir_Filter_Coefficient.....	349
VEBOX_CSC_STATE.....	351
VEBOX_DNDI_STATE.....	355
VEBOX_Filter_Coefficient	362
VEBOX_GAMUT_STATE	363
VEBOX_IECP_STATE	380
VEBOX_PROCAMP_STATE.....	382
VEBOX_RGB_TO_GAMMA_CORRECTION.....	383
VEBOX_STD_STE_STATE	384
VEBOX_TCC_STATE	399
VEBOX_VERTEX_TABLE.....	405
VECS Hardware-Detected Error Bit Definitions	408
VERTEX_BUFFER_STATE	409
VERTEX_ELEMENT_STATE	413
VFE_STATE_EX.....	417





3DSTATE_CONSTANT(Body)

3DSTATE_CONSTANT(Body)										
Project:	HSW									
Source:	RenderCS									
Size (in bits):	192									
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000									
DWord	Bit	Description								
0	31:16	Constant Buffer 1 Read Length <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>U16 read length</td> </tr> </table> <p>This field specifies the length of the constant data to be loaded from memory in 256-bit units.</p> <table border="1"> <thead> <tr> <th>Programming Notes</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td> <ul style="list-style-type: none"> The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 1. If disabled, the Pointer to Constant Buffer 1 must be programmed to zero. </td> <td></td> </tr> </tbody> </table> <p>if gather constant are enabled, this field must be non-zero if a there was a preceding corresponding 3DSTATE_GATHER_CONSTANT_*, otherwise this field must be zero.</p>	Project:	All	Format:	U16 read length	Programming Notes	Project	<ul style="list-style-type: none"> The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 1. If disabled, the Pointer to Constant Buffer 1 must be programmed to zero. 	
		Project:	All							
Format:	U16 read length									
Programming Notes	Project									
<ul style="list-style-type: none"> The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 1. If disabled, the Pointer to Constant Buffer 1 must be programmed to zero. 										
15:0	Constant Buffer 0 Read Length <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>U16 read length</td> </tr> </table> <p>This field specifies the length of the constant data to be loaded from memory in 256-bit units.</p> <table border="1"> <thead> <tr> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td> <ul style="list-style-type: none"> The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 0. </td> </tr> </tbody> </table>	Project:	All	Format:	U16 read length	Programming Notes	<ul style="list-style-type: none"> The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 0. 			
Project:	All									
Format:	U16 read length									
Programming Notes										
<ul style="list-style-type: none"> The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 0. 										



3DSTATE_CONSTANT(Body)						
	<ul style="list-style-type: none"> If disabled, the Pointer to Constant Buffer 0 must be programmed to zero. 					
1	31:16 Constant Buffer 3 Read Length <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>U16 read length</td> </tr> </table> <p>This field specifies the length of the constant data to be loaded from memory in 256-bit units.</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <td>Programming Notes</td> </tr> </table> <ul style="list-style-type: none"> The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 3. If disabled, the Pointer to Constant Buffer 3 must be programmed to zero. 	Project:	All	Format:	U16 read length	Programming Notes
	Project:	All				
Format:	U16 read length					
Programming Notes						
15:0 Constant Buffer 2 Read Length <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>U16 read length</td> </tr> </table> <p>This field specifies the length of the constant data to be loaded from memory in 256-bit units.</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <td>Programming Notes</td> </tr> </table> <ul style="list-style-type: none"> The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 2. If disabled, the Pointer to Constant Buffer 2 must be programmed to zero. 	Project:	All	Format:	U16 read length	Programming Notes	
Project:	All					
Format:	U16 read length					
Programming Notes						
2 Project: DevHSW	31:5 Pointer To Constant Buffer 0 <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:5]ConstantBuffer</td> </tr> </table> <p>This field points to the location of Constant Buffer 0. The state of INSTPM<CONSTANT_BUFFER Address Offset Disable> determines whether the Dynamic State Base Address is added to this pointer.</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <td>Programming Notes</td> </tr> </table> <p>Constant buffers must be allocated in linear (not tiled) graphics memory.</p>	Project:	All	Format:	GraphicsAddress[31:5]ConstantBuffer	Programming Notes
Project:	All					
Format:	GraphicsAddress[31:5]ConstantBuffer					
Programming Notes						



3DSTATE_CONSTANT(Body)																											
	<table border="1"> <tr> <td style="text-align: center;">4:0</td> <td>Constant Buffer Object Control State</td> </tr> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> <tr> <td colspan="2">Specifies the memory object control state for all constant buffers defined in this command.</td> </tr> </table>	4:0	Constant Buffer Object Control State	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE	Specifies the memory object control state for all constant buffers defined in this command.																			
4:0	Constant Buffer Object Control State																										
Project:	HSW																										
Format:	MEMORY_OBJECT_CONTROL_STATE																										
Specifies the memory object control state for all constant buffers defined in this command.																											
3 Project: DevHSW	<table border="1"> <tr> <td style="text-align: center;">31:5</td> <td>Pointer To Constant Buffer 1</td> </tr> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:5]ConstantBuffer</td> </tr> <tr> <td colspan="2" style="text-align: center;">Description</td> </tr> <tr> <td colspan="2">This field points to the location of Constant Buffer 1.</td> </tr> <tr> <td colspan="2">If gather constants are enabled This field is an offset of constant Buffer1 from the Gather Pool BASE ADDRESS.</td> </tr> <tr> <td colspan="2" style="text-align: center;">Project</td> </tr> <tr> <td colspan="2">HSW</td> </tr> <tr> <td colspan="2" style="text-align: center;">Programming Notes</td> </tr> <tr> <td colspan="2">Constant buffers must be allocated in linear (not tiled) graphics memory.</td> </tr> <tr> <td style="text-align: center;">4:0</td> <td>Reserved</td> </tr> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	31:5	Pointer To Constant Buffer 1	Project:	HSW	Format:	GraphicsAddress[31:5]ConstantBuffer	Description		This field points to the location of Constant Buffer 1.		If gather constants are enabled This field is an offset of constant Buffer1 from the Gather Pool BASE ADDRESS .		Project		HSW		Programming Notes		Constant buffers must be allocated in linear (not tiled) graphics memory.		4:0	Reserved	Project:	All	Format:	MBZ
31:5	Pointer To Constant Buffer 1																										
Project:	HSW																										
Format:	GraphicsAddress[31:5]ConstantBuffer																										
Description																											
This field points to the location of Constant Buffer 1.																											
If gather constants are enabled This field is an offset of constant Buffer1 from the Gather Pool BASE ADDRESS .																											
Project																											
HSW																											
Programming Notes																											
Constant buffers must be allocated in linear (not tiled) graphics memory.																											
4:0	Reserved																										
Project:	All																										
Format:	MBZ																										
4 Project: DevHSW	<table border="1"> <tr> <td style="text-align: center;">31:5</td> <td>Pointer To Constant Buffer 2</td> </tr> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:5]ConstantBuffer</td> </tr> <tr> <td colspan="2">This field points to the location of Constant Buffer 2.</td> </tr> <tr> <td colspan="2" style="text-align: center;">Programming Notes</td> </tr> <tr> <td colspan="2">Constant buffers must be allocated in linear (not tiled) graphics memory.</td> </tr> <tr> <td style="text-align: center;">4:0</td> <td>Reserved</td> </tr> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	31:5	Pointer To Constant Buffer 2	Project:	HSW	Format:	GraphicsAddress[31:5]ConstantBuffer	This field points to the location of Constant Buffer 2.		Programming Notes		Constant buffers must be allocated in linear (not tiled) graphics memory.		4:0	Reserved	Project:	All	Format:	MBZ								
31:5	Pointer To Constant Buffer 2																										
Project:	HSW																										
Format:	GraphicsAddress[31:5]ConstantBuffer																										
This field points to the location of Constant Buffer 2.																											
Programming Notes																											
Constant buffers must be allocated in linear (not tiled) graphics memory.																											
4:0	Reserved																										
Project:	All																										
Format:	MBZ																										
5 Project: DevHSW	<table border="1"> <tr> <td style="text-align: center;">31:5</td> <td>Pointer To Constant Buffer 3</td> </tr> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:5]ConstantBuffer</td> </tr> <tr> <td colspan="2">This field points to the location of Constant Buffer 3.</td> </tr> <tr> <td colspan="2" style="text-align: center;">Programming Notes</td> </tr> <tr> <td colspan="2">Constant buffers must be allocated in linear (not tiled) graphics memory.</td> </tr> <tr> <td style="text-align: center;">4:0</td> <td>Reserved</td> </tr> <tr> <td>Project:</td> <td>HSW</td> </tr> </table>	31:5	Pointer To Constant Buffer 3	Project:	HSW	Format:	GraphicsAddress[31:5]ConstantBuffer	This field points to the location of Constant Buffer 3.		Programming Notes		Constant buffers must be allocated in linear (not tiled) graphics memory.		4:0	Reserved	Project:	HSW										
31:5	Pointer To Constant Buffer 3																										
Project:	HSW																										
Format:	GraphicsAddress[31:5]ConstantBuffer																										
This field points to the location of Constant Buffer 3.																											
Programming Notes																											
Constant buffers must be allocated in linear (not tiled) graphics memory.																											
4:0	Reserved																										
Project:	HSW																										



3DSTATE_CONSTANT(Body)

Format:

MBZ



AddrSubRegNum

AddrSubRegNum								
Project:	HSW							
Source:	EuIsa							
Size (in bits):	3							
Default Value:	0x00000000							
Address Subregister Number This field provides the subregister number for the address register. The address register contains 8 sub-registers. The size of each subregister is one word. The address register contains the register address of the operand, when the operand is in register-indirect addressing mode. This field applies to the destination operand and the source operands. It is ignored (or not present in the instruction word) for an immediate source operand. This field is present if the operand is in register-indirect addressing mode; it is not present if the operand is directly addressed. An address subregister used for indirect addressing is often called an index register.								
DWord	Bit	Description						
0	2:0	Address Subregister Number <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><th>Value</th><th>Name</th></tr><tr><td>0-7</td><td>Address Subregister Number</td></tr></table>	Project:	HSW	Value	Name	0-7	Address Subregister Number
Project:	HSW							
Value	Name							
0-7	Address Subregister Number							



Audio Power State Format

Audio Power State Format														
Project:	HSW													
Source:	PRM													
Size (in bits):	2													
Default Value:	0x00000003													
DWord	Bit	Description												
0	1:0	Power State												
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00b</td><td>D0</td><td>D0</td></tr><tr><td>01b,10b</td><td>Unsupported</td><td>Unsupported</td></tr><tr><td>11b</td><td>D3 [Default]</td><td>D3</td></tr></tbody></table>	Value	Name	Description	00b	D0	D0	01b,10b	Unsupported	Unsupported	11b	D3 [Default]	D3
Value	Name	Description												
00b	D0	D0												
01b,10b	Unsupported	Unsupported												
11b	D3 [Default]	D3												



AVC CABAC

AVC CABAC		
Project:	HSW	
Source:	VideoCS	
Size (in bits):	16	
Default Value:	0x00000000	
DWord	Bit	Description
0	15	Reserved Format: MBZ
	14	Coefficient level out-of-bound Error This flag indicates the coded coefficient level SEs in the bit-stream is out-of-bound.
	13	Reserved Format: MBZ
	12	Reserved Format: MBZ
	11	Temporal Direction Motion Vector Out-of-Bound Error This flag indicates motion vectors calculated from Temporal Direct Motion Vector is larger than the allowed range specified by the AVC spec.
	10	Final Motion Vector Out-of-Bound Error This flag indicates final reconstructed Motion Vector value is larger than the allowed range specified by the AVC spec.
	9	Motion Vector Delta SE Out-of-Bound Error This flag indicates inconsistent Motion Vector Delta SEs coded in the bit-stream.
	8	Reference Index SE Out-of-Bound Error This flag indicates inconsistent Reference Index SEs coded in the bit-stream.
	7	MacroBlock QpDelta Error This flag indicates out-of-bound MB QP delta SEs coded in the bit-stream.
	6	Motion Vector Delta SE Error This flag indicates out-of-bound motion vector delta SEs coded in the bit-stream.
	5	Reference Index SE Error This flag indicates out-of-bound Refidx SEs coded in the bit-stream.
	4	Residual Error This flag indicates out-of-bound absolute coefficient level SEs coded in the bit-stream.
3	Slice end Error This flag indicates a pre-matured slice_end SE or inconsistent slice end on the last MB of a slice.	
2	Chroma Intra prediction Mode Error This flag indicates inconsistent Chroma Intra prediction mode SEs coded in the bit-stream.	



AVC CABAC

	1	Luma Intra prediction Mode Error This flag indicates inconsistent luma Intra prediction mode SE coded in the bit-stream.
	0	MB Concealment Flag Each pulse from this flag indicates one MB is concealed by hardware.



AVC CAVLC

AVC CAVLC		
Project:	HSW	
Source:	VideoCS	
Size (in bits):	16	
Default Value:	0x00000000	
DWord	Bit	Description
0	15	Total Zero out-of-bound Error This flag indicates the Total zero SE count exceed the max number of coeffs allowed in an intra16x16 AC block.
	14	Coefficient level out-of-bound Error This flag indicates the coded coefficient level SEs in the bit-stream is out-of-bound.
	13	RunBefore out-of-bound Error This flag indicates the coded RunBefore SE value is larger than the remaining zero block count.
	12	Total coefficient Out-of-bound Error This flag indicates the coded total coeff SE count exceed the max number of coeffs allowed in an intra16x16 AC block.
	11	Temporal Direction Motion Vector Out-of-Bound Error This flag indicates motion vectors calculated from Temporal Direct Motion Vector is larger than the allowed range specified by the AVC spec.
	10	Final Motion Vector Out-of-Bound Error This flag indicates final reconstructed Motion Vector value is larger than the allowed range specified by the AVC spec.
	9	Motion Vector Delta SE Out-of-Bound Error This flag indicates inconsistent Motion Vector Delta SEs coded in the bit-stream.
	8	Reference Index SE Out-of-Bound Error This flag indicates inconsistent Reference Index SEs coded in the bit-stream.
	7	RunBefore/TotalZero Error This flag indicates one or more inconsistent RunBefore or TotalZero SEs coded in the bit-stream.
	6	Exponential Golomb Error This flag indicates hardware detects more than 18 leadzero for skip and more than 19 for other SEs from the Exponential Golomb Logic
	5	Total Coeff SE Error This flag indicates one or more inconsistent total coeff SEs coded in the bit-stream.
4	Macroblock Coded Block Pattern Error This flag indicates inconsistent CBP SEs coded in the bit-stream.	
3	Mbtype/submbtype Error This flag indicates inconsistent MBtype/SubMBtype SEs coded in the bit-stream.	



AVC CAVLC

2	Chroma Intra prediction Mode Error This flag indicates inconsistent Chroma Intra prediction mode SEs coded in the bit-stream.
1	Luma Intra prediction Mode Error This flag indicates inconsistent luma Intra prediction mode SE coded in the bit-stream.
0	MB Concealment Flag Each pulse from this flag indicates one MB is concealed by hardware.



BCS Hardware-Detected Error Bit Definitions

BCS Hardware-Detected Error Bit Definitions							
Project:	HSW						
Source:	BlitterCS						
Size (in bits):	16						
Default Value:	0x00000000						
DWord	Bit	Description					
0	15:3	Reserved Format: MBZ					
	2	Reserved Project: HSW Format: MBZ					
	1	Reserved Format: MBZ					
	0	<p>Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include:</p> <ul style="list-style-type: none"> Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Instruction Error detected</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>This error indications cannot be cleared except by reset (i.e., it is a fatal error).</p>	Value	Name	Description	1	
Value	Name	Description					
1		Instruction Error detected					



BINDING_TABLE_EDIT_ENTRY

BINDING_TABLE_EDIT_ENTRY		
Project:	HSW	
Source:	RenderCS	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:24	Reserved Format: MBZ
	23:16	Binding Table Index Format: U8 This field specifies the index of binding table entry that will be updated.
	15:0	Surface State Pointer Format: SurfaceStateOffset[20:5]RENDER_SURFACE_STATE [DevHSW] Surface State Pointer. This address points to a surface state block. This pointer is relative to the Surface State Base Address.



BINDING_TABLE_STATE

BINDING_TABLE_STATE			
Project:	HSW		
Source:	BSpec		
Size (in bits):	32		
Default Value:	0x00000000		
<p>The binding table binds surfaces to logical resource indices used by shaders and other compute engine kernels. It is stored as an array of up to 256 elements, each of which contains one dword as defined here. The start of each element is spaced one dword apart. The first element of the binding table is aligned to a 32-byte boundary.</p>			
DWord	Bit	Description	
0	31:5	Surface State Pointer Format: <table border="1"><tr><td>SurfaceStateOffset[31:5]</td></tr></table> <p>This 32-byte aligned address points to a surface state block. This pointer is relative to the Surface State Base Address.</p>	SurfaceStateOffset[31:5]
	SurfaceStateOffset[31:5]		
4:0	Reserved Format: <table border="1"><tr><td>MBZ</td></tr></table>	MBZ	
MBZ			



Bit Definition for Interrupt Control Registers - Render

Bit Definition for Interrupt Control Registers - Render		
Project:	HSW	
Source:	RenderCS	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:12	Reserved
		Project: HSW
		Format: MBZ
	Reserved for other command streamers - cannot be allocated by main command streamer.	
	11	L3 Parity Error (Slice1)
		Project: HSW
	When this bit is set, L3 cache controller is indicating that it has encountered a parity error while checking the data.	
10	L3 Counter Save Interrupt	
	Project: DevHSW+	
9	Reserved	
	Project: HSW	
8	Context Switch Interrupt	
Set when a context switch has just occurred. Execlist Enable bit needs to be set for this interrupt to occur.		
7	Page Fault	
	Project: All	
	Description	Project
	This bit is set whenever there is a pending GGTT/PPGTT (page or directory) fault in Render command streamer.	Pre-DevHSW, DevHSW:GT3:A
This bit is set whenever there is a pending GGTT/PPGTT (page or directory) fault in Render command streamer when Fault Repair Mode is disabled.	DevHSW, EXCLUDE(DevHSW:GT3:A)	
This bit is set whenever there is pending GGTT/PPGTT (page or directory) fault in any of the command streamers (BCS, RCS, VCS, VECS) when Fault Repair Mode is enabled. When Fault Repair Mode is enabled, Interrupt mask register value is not looked at to generate interrupt due to page fault. Please refer to vol1c "Page		



Bit Definition for Interrupt Control Registers - Render

	Fault Support" section for more details.			
6	Timeout Counter Expired Set when the render pipe timeout counter (0x02190) has reached the timeout threshold value (0x0217c).			
5	L3 Parity Error (Slice0) <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td>HSW</td> </tr> </table> When this bit is set, L3 cache controller is indicating that it has encountered a parity error while checking the data.		Project:	HSW
Project:	HSW			
4	PIPE_CONTROL Notify Interrupt The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.			
3	Render Command Parser Master Error When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur. Page Table Error: Indicates a page table error. Instruction Parser Error: The Render Instruction Parser encounters an error while parsing an instruction.			
2	Sync Status <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td>HSW</td> </tr> </table> This bit is set in the Hardware Status Page DW offset 0 when the Instruction Parser completes a flush with the sync enable bit active in the INSTPM register. The toggle event will happen after the render engine is flushed. The HW Status DWord write resulting from this toggle will cause the CPU's view of graphics memory to be coherent as well (flush and invalidate the render cache). It is the driver's responsibility to clear this bit before the next sync flush with HWSP write enabled.		Project:	HSW
Project:	HSW			
1	Reserved			
0	Render Command Parser User Interrupt This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Render Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.			



BLEND_STATE

BLEND_STATE									
Project:	HSW								
Source:	PRM								
Size (in bits):	64								
Default Value:	0x00000000, 0x00000000								
<p>The blend state is stored as an array of up to 8 elements, each of which contains the DWords described here. The start of each element is spaced 2 DWords apart. The first element of the blend state array is aligned to a 64-byte boundary, which is pointed to by a field in 3DSTATE_CC_STATE_POINTERS. The 3-bit Render Target Index field in the Render Target Write data port message header is used to select which of the 8 elements from BLEND_STATE that is used on the current message.</p>									
DWord	Bit	Description							
0	31	Color Buffer Blend Enable							
		Project: All							
		Format: Enable							
		Enables the ColorBufferBlending (nee "alpha blending") function of the Pixel Processing Pipeline for this render target.							
		Programming Notes							
		Enabling LogicOp and ColorBufferBlending at the same time is UNDEFINED							
	30	Independent Alpha Blend Enable							
		Project: All							
		Format: Enable							
		When enabled, the other fields in this instruction control the combination of the alpha components in the Color Buffer Blend stage. When disabled, the alpha components are combined in the same fashion as the color components.							
	29	Reserved							
		Project: All							
		Format: MBZ							
28:26		Alpha Blend Function							
		Project: All							
		Format: 3D_ColorBufferBlendFunction							
		This field specifies the function used to combine the alpha components in the Color Buffer blend stage of the Pixel Pipeline when the IndependentAlphaBlend state is enabled.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>BLENDFUNCTION_ADD</td> <td>All</td> </tr> <tr> <td>1</td> <td>BLENDFUNCTION_SUBTRACT</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Project	0	BLENDFUNCTION_ADD	All	1
Value	Name	Project							
0	BLENDFUNCTION_ADD	All							
1	BLENDFUNCTION_SUBTRACT	All							



BLEND_STATE

	2	BLENDFUNCTION_REVERSE_SUBTRACT	All
	3	BLENDFUNCTION_MIN	All
	4	BLENDFUNCTION_MAX	All
	5 - 7	Reserved	All
25	Reserved		
	Project:		All
	Format:		MBZ
24:20	Source Alpha Blend Factor		
	Project:		All
	Format:		3D_ColorBufferBlendFactor
Controls the "source factor" in alpha Color Buffer Blending stage. Note: For the source/destination alpha blend factors, the encodings indicating "COLOR" are the same as the encodings indicating "ALPHA", as the alpha component of the color is selected.			
	Value	Name	Project
	00h	Reserved	All
	01h	BLENDFACTOR_ONE	All
	02h	BLENDFACTOR_SRC_COLOR	All
	03h	BLENDFACTOR_SRC_ALPHA	All
	04h	BLENDFACTOR_DST_ALPHA	All
	05h	BLENDFACTOR_DST_COLOR	All
	06h	BLENDFACTOR_SRC_ALPHA_SATURATE	All
	07h	BLENDFACTOR_CONST_COLOR	All
	08h	BLENDFACTOR_CONST_ALPHA	All
	09h	BLENDFACTOR_SRC1_COLOR	All
	0Ah	BLENDFACTOR_SRC1_ALPHA	All
	0Bh-10h	Reserved	All
	11h	BLENDFACTOR_ZERO	All
	12h	BLENDFACTOR_INV_SRC_COLOR	All
	13h	BLENDFACTOR_INV_SRC_ALPHA	All
	14h	BLENDFACTOR_INV_DST_ALPHA	All
	15h	BLENDFACTOR_INV_DST_COLOR	All
	16h	Reserved	All
	17h	BLENDFACTOR_INV_CONST_COLOR	All
	18h	BLENDFACTOR_INV_CONST_ALPHA	All
	19h	BLENDFACTOR_INV_SRC1_COLOR	All
	1Ah	BLENDFACTOR_INV_SRC1_ALPHA	All



BLEND_STATE

1	19:15	Destination Alpha Blend Factor	
		Project:	All
		Format:	3D_ColorBufferBlendFactor
	Controls the "destination factor" in alpha Color Buffer Blending stage. Refer to Source Alpha Blend Factor for encodings.		
	14	Reserved	
		Project:	All
		Format:	MBZ
13:11	Color Blend Function		
	Project:	All	
	Format:	3D_ColorBufferBlendFunction	
This field specifies the function used to combine the color components in the ColorBufferBlending function of the Pixel Processing Pipeline. If Independent Alpha Blend Enable is disabled, this field will also control the blending of the alpha components in the ColorBufferBlending function.			
	Value	Name	Project
	0	BLENDFUNCTION_ADD	All
	1	BLENDFUNCTION_SUBTRACT	All
	2	BLENDFUNCTION_REVERSE_SUBTRACT	All
	3	BLENDFUNCTION_MIN	All
	4	BLENDFUNCTION_MAX	All
10	Reserved		
	Project:	All	
	Format:	MBZ	
9:5	Source Blend Factor		
	Project:	All	
	Format:	3D_ColorBufferBlendFactor	
Controls the "source factor" in the ColorBufferBlending function. Refer to Source Alpha Blend Factor for encodings.			
4:0	Destination Blend Factor		
	Project:	All	
	Format:	3D_ColorBufferBlendFactor	
Controls the "destination factor" in the ColorBufferBlending function. Refer to Source Alpha Blend Factor for encodings.			
31	AlphaToCoverage Enable		



BLEND_STATE

	<table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, Source0 Alpha is converted to a temporary 1/2/4-bit coverage mask and the mask bit corresponding to the sample# ANDed with the sample mask bit. If set, sample coverage is computed based on src0 alpha value. Value of 0 disables all samples and value of 1 enables all samples for that pixel. The same coverage needs to apply to all the RTs in MRT case. Further, any value of src0 alpha between 0 and 1 monotonically increases the number of enabled pixels. The same coverage needs to be applied to all the RTs in MRT case.</p>	Project:	All	Format:	Enable												
Project:	All																
Format:	Enable																
30	<p>AlphaToOne Enable</p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, Source0 Alpha is set to 1.0f after (possibly) being used to generate the AlphaToCoverage coverage mask. The same coverage needs to be applied to all the RTs in MRT case. If Dual Source Blending is enabled, this bit must be disabled.</p>	Project:	All	Format:	Enable												
Project:	All																
Format:	Enable																
29	<p>AlphaToCoverage Dither Enable</p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, sample coverage is computed based on src0 alpha value and it modulates the sample coverage based on screen coordinates. Value of 0 disables all samples and value of 1 enables all samples for that pixel. The same coverage needs to apply to all the RTs in MRT case. Further, any value of src0 alpha between 0 and 1 monotonically increases the number of enabled pixels. The same coverage needs to be applied to all the RTs in MRT case. If AlphaToCoverage is disabled, AlphaToCoverage Dither does not have any impact.</p>	Project:	All	Format:	Enable												
Project:	All																
Format:	Enable																
28	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ												
Project:	All																
Format:	MBZ																
27	<p>Write Disable Alpha</p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>Disable</td> </tr> </table> <p>This field controls the writing of the alpha component into the Render Target.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enabled</td> <td>Alpha component can be overwritten</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Disabled</td> <td>Writes to the color buffer will not modify Alpha.</td> <td>All</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>For YUV surfaces, this field must be set to 0B (enabled).</p>	Project:	All	Format:	Disable	Value	Name	Description	Project	0b	Enabled	Alpha component can be overwritten	All	1b	Disabled	Writes to the color buffer will not modify Alpha.	All
Project:	All																
Format:	Disable																
Value	Name	Description	Project														
0b	Enabled	Alpha component can be overwritten	All														
1b	Disabled	Writes to the color buffer will not modify Alpha.	All														
26	<p>Write Disable Red</p>																



BLEND_STATE

		Project:	All
		Format:	Disable
	This field controls the writing of the red component into the Render Target.		
	Value	Name	Description
	0b	Enabled	Red component can be overwritten
	1b	Disabled	Writes to the color buffer will not modify Red.
	Programming Notes		
	For YUV surfaces, this field must be set to 0B (enabled).		
25	Write Disable Green		
		Project:	All
		Format:	Disable
	This field controls the writing of the green component into the Render Target.		
	Value	Name	Description
	0b	Enabled	Green component can be overwritten
	1b	Disabled	Writes to the color buffer will not modify Green.
	Programming Notes		
	For YUV surfaces, this field must be set to 0B (enabled).		
24	Write Disable Blue		
		Project:	All
		Format:	Disable
	This field controls the writing of the Blue component into the Render Target.		
	Value	Name	Description
	0b	Enabled	Blue component can be overwritten
	1b	Disabled	Writes to the color buffer will not modify Blue.
	Programming Notes		
	For YUV surfaces, this field must be set to 0B (enabled).		
23	Reserved		
		Project:	All
		Format:	MBZ
22	Logic Op Enable		
		Project:	All
		Format:	Enable
	Enables the LogicOp function of the Pixel Processing pipeline.		
	Programming Notes		



BLEND_STATE

Enabling LogicOp and Color Buffer Blending at the same time is UNDEFINED				
21:18	Logic Op Function			
	Project:	All		
	Format:	3D_LogicOpFunction		
	<p>This field specifies the function to be performed (when enabled) in the Logic Op stage of the Pixel Processing pipeline. Note that the encoding of this field is one less than the corresponding "R2_" ROP code defined in WINGDI.H, and is a rather contorted mapping of the OpenGL LogicOp encodings. However, this field was defined such that, when the 4 bits are replicated to 8 bits, they coincide with the ROP codes used in the Blter. Note: if the Logic Op Function does not depend on "D", the dest buffer is not read.</p>			
	Value	Name	Description	Project
	0h	LOGICOP_CLEAR	BLACK; all 0's	All
	1h	LOGICOP_NOR	NOTMERGEPEN; NOT (S OR D)	All
	2h	LOGICOP_AND_INVERTED	MASKNOTPEN; (NOT S) AND D	All
	3h	LOGICOP_COPY_INVERTED	NOTCOPYPEN; NOT S	All
	4h	LOGICOP_AND_REVERSE	MASKPENNOT; S AND NOT D	All
	5h	LOGICOP_INVERT	NOT; NOT D	All
	6h	LOGICOP_XOR	XORPEN; S XOR D	All
	7h	LOGICOP_NAND	NOTMASKPEN; NOT (S AND D)	All
	8h	LOGICOP_AND	MASKPEN; S AND D	All
	9h	LOGICOP_EQUIV	NOTXORPEN; NOT (S XOR D)	All
	Ah	LOGICOP_NOOP	NOP; D	All
	Bh	LOGICOP_OR_INVERTED	MERGENOTPEN; (NOT S) OR D	All
Ch	LOGICOP_COPY	COPYPEN; S	All	
Dh	LOGICOP_OR_REVERSE	MERGEPENNOT; S OR NOT D	All	
Eh	LOGICOP_OR	MERGEPEN; S OR D	All	
Fh	LOGICOP_SET	WHITE; all 1's	All	
17	Reserved			
	Project:	All		
	Format:	MBZ		
16	Alpha Test Enable			
	Project:	All		
	Format:	Enable		
	Enables the AlphaTest function of the Pixel Processing pipeline.			
	Programming Notes			
Alpha Test can only be enabled if Pixel Shader outputs a float alpha value. Alpha Test is applied independently on each render target by comparing that render target's			Project	



BLEND_STATE

		alpha value against the alpha reference value. If the alpha test fails, the corresponding pixel write will be suppressed only for that render target. The depth/stencil update will occur if alpha test passes for any render target.	
		When Alpha Test is disabled, Alpha Test Function must be COMPAREFUNCTION_ALWAYS.	HSW
15:13	Alpha Test Function		
	Project:	All	
	Format:	3D_CompareFunction	
	This field specifies the comparison function used in the AlphaTest function		
	Value	Name	Description
	0h	COMPAREFUNCTION_ALWAYS	Always pass
	1h	COMPAREFUNCTION_NEVER	Never pass
	2h	COMPAREFUNCTION_LESS	Pass if the value is less than the reference
	3h	COMPAREFUNCTION_EQUAL	Pass if the value is equal to the reference
	4h	COMPAREFUNCTION_LEQUAL	Pass if the value is less than or equal to the reference
	5h	COMPAREFUNCTION_GREATER	Pass if the value is greater than the reference
	6h	COMPAREFUNCTION_NOTEQUAL	Pass if the value is not equal to the reference
	7h	COMPAREFUNCTION_GEQUAL	Pass if the value is greater than or equal to the reference
12	Color Dither Enable		
	Project:	All	
	Format:	Enable	
	Enables dithering of colors (including any alpha component) before they are written to the Color Buffer.		
	Note:		Project
	Alternative Procedure: This bit must be reset when MSC is enabled for a render target.		DevHSW:GT3:A0
11:10	X Dither Offset		
	Project:	All	
	Format:	U2	
	Specifies offset to apply to pixel X coordinate LSBs when accessing dither table.		
9:8	Y Dither Offset		
	Project:	All	
	Format:	U2	



BLEND_STATE

		Specifies offset to apply to pixel Y coordinate LSBs when accessing dither table.	
7:4	Reserved		
	Project:	All	
	Format:	MBZ	
3:2	Color Clamp Range		
	Project:	All	
	Specifies the clamped range used in Pre-Blend and Post-Blend Color Clamp functions if one or both of those functions are enabled. Note that this range selection is shared between those functions. This field is ignored if both of the Color Clamp Enables are disabled		
	Value	Name	Description
	0	COLORCLAMP_UNORM	Clamp Range [0,1]
	1	COLORCLAMP_SNORM	Clamp Range [-1,1]
	2	COLORCLAMP_RTFORMAT	Clamp to the range of the RT surface format (Note: The Alpha component is clamped to FLOAT16 for R11G11B10_FLOAT format).
	3	Reserved	Reserved
	Project	All	
1	Pre-Blend Color Clamp Enable		
	Project:	All	
	Format:	Enable	
	This field specifies whether the source, destination and constant color channels are clamped prior to blending, regardless of whether blending is enabled. If DISABLED, no clamping is performed prior to blending. If ENABLED, all inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.		
	Value	Name	Description
	0	Disabled	No clamping is performed prior to blending.
	1	Enabled	All inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.
	Project	All	
	Programming Notes		
	See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of RT format. This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. The device will automatically clamp source color channels to the respective RT surface range.		
0	Post-Blend Color Clamp Enable		
	Project:	All	
	Format:	Enable	
	If blending is enabled, this field specifies whether the blending output channels are first clamped to the range specified by Color Clamp Range. Regardless of whether this clamping is enabled,		



BLEND_STATE

the blending output channels will be clamped to the RT surface format just prior to being written.

Programming Notes

See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of RT format. This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. The device will automatically clamp source color channels to the respective RT surface range.



Border Color clamp to uint16/sint16

DWord		Bit	Description				
Border Color clamp to uint16/sint16							
Project:	HSW						
Source:	PRM						
Size (in bits):	128						
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000						
Programming Notes							
If any color channel is missing from the surface format, corresponding border color should be programmed as zero and if alpha channel is missing, corresponding Alpha border color should be programmed as 1.							
0	31:16	Border Color Green clamp to uint16 <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT'</td> </tr> <tr> <td>Format:</td> <td>U16</td> </tr> </table> Texture Border Color Mode = DX10/OGL		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT'	Format:	U16
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT'						
Format:	U16						
	31:16	Border Color Green clamp to sint16 <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_SINT'</td> </tr> <tr> <td>Format:</td> <td>S15</td> </tr> </table> Texture Border Color Mode = DX10/OGL		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_SINT'	Format:	S15
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_SINT'						
Format:	S15						
	15:0	Border Color Red clamp to uint16 <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT'</td> </tr> <tr> <td>Format:</td> <td>U16</td> </tr> </table> Texture Border Color Mode = DX10/OGL		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT'	Format:	U16
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT'						
Format:	U16						



Border Color clamp to uint16/sint16

	15:0	Border Color Red clamp to sint16	
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_SINT'
		Format:	S15
		Texture Border Color Mode = DX10/OGL	
1	31:0	Reserved	
		Format:	MBZ
2	31:16	Border Color Alpha clamp to uint16	
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT'
		Format:	U16
		Texture Border Color Mode = DX10/OGL	
	31:16	Border Color Alpha clamp to sint16	
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_SINT'
		Format:	S15
		Texture Border Color Mode = DX10/OGL	
	15:0	Border Color Blue clamp to uint16	
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT'
		Format:	U16
		Texture Border Color Mode = DX10/OGL	
	15:0	Border Color Blue clamp to sint16	
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT' OR



Border Color clamp to uint16/sint16

		Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_SINT'
		Format: S15
		Texture Border Color Mode = DX10/OGL
3	31:0	Reserved
		Format: MBZ



Border Color clamp to uint8/sint8

Border Color clamp to uint8/sint8						
Project:	HSW					
Source:	PRM					
Size (in bits):	128					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
Programming Notes						
If any color channel is missing from the surface format, corresponding border color should be programmed as zero and if alpha channel is missing, corresponding Alpha border color should be programmed as 1.						
DWord	Bit	Description				
0	31:24	Border Color Alpha clamp to uint8 <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> Texture Border Color Mode = DX10/OGL	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'	Format:	U8
	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'				
	Format:	U8				
	31:24	Border Color Alpha clamp to sint8 <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'</td> </tr> <tr> <td>Format:</td> <td>S7</td> </tr> </table> Texture Border Color Mode = DX10/OGL	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'	Format:	S7
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'					
Format:	S7					
23:16	Border Color Blue clamp to uint8 <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> Texture Border Color Mode = DX10/OGL	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'	Format:	U8	
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'					
Format:	U8					
23:16	Border Color Blue clamp to sint8 <table border="1"> <tr> <td>Exists</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR</td> </tr> </table>	Exists	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR			
Exists	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR					



Border Color clamp to uint8/sint8

		<table border="1"> <tr> <td>If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'</td> </tr> <tr> <td>Format:</td> <td>S7</td> </tr> </table> <p>Texture Border Color Mode = DX10/OGL</p>	If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'	Format:	S7
If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'					
Format:	S7					
15:8	Border Color Green clamp to uint8	<table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Texture Border Color Mode = DX10/OGL</p>	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'	Format:	U8
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'					
Format:	U8					
15:8	Border Color Green clamp to sint8	<table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'</td> </tr> <tr> <td>Format:</td> <td>S7</td> </tr> </table> <p>Texture Border Color Mode = DX10/OGL</p>	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'	Format:	S7
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'					
Format:	S7					
7:0	Border Red Alpha clamp to uint8	<table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Texture Border Color Mode = DX10/OGL</p>	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'	Format:	U8
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'					
Format:	U8					
7:0	Border Red Alpha clamp to sint8	<table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'</td> </tr> <tr> <td>Format:</td> <td>S7</td> </tr> </table> <p>Texture Border Color Mode = DX10/OGL</p>	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'	Format:	S7
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'					
Format:	S7					
1	31:0	Reserved				



Border Color clamp to uint8/sint8

Border Color clamp to uint8/sint8		
		Format: MBZ
2	31:0	Reserved
		Format: MBZ
3	31:0	Reserved
		Format: MBZ



Border Color ui32/si32 (integer unclamp)

DWord		Bit	Description				
Border Color ui32/si32 (integer unclamp)							
Project:		HSW					
Source:		PRM					
Size (in bits):		128					
Default Value:		0x00000000, 0x00000000, 0x00000000, 0x00000000					
Programming Notes							
If any color channel is missing from the surface format, corresponding border color should be programmed as zero and if alpha channel is missing, corresponding Alpha border color should be programmed as 1.							
0	31:0	Border Color Red ui32 (integer unclamp) <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> Texture Border Color Mode = DX10/OGL		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'	Format:	U32
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'						
Format:	U32						
	31:0	Border Color Red si32 (integer unclamp) <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT'</td> </tr> <tr> <td>Format:</td> <td>S31</td> </tr> </table> Texture Border Color Mode = DX10/OGL		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT'	Format:	S31
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT'						
Format:	S31						
1	31:0	Border Color Green ui32 (integer unclamp) <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> Texture Border Color Mode = DX10/OGL		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'	Format:	U32
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'						
Format:	U32						
	31:0	Border Color Green si32 (integer unclamp) <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT'</td> </tr> <tr> <td>Format:</td> <td>S31</td> </tr> </table> Texture Border Color Mode = DX10/OGL		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT'	Format:	S31
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT'						
Format:	S31						



Border Color ui32/si32 (integer unclamp)						
	31:0	<p>Reserved</p> <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_SINT'</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_SINT'	Format:	MBZ
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_SINT'					
Format:	MBZ					
2	31:0	<p>Border Color Blue ui32 (integer unclamp)</p> <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Texture Border Color Mode = DX10/OGL</p>	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'	Format:	U32
	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'				
	Format:	U32				
	31:0	<p>Border Color Blue si32 (integer unclamp)</p> <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT'</td> </tr> <tr> <td>Format:</td> <td>S31</td> </tr> </table> <p>Texture Border Color Mode = DX10/OGL</p>	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT'	Format:	S31
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT'					
Format:	S31					
31:0	<p>Border Color Green ui32 (integer unclamp)</p> <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_UINT'</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Texture Border Color Mode = DX10/OGL</p>	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_UINT'	Format:	U32	
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_UINT'					
Format:	U32					
31:0	<p>Border Color Green si32 (integer unclamp)</p> <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_SINT'</td> </tr> <tr> <td>Format:</td> <td>S31</td> </tr> </table> <p>Texture Border Color Mode = DX10/OGL</p>	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_SINT'	Format:	S31	
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_SINT'					
Format:	S31					
3	31:0	<p>Border Color Alpha ui32 (integer unclamp)</p> <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Texture Border Color Mode = DX10/OGL</p>	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'	Format:	U32
	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'				
Format:	U32					
31:0	<p>Border Color Alpha si32 (integer unclamp)</p> <table border="1"> <tr> <td>Exists If:</td> <td>Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT'</td> </tr> </table>	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT'			
Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT'					



Border Color ui32/si32 (integer unclamp)

		Format: S31
		Texture Border Color Mode = DX10/OGL
31:0	Reserved	
	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_SINT')
	Format:	MBZ



BR00 - BLT Opcode and Control

BR00 - BLT Opcode and Control									
Project:	HSW								
Source:	BlitterCS								
Size (in bits):	32								
Default Value:	0x00000000								
DWord	Bit	Description							
0	31	<p>BLT Engine Busy</p> <p>This bit indicates whether the BLT Engine is busy (1) or idle (0). This bit is replicated in the SETUP BLT Opcode and Control register.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Idle [Default]</td> </tr> <tr> <td>1</td> <td>Busy</td> </tr> </tbody> </table>	Value	Name	0	Idle [Default]	1	Busy	
	Value	Name							
	0	Idle [Default]							
	1	Busy							
	30	<p>Setup Instruction Instruction</p> <table border="1"> <tr> <td>Default Value:</td> <td>0</td> </tr> </table> <p>The current instruction performs clipping (1).</p>	Default Value:	0					
Default Value:	0								
29	<p>Setup Monochrome Pattern</p> <p>This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Color [Default]</td> </tr> <tr> <td>1</td> <td>Monochrome</td> </tr> </tbody> </table>	Value	Name	0	Color [Default]	1	Monochrome		
Value	Name								
0	Color [Default]								
1	Monochrome								
28:22	<p>Instruction Target (Opcode)</p> <table border="1"> <tr> <td>Default Value:</td> <td>0000000b</td> </tr> </table> <p>This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.</p>	Default Value:	0000000b						
Default Value:	0000000b								
21:20	<p>32bpp Byte Mask</p> <p>This field is only used for 32bpp.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>[Default]</td> </tr> <tr> <td>1xb</td> <td>Write Alpha Channel</td> </tr> <tr> <td>x1b</td> <td>Write RGB Channel</td> </tr> </tbody> </table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b	Write RGB Channel
Value	Name								
00b	[Default]								
1xb	Write Alpha Channel								
x1b	Write RGB Channel								
19:17	<p>Monochrome Source Start</p>								



BR00 - BLT Opcode and Control

		Default Value:	000b
		<p>This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.</p>	
16	Bit/Byte Packed Byte packed is for the NT driver.		
	Value	Name	
	0b	Bit [Default]	
	1b	Byte	
15	Src Tiling Enable		
	Value	Name	Project
	0b	Tiling Disabled (Linear) [Default]	
	1b	Tiling enabled: Tile-X or Tile-Y	HSW
14:12	Horizontal Pattern Seed		
		Default Value:	0b
	<p>This field indicates the pattern pixel position which corresponds to X = 0.</p>		
11	Dest Tiling Enable When set to '1', this means that Blitter is executing in Tiled mode. If '0' it means that Blitter is in Linear mode. Pre-Dev Blitter never executes in Tiled-Y mode, DevGT+ Blitter supports both Tile-X and Tile-Y modes. On reset, this bit will be '0'. This definition applies to only X,Y Blits.		
	Value	Name	Project
	0b	Tiling Disabled (Linear blit) [Default]	
	1b	Tiling enabled: Tile-X or Tile-Y	HSW
10:8	Transparency Range Mode These bits control whether or not the byte(s) at the destination corresponding to a given pixel will be conditionally written, and what those conditions are. This feature can make it possible to perform various masking functions in order to selectively write or preserve graphics data already at the destination.		
	Value	Name	Description
	xx0b	[Default]	No color transparency mode enabled. This causes normal operation with regard to writing data to the destination.
	001b		[Source color transparency] The Transparency Color Low: (Pixel Greater or Equal) (source background register) and the Transparency Color High: (Pixel Less or Equal) (source foreground register) are compared to the source pixels. The range comparisons are done on each component (R,G,B) and then logically ANDed. If the source pixel components are not within the range defined by the Transparency Color registers, then the byte(s) at the destination corresponding to the current pixel are written with the result of



BR00 - BLT Opcode and Control

			the bit-wise operation.
	011b		[Source and Alpha color transparency] The Transparency Color Low: (Pixel Greater or Equal) (source background register) and the Transparency Color High: (Pixel Less or Equal) (source foreground register) are compared to the source pixels. The range comparisons are done on each component (A,R,G,B) and then logically ANDed. If the source pixel components are not within the range defined by the Transparency Color registers, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation."
	101b		[Destination and Alpha color transparency] The Transparency Color Low: (Pixel Greater or Equal) (source background register) and the Transparency Color High: (Pixel Less or Equal) (source foreground register) are compared to the destination pixels. The range comparisons are done on each component (A,R,G,B) and then logically ANDed. If the destination pixels are within the range, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.
	111b		[Destination color transparency] The Transparency Color Low: (Pixel Greater or Equal) (source background register) and the Transparency Color High: (Pixel Less or Equal) (source foreground register) are compared to the destination pixels. The range comparisons are done on each component (R,G,B) and then logically ANDed. If the destination pixels are within the range, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.
7:5	Pattern Vertical Seed		
	Default Value:		000b
	This field specifies the pattern scan line which corresponds to Y=0.		
4	Destination Read Modify Write		
	Default Value:		0b
	This bit is decoded from the last instruction's opcode field and Destination Transparency Mode to identify whether a Destination read is needed.		
3	Color Source		
	Default Value:		0b
	This bit is decoded from the last instructions opcode field to identify whether a color (1) source is used.		
2	Monochrome Source		
	Default Value:		0b
	This bit is decoded from the last instructions opcode field to identify whether a monochrome (1) source is used.		



BR00 - BLT Opcode and Control

	1	Color Pattern	
		<table border="1"><tr><td>Default Value:</td><td>0b</td></tr></table> <p>This bit is decoded from the last instructions opcode field to identify whether a color (1) pattern is used.</p>	Default Value:
Default Value:	0b		
	0	Monochrome Pattern	
		<table border="1"><tr><td>Default Value:</td><td>0b</td></tr></table> <p>This bit is decoded from the last instructions opcode field to identify whether a monochrome (1) pattern is used.</p>	Default Value:
Default Value:	0b		



BR01 - Setup BLT Raster OP, Control, and Destination Offset

BR01 - Setup BLT Raster OP, Control, and Destination Offset											
Project:	HSW										
Source:	BlitterCS										
Size (in bits):	32										
Default Value:	0x00000000										
DWord	Bit	Description									
0	31	<p>Solid Pattern Select</p> <p>This bit applies only when the pattern data is monochrome. This bit determines whether or not the BLT Engine actually performs read operations from the frame buffer in order to load the pattern data. Use of this feature to prevent these read operations can increase BLT Engine performance, if use of the pattern data is indeed not necessary. The BLT Engine is configured to accept either monochrome or color pattern data via the opcode field.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>[Default]</td> <td>This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.</td> </tr> <tr> <td>1b</td> <td></td> <td>The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.</td> </tr> </tbody> </table>	Value	Name	Description	0b	[Default]	This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.	1b		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.
		Value	Name	Description							
		0b	[Default]	This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.							
1b		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.									
30		<p>Clipping Enabled</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>[Default]</td> </tr> <tr> <td>1b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b	[Default]	1b				
		Value	Name								
		0b	[Default]								
1b											
29		<p>Monochrome Source Transparency Mode</p> <p>This bit applies only when the source data is in monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the source data also corresponds will actually be written if that source data bit has the value of 0. This feature can make it possible to use the source as a transparency mask. The BLT Engine is configured to accepted either monochrome or color source data via the opcode field.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>[Default]</td> <td>This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.</td> </tr> <tr> <td>1b</td> <td></td> <td>Wherever a bit in the source data has the value of 0, the byte(s) at the</td> </tr> </tbody> </table>	Value	Name	Description	0b	[Default]	This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.	1b		Wherever a bit in the source data has the value of 0, the byte(s) at the
		Value	Name	Description							
		0b	[Default]	This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.							
1b		Wherever a bit in the source data has the value of 0, the byte(s) at the									



BR01 - Setup BLT Raster OP, Control, and Destination Offset

			destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.
28	Monochrome Pattern Transparency Mode This bit applies only when the pattern data is monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the pattern data also corresponds will actually be written if that pattern data bit has the value of 1. This feature can make it possible to use the pattern as a transparency mask. The BLT Engine is configured to accepted either monochrome or color pattern data via the opcode field.		
	Value	Name	Description
	0b	[Default]	This causes normal operation with regard to the use of the pattern data. Wherever a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.
	1b		Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.
27:26	32bpp Byte Mask This bit applies only when the pattern data is monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the pattern data also corresponds will actually be written if that pattern data bit has the value of 1. This feature can make it possible to use the pattern as a transparency mask. The BLT Engine is configured to accepted either monochrome or color pattern data via the opcode field.		
	Value	Name	
	00b	[Default]	
	1xb	Write Alpha Channel	
	x1b	Write RGB Channel	
25:24	Color Depth		
	Value	Name	
	00b	8 Bit Color Depth [Default]	
	01b	16 Bit Color Depth	
	10b	16 Bit Color Depth	
	11b	32 Bit Color Depth	
23:16	Raster Operation Select These 8 bits are used to select which one of 256 possible raster operations is to be performed by the BLT Engine.		
15:0	Destination Pitch (Offset) For non-XY Blits, the signed 16bit field allows for specifying upto + 32Kbytes signed pitches in		



BR01 - Setup BLT Raster OP, Control, and Destination Offset

bytes (same as before). For X, Y Blits with tiled-X surfaces, the pitch for Destination will be 512Byte aligned and should be programmable upto + 128Kbytes. For X, Y Blits with tiled-Y surfaces, the pitch for Destination will be 128Byte aligned and should be programmable upto + 128Kbytes. In this case, this 16bit signed pitch field is used to specify upto + 32KDWords. For X, Y blits with nontiled surfaces (linear surfaces), this 16bit field can be programmed to byte specification of upto + 32Kbytes (same as before). These 16 bits store the signed memory address offset value by which the destination address originally specified in the Destination Address Register is incremented or decremented as each scan line's worth of destination data is written into the frame buffer by the BLT Engine, so that the destination address will point to the next memory address to

which the next scan line's worth of destination data is to be written. If the intended destination of a BLT operation is within on-screen frame buffer memory, this offset is normally set so that each subsequent scan line's worth of destination data lines up vertically with the destination data in the scan line, above. However, if the intended destination of a BLT operation is within off-screen memory, this offset can be set so that each subsequent scan line's worth of destination data is stored at a location immediately after the location where the destination data for the last scan line ended, in order to create a single contiguous block of bytes of destination data at the destination.



BR05 - Setup Expansion Background Color

BR05 - Setup Expansion Background Color		
Project:	HSW	
Source:	BlitterCS	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:0	Setup Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome pattern or source data for either the SCANLINE_BLT or TEXT_BLT instructions. BR05 is also used as the solid pattern for the PIXEL_BLT instruction. Whether one, two, or three bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.



BR06 - Setup Expansion Foreground Color

BR06 - Setup Expansion Foreground Color		
Project:	HSW	
Source:	BlitterCS	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:0	Setup Expansion Foreground Color Bits These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome pattern or source data for either the SCANLINE_BLT or TEXT_BLT instructions. Whether one, two, or three bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.



BR07 - Setup Blit Color Pattern Address

BR07 - Setup Blit Color Pattern Address		
Project:	HSW	
Source:	BlitterCS	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:29	Reserved Format: MBZ
	28:6	Setup Blit Color Pattern Address Format: GraphicsAddress[28:6] These 26 bits specify the starting address of the (8X8) pixel color pattern from the SETUP_BLT instruction. This register works identically to the Pattern Address register (BR15), but this version is only used with the SCANLINE_BLT instruction execution (the actual programming for this, is done in XY_SETUP_BLT command). The pattern data must be located in linear memory. The pattern data must be located on a pattern-size boundary. The pattern is always of 8x8 pixels, and therefore, its size is dependent upon its pixel depth. The pixel depth may be 8, 16, or 32 bits per pixel if the pattern is in color (the pixel depth of a color pattern must match the pixel depth to which the graphics system has been set). Monochrome patterns require 8 bytes and is supplied through the instruction. Color patterns of 8, 16, and 32 bits per pixel color depth must start on 64-byte, 128-byte and 256-byte boundaries, respectively.
	5:0	Reserved Format: MBZ



BR09 - Destination Address

BR09 - Destination Address				
Project:	HSW			
Source:	BlitterCS			
Size (in bits):	32			
Default Value:	0x00000000			
DWord	Bit	Description		
0	31:0	<p>Destination Address Bits</p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <p>When tiling is enabled for XY-blits, this base address should be limited to 4KB. Otherwise for XY blits, there is no restriction and it is same as before. These specify the starting pixel address of the destination data. This register is also the working destination address register and changes as the BLT Engine performs the accesses. Used as the scan line address (Destination Y Address and Destination Y1 Address) for BLT instructions: PIXEL_BLT, SCANLINE_BLT, and TEXT_BLT. In this case the address points to the first pixel in a scan line and is compared with the ClipRect Y1 and Y2 address registers to determine whether the scan line should be written or not. The Destination Y1 address is the top scan line to be written for text. Note that for non-XY blits (COLOR_BLT, SRC_COPY_BLT), this address points to the first byte to be written. Note: Some instructions affect only one scan line (requiring only one coordinate); other instructions affect multiple scan lines and need both coordinates.</p>	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			



BR11 - BLT Source Pitch (Offset)

BR11 - BLT Source Pitch (Offset)		
Project:	HSW	
Source:	BlitterCS	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:16	Reserved
	15:0	Source Pitch (Offset) For non-XY Blits with color source operand (SRC_COPY_BLT), the signed 16bit field allows for specifying upto + 32Kbytes signed pitch in bytes (same as before). For X, Y Blits with tiled-X surfaces, the pitch for Color Source will be 512Byte aligned and should be programmable upto + 128Kbytes. For X, Y Blits with tiled-Y surfaces, the pitch for Color Source will be 128Byte aligned and should be programmable upto + 128Kbytes. In this case, this 16bit signed pitch field is used to specify upto + 32KDWords. For X, Y blits with nontiled color source surfaces (linear surfaces), this 16bit field can be programmed to byte specification of upto + 32Kbytes (same as before). When the color source data is located within the frame buffer or AGP aperture, these signed 16 bits store the memory address offset (pitch) value by which the source address originally specified in the Source Address Register is incremented or decremented as each scan line's worth of source data is read from the frame buffer by the BLT Engine, so that the source address will point to the next memory address from which the next scan line's worth of source data is to be read. Note that if the intended source of a BLT operation is within on-screen frame buffer memory, this offset is normally set to accommodate the fact that each subsequent scan line's worth of source data lines up vertically with the source data in the scan line, above. However, if the intended source of a BLT operation is within off-screen memory, this offset can be set to accommodate a situation in which the source data exists as a single contiguous block of bytes where in each subsequent scan line's worth of source data is stored at a location immediately after the location where the source data for the last scan line ended.



BR12 - Source Address

BR12 - Source Address				
Project:	HSW			
Source:	BlitterCS			
Size (in bits):	32			
Default Value:	0x00000000			
DWord	Bit	Description		
0	31:0	Source Address Bits <table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:0]</td></tr></table> <p>When tiling is enabled for XY-blits with Color source surfaces, this base address should be limited to 4KB. Otherwise for XY blits, there is no restriction and it is same as before, including for monosource and text blits. Note that for non-XY blit with Color Source (SRC_COPY_BLT), this address points to the first byte to be read. These specify the starting pixel address of the color source data. The lower 3 bits are used to indicate the position of the first valid byte within the first Quadword of the source data.</p>	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			



BR13 - BLT Raster OP, Control, and Destination Pitch

BR13 - BLT Raster OP, Control, and Destination Pitch											
Project:	HSW										
Source:	BlitterCS										
Size (in bits):	32										
Default Value:	0x00000000										
DWord	Bit	Description									
0	31	<p>Solid Pattern Select</p> <p>This bit applies only when the pattern data is monochrome. This bit determines whether or not the BLT Engine actually performs read operations from the frame buffer in order to load the pattern data. Use of this feature to prevent these read operations can increase BLT Engine performance, if use of the pattern data is indeed not necessary. The BLT Engine is configured to accept either monochrome or color pattern data via the opcode field.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.</td> </tr> <tr> <td>1</td> <td></td> <td>The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.	1		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.
		Value	Name	Description							
		0	[Default]	This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.							
1		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.									
30	<p>Clipping Enabled</p> <p>Default Value: <input type="text" value="0"/></p>										
29		<p>Monochrome Source Transparency Mode</p> <p>This bit applies only when the source data is in monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the source data also corresponds will actually be written if that source data bit has the value of 0. This feature can make it possible to use the source as a transparency mask. The BLT Engine is configured to accepted either monochrome or color source data via the opcode field.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.</td> </tr> <tr> <td>1</td> <td></td> <td>Where a bit in the source data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.	1		Where a bit in the source data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.
		Value	Name	Description							
		0	[Default]	This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.							
1		Where a bit in the source data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.									



BR13 - BLT Raster OP, Control, and Destination Pitch

28	Monochrome Pattern Transparency Mode	<p>This bit applies only when the pattern data is monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the pattern data also corresponds will actually be written if that pattern data bit has the value of 1. This feature can make it possible to use the pattern as a transparency mask. The BLT Engine is configured to accepted either monochrome or color pattern data via the opcode in the Opcode and Control register.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">[Default]</td> <td>This causes normal operation with regard to the use of the pattern data. Where a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.</td> </tr> <tr> <td style="text-align: center;">1</td> <td></td> <td>Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	This causes normal operation with regard to the use of the pattern data. Where a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.	1		Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.	
Value	Name	Description										
0	[Default]	This causes normal operation with regard to the use of the pattern data. Where a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.										
1		Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.										
27:26	32bpp Byte Mask	<p>This field is only used for 32bpp.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td style="text-align: center;">[Default]</td> </tr> <tr> <td style="text-align: center;">1xb</td> <td>Write Alpha Channel</td> </tr> <tr> <td style="text-align: center;">x1b</td> <td>Write RGB Channel</td> </tr> </tbody> </table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b	Write RGB Channel		
Value	Name											
00b	[Default]											
1xb	Write Alpha Channel											
x1b	Write RGB Channel											
25:24	Color Depth	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>8 Bit Color Depth [Default]</td> </tr> <tr> <td style="text-align: center;">01b</td> <td>16 Bit Color Depth</td> </tr> <tr> <td style="text-align: center;">10b</td> <td>24 Bit Color Depth</td> </tr> <tr> <td style="text-align: center;">11b</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color Depth [Default]	01b	16 Bit Color Depth	10b	24 Bit Color Depth	11b	Reserved
Value	Name											
00b	8 Bit Color Depth [Default]											
01b	16 Bit Color Depth											
10b	24 Bit Color Depth											
11b	Reserved											
23:16	Raster Operation Select	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="text-align: center;">00000000b</td> </tr> </table> <p>These 8 bits are used to select which one of 256 possible raster operations is to be performed by the BLT Engine.</p>	Default Value:	00000000b								
Default Value:	00000000b											
15:0	Destination Pitch(Offset)	<p>These 16 bits store the signed memory address offset value by which the destination address originally specified in the Destination Address Register is incremented or decremented as each scan line's worth of destination data is written into the frame buffer by the BLT Engine, so that the destination address will point to the next memory address to which the next scan line's worth of destination data is to be written. If the intended destination of a BLT operation is within on-screen frame buffer memory, this offset is normally set so that each subsequent scan line's worth</p>										



BR13 - BLT Raster OP, Control, and Destination Pitch

		of destination data lines up vertically with the destination data in the scan line, above. However, if the intended destination of a BLT operation is within off-screen memory, this offset can be set so that each subsequent scan line's worth of destination data is stored at a location immediately after the location where the destination data for the last scan line ended, in order to create a single contiguous block of bytes of destination data at the destination.
--	--	--



BR14 - Destination Width and Height

BR14 - Destination Width and Height		
Project:	HSW	
Source:	BlitterCS	
Size (in bits):	32	
Default Value:	0x00000000	
BR14 contains the values for the height and width of the data to be BLT. If these values are not correct, such that the BLT Engine is either expecting data it does not receive or receives data it did not expect, the system can hang.		
DWord	Bit	Description
0	31:29	Reserved
	28:16	Destination Height These 13 bits specify the height of the destination data in terms of the number of scan lines. This is a working register.
	15:13	Reserved
	12:0	Destination Byte Width These 13 bits specify the width of the destination data in terms of the number of bytes per scan line. The number of pixels per scan line into which this value translates depends upon the color depth to which the graphics system has been set.



BR15 - Color Pattern Address

BR15 - Color Pattern Address		
Project:	HSW	
Source:	BlitterCS	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:29	Reserved Format: MBZ
	28:6	Color Pattern Address Format: GraphicsAddress[28:6] There is no change to the Color Pattern address specification due to Non-Power-of-2 change. It remains the same as before. The pattern data must be located in linear memory. These 26 bits specify the starting address of the (8X8) pixel color pattern. The pattern data must be located on a pattern-size boundary. The pattern is always of 8x8 pixels, and therefore, its size is dependent upon its pixel depth. The pixel depth may be 8, 16, or 32 bits per pixel if the pattern is in color (the pixel depth of a color pattern must match the pixel depth to which the graphics system has been set). Monochrome patterns require 8 bytes and are applied through the instruction. Color patterns of 8, 16, and 32 bits per pixel color depth must start on 64-byte, 128-byte and 256-byte boundaries, respectively.
	5:0	Reserved Format: MBZ



BR16 - Pattern Expansion Background and Solid Pattern Color

BR16 - Pattern Expansion Background and Solid Pattern Color		
Project:	HSW	
Source:	BlitterCS	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:0	Pattern Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome pattern data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.



BR17 - Pattern Expansion Foreground Color

BR17 - Pattern Expansion Foreground Color		
Project:	HSW	
Source:	BlitterCS	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:0	Pattern Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome pattern data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.



BR18 - Source Expansion Background and Destination Color

BR18 - Source Expansion Background and Destination Color		
Project:	HSW	
Source:	BlitterCS	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:0	Source Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome source data during BLT operations. This register is also used to support destination transparency mode and Solid color fill. Whether one, two, three, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.



BR19 - Source Expansion Foreground Color

BR19 - Source Expansion Foreground Color		
Project:	HSW	
Source:	BlitterCS	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:0	Pattern/Source Expansion Foreground Color Bits These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome source data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.



CC_VIEWPORT

CC_VIEWPORT		
Project:	HSW	
Source:	PRM	
Size (in bits):	64	
Default Value:	0x00000000, 0x00000000	
<p>The viewport state is stored as an array of up to 16 elements, each of which contains the DWords described here. The start of each element is spaced 2 DWords apart. The first element of the viewport state array is aligned to a 32-byte boundary. The Minimum Depth field in CC_Visport state must be greater than or equal to zero on D16_UNORM, D24_UNORM_X8_UINT, or D24_UNORM_S8_UINT depth formats</p>		
DWord	Bit	Description
0	31:0	Minimum Depth
		Project: All
		Format: IEEE_Float
		Indicates the minimum depth. The interpolated or computed depth is clamped to this value prior to the depth test.
1	31:0	Maximum Depth
		Project: All
		Format: IEEE_Float
		Indicates the maximum depth. The interpolated or computed depth is clamped to this value prior to the depth test.



Clock Gating Disable Format

Clock Gating Disable Format											
Project:	HSW										
Source:	PRM										
Size (in bits):	1										
Default Value:	0x00000000										
DWord	Bit	Description									
0	0	Clock Gate Disable									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Enable</td><td>Clock gating controlled by unit enabling logic</td></tr><tr><td>1b</td><td>Disable</td><td>Disable clock gating function</td></tr></tbody></table>	Value	Name	Description	0b	Enable	Clock gating controlled by unit enabling logic	1b	Disable	Disable clock gating function
Value	Name	Description									
0b	Enable	Clock gating controlled by unit enabling logic									
1b	Disable	Disable clock gating function									



Clock Gating Disable Format

Clock Gating Disable Format											
Project:	HSW										
Source:	PRM										
Size (in bits):	1										
Default Value:	0x00000000										
DWord	Bit	Description									
0	0	Clock_Gate_Disable									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Enable</td><td>Clock gating controlled by unit logic</td></tr><tr><td>1b</td><td>Disable</td><td>Disable clock gating function</td></tr></tbody></table>	Value	Name	Description	0b	Enable	Clock gating controlled by unit logic	1b	Disable	Disable clock gating function
Value	Name	Description									
0b	Enable	Clock gating controlled by unit logic									
1b	Disable	Disable clock gating function									



COLOR_CALC_STATE

COLOR_CALC_STATE											
Project:	HSW										
Source:	PRM										
Size (in bits):	192										
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000										
COLOR_CALC_STATE is pointed to by a field in 3DSTATE_CC_STATE_POINTERS, and stored at a 64-byte aligned boundary.											
DWord	Bit	Description									
0	31:24	Stencil Reference Value									
		<table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>U8.0</td> </tr> </table> <p>This field specifies the stencil reference value to compare against in the (front face) StencilTest function.</p>	Project:	HSW	Format:	U8.0					
Project:	HSW										
Format:	U8.0										
	23:16	BackFace Stencil Reference Value									
		<table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>U8.0</td> </tr> </table> <p>This field specifies the stencil reference value to compare against in the StencilTest function.</p>	Project:	HSW	Format:	U8.0					
Project:	HSW										
Format:	U8.0										
15		Round Disable Function Disable Disables the round-disable function of the color calculator. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Cancelled</td> <td>Dithering is cancelled based on the data used by blend to avoid drift.</td> </tr> <tr> <td>1</td> <td>Not Cancelled</td> <td>Dithering is NOT cancelled.</td> </tr> </tbody> </table>	Value	Name	Description	0	Cancelled	Dithering is cancelled based on the data used by blend to avoid drift.	1	Not Cancelled	Dithering is NOT cancelled.
Value	Name	Description									
0	Cancelled	Dithering is cancelled based on the data used by blend to avoid drift.									
1	Not Cancelled	Dithering is NOT cancelled.									
14:1		Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ										
0		Alpha Test Format									
		This field selects the format for Alpha Reference Value and the format in which Alpha Test is performed. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>ALPHATEST_UNORM8</td> <td>UNorm8</td> </tr> <tr> <td>1h</td> <td>ALPHATEST_FLOAT32</td> <td>Float32</td> </tr> </tbody> </table>	Value	Name	Description	0h	ALPHATEST_UNORM8	UNorm8	1h	ALPHATEST_FLOAT32	Float32
Value	Name	Description									
0h	ALPHATEST_UNORM8	UNorm8									
1h	ALPHATEST_FLOAT32	Float32									
		Programming Notes Alpha-test format is independent of RT format. When PS outputs UNIT/SINT alpha-value, it will									



COLOR_CALC_STATE

		be treated as IEEE 32bit float number for the purpose of alpha-test.				
1	31:0	Alpha Reference Value As UNORM8 <table border="1"> <tr> <td>Exists If:</td> <td>[Alpha Test Format] == 'ALPHATEST_UNORM8'</td> </tr> <tr> <td>Format:</td> <td>UNORM8 Upper 24 bits MBZ</td> </tr> </table> <p>This field specifies the alpha reference value to compare against in the Alpha Test function.</p>	Exists If:	[Alpha Test Format] == 'ALPHATEST_UNORM8'	Format:	UNORM8 Upper 24 bits MBZ
		Exists If:	[Alpha Test Format] == 'ALPHATEST_UNORM8'			
Format:	UNORM8 Upper 24 bits MBZ					
	31:0	Alpha Reference Value As FLOAT32 <table border="1"> <tr> <td>Exists If:</td> <td>[Alpha Test Format] == 'ALPHATEST_FLOAT32'</td> </tr> <tr> <td>Format:</td> <td>IEEE_Float</td> </tr> </table> <p>This field specifies the alpha reference value to compare against in the Alpha Test function.</p>	Exists If:	[Alpha Test Format] == 'ALPHATEST_FLOAT32'	Format:	IEEE_Float
Exists If:	[Alpha Test Format] == 'ALPHATEST_FLOAT32'					
Format:	IEEE_Float					
2	31:0	Blend Constant Color Red <table border="1"> <tr> <td>Format:</td> <td>IEEE_Float</td> </tr> </table> <p>This field specifies the Red channel of the Constant Color used in Color Buffer Blending.</p>	Format:	IEEE_Float		
		Format:	IEEE_Float			
3	31:0	Blend Constant Color Green <table border="1"> <tr> <td>Format:</td> <td>IEEE_Float</td> </tr> </table> <p>This field specifies the Green channel of the Constant Color used in Color Buffer Blending.</p>	Format:	IEEE_Float		
		Format:	IEEE_Float			
4	31:0	Blend Constant Color Blue <table border="1"> <tr> <td>Format:</td> <td>IEEE_Float</td> </tr> </table> <p>This field specifies the Blue channel of the Constant Color used in Color Buffer Blending.</p>	Format:	IEEE_Float		
		Format:	IEEE_Float			
5	31:0	Blend Constant Color Alpha <table border="1"> <tr> <td>Format:</td> <td>IEEE_Float</td> </tr> </table> <p>This field specifies the Alpha channel of the Constant Color used in Color Buffer Blending.</p>	Format:	IEEE_Float		
		Format:	IEEE_Float			



COLOR_PROCESSING_STATE - ACE State

COLOR_PROCESSING_STATE - ACE State						
Project:	HSW					
Source:	PRM					
Size (in bits):	416					
Default Value:	0x00000068, 0x4C382410, 0x9C887460, 0xEBD8C4B0, 0x604C3824, 0xB09C8874, 0x0000D8C4, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
This state structure contains the ACE state used by the color processing function. It corresponds to DW29..DW41 of the Color Processing State.						
DWord	Bit	Description				
0	31:7	Reserved				
		Format: MBZ				
	6:2	Skin Threshold				
		Format: U5				
Used for Y analysis (min/max) for pixels which are higher than skin threshold.						
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1-31</td> <td></td> </tr> <tr> <td>26</td> <td>[Default]</td> </tr> </tbody> </table>		Value	Name	1-31		26
Value	Name					
1-31						
26	[Default]					
1	1	Full Image Histogram				
		Default Value: 0				
		Format: Enable				
Used to ignore the area of interest for full image histogram.						
0	0	ACE Enable				
		Format: Enable				
1	31:24	Y3				
		Default Value: 76				
	Format: U8					
	The value of the y_pixel for point 3 in PWL.					
23:16	Y2	Default Value: 56				
		Format: U8				
		The value of the y_pixel for point 2 in PWL.				



COLOR_PROCESSING_STATE - ACE State

	15:8	Y1 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">36</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> <p>The value of the y_pixel for point 1 in PWL.</p>	Default Value:	36	Format:	U8
	Default Value:	36				
Format:	U8					
	7:0	Ymin <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">16</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> <p>The value of the y_pixel for point 0 in PWL.</p>	Default Value:	16	Format:	U8
Default Value:	16					
Format:	U8					
2	31:24	Y7 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">156</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> <p>The value of the y_pixel for point 7 in PWL.</p>	Default Value:	156	Format:	U8
	Default Value:	156				
	Format:	U8				
	23:16	Y6 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">136</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> <p>The value of the y_pixel for point 6 in PWL.</p>	Default Value:	136	Format:	U8
Default Value:	136					
Format:	U8					
15:8	Y5 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">116</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> <p>The value of the y_pixel for point 5 in PWL.</p>	Default Value:	116	Format:	U8	
Default Value:	116					
Format:	U8					
7:0	Y4 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">96</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> <p>The value of the y_pixel for point 4 in PWL.</p>	Default Value:	96	Format:	U8	
Default Value:	96					
Format:	U8					
3	31:24	Ymax <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">235</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> <p>The value of the y_pixel for point 11 in PWL.</p>	Default Value:	235	Format:	U8
	Default Value:	235				
Format:	U8					
23:16	Y10 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">216</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> <p>The value of the y_pixel for point 10 in PWL.</p>	Default Value:	216	Format:	U8	
Default Value:	216					
Format:	U8					



COLOR_PROCESSING_STATE - ACE State

COLOR_PROCESSING_STATE - ACE State						
	15:8	Y9 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">196</td> </tr> <tr> <td>Format:</td> <td style="text-align: right;">U8</td> </tr> </table> <p>The value of the y_pixel for point 9 in PWL.</p>	Default Value:	196	Format:	U8
	Default Value:	196				
Format:	U8					
	7:0	Y8 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">176</td> </tr> <tr> <td>Format:</td> <td style="text-align: right;">U8</td> </tr> </table> <p>The value of the y_pixel for point 8 in PWL.</p>	Default Value:	176	Format:	U8
Default Value:	176					
Format:	U8					
4	31:24	B4 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">96</td> </tr> <tr> <td>Format:</td> <td style="text-align: right;">U8</td> </tr> </table> <p>The value of the bias for point 4 in PWL.</p>	Default Value:	96	Format:	U8
	Default Value:	96				
	Format:	U8				
	23:16	B3 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">76</td> </tr> <tr> <td>Format:</td> <td style="text-align: right;">U8</td> </tr> </table> <p>The value of the bias for point 3 in PWL.</p>	Default Value:	76	Format:	U8
Default Value:	76					
Format:	U8					
15:8	B2 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">56</td> </tr> <tr> <td>Format:</td> <td style="text-align: right;">U8</td> </tr> </table> <p>The value of the bias for point 2 in PWL.</p>	Default Value:	56	Format:	U8	
Default Value:	56					
Format:	U8					
7:0	B1 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">36</td> </tr> <tr> <td>Format:</td> <td style="text-align: right;">U8</td> </tr> </table> <p>The value of the bias for point 1 in PWL.</p>	Default Value:	36	Format:	U8	
Default Value:	36					
Format:	U8					
5	31:24	B8 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">176</td> </tr> <tr> <td>Format:</td> <td style="text-align: right;">U8</td> </tr> </table> <p>The value of the bias for point 8 in PWL.</p>	Default Value:	176	Format:	U8
	Default Value:	176				
Format:	U8					
23:16	B7 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">156</td> </tr> </table>	Default Value:	156			
Default Value:	156					



COLOR_PROCESSING_STATE - ACE State

		Format:	U8
		The value of the bias for point 7 in PWL.	
	15:8	B6	
		Default Value:	136
		Format:	U8
		The value of the bias for point 6 in PWL.	
	7:0	B5	
		Default Value:	116
		Format:	U8
		The value of the bias for point 5 in PWL.	
6	31:16	Reserved	
		Format:	MBZ
	15:8	B10	
		Default Value:	216
		Format:	U8
		The value of the bias for point 10 in PWL.	
	7:0	B9	
		Default Value:	196
		Format:	U8
		The value of the bias for point 9 in PWL.	
7	31:27	Reserved	
		Format:	MBZ
	26:16	S1	
		Format:	U1.10
		The value of the slope for point 1 in PWL. The default is 1024/1024.	
	15:11	Reserved	
		Format:	MBZ
	10:0	S0	
		Format:	U1.10
		The value of the slope for point 0 in PWL. The default is 1024/1024.	



COLOR_PROCESSING_STATE - ACE State

COLOR_PROCESSING_STATE - ACE State		
8	31:27	Reserved Format: MBZ
	26:16	S3 Format: U1.10 The value of the slope for point 3 in PWL. The default is 1024/1024.
	15:11	Reserved Format: MBZ
	10:0	S2 Format: U1.10 The value of the slope for point 2 in PWL. The default is 1024/1024.
9	31:27	Reserved Format: MBZ
	26:16	S5 Format: U1.10 The value of the slope for point 5 in PWL. The default is 1024/1024.
	15:11	Reserved Format: MBZ
	10:0	S4 Format: U1.10 The value of the slope for point 4 in PWL. The default is 1024/1024.
10	31:27	Reserved Format: MBZ
	26:16	S7 Format: U1.10 The value of the slope for point 7 in PWL. The default is 1024/1024.
	15:11	Reserved Format: MBZ



COLOR_PROCESSING_STATE - ACE State

	10:0	S6 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U1.10</td> </tr> </table> <p>The value of the slope for point 6 in PWL. The default is 1024/1024.</p>	Format:	U1.10
Format:	U1.10			
11	31:27	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	26:16	S9 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U1.10</td> </tr> </table> <p>The value of the slope for point 9 in PWL. The default is 1024/1024.</p>	Format:	U1.10
	Format:	U1.10		
15:11	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
10:0	S8 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U1.10</td> </tr> </table> <p>The value of the slope for point 8 in PWL. The default is 1024/1024.</p>	Format:	U1.10	
Format:	U1.10			
12	31:11	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
10:0	S10 <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U1.10</td> </tr> </table> <p>The value of the slope for point 10 in PWL. The default is 1024/1024.</p>	Format:	U1.10	
Format:	U1.10			



COLOR_PROCESSING_STATE - CSC State

COLOR_PROCESSING_STATE - CSC State			
Project:	HSW		
Source:	PRM		
Size (in bits):	288		
Default Value:	0x00002000, 0x00000000, 0x00000400, 0x00000000, 0x000004B4, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
This state structure contains the CSC state used by the color processing function. It corresponds to DW55..DW63 of the Color Processing State.			
DWord	Bit	Description	
0	31:29	Reserved Format: MBZ	
	28:16	C1 Default Value: 0 Format: S2.10 2's complement Transform coefficient	
		15:3	C0 Default Value: 1024 Format: S2.10 2's complement Transform coefficient
			2
	1	YUV_OUT Default Value: 0 Format: RGB CSC output offset enable.	
	0	Transform Enable Format: Enable	
1	31:26	Reserved Format: MBZ	



COLOR_PROCESSING_STATE - CSC State

	25:13	C3	
		Default Value:	0
		Format:	S2.10 2's complement
		Transform coefficient.	
	12:0	C2	
		Default Value:	0
		Format:	S2.10 2's complement
		Transform coefficient.	
2	31:26	Reserved	
		Format:	MBZ
	25:13	C5	
		Default Value:	0
		Format:	S2.10 2's complement
		Transform coefficient.	
	12:0	C4	
		Default Value:	1024
		Format:	S2.10 2's complement
		Transform coefficient.	
3	31:26	Reserved	
		Format:	MBZ
	25:13	C7	
		Default Value:	0
		Format:	S2.10 2's complement
		Transform coefficient.	
	12:0	C6	
		Default Value:	0
		Format:	S2.10 2's complement
		Transform coefficient.	
4	31:13	Reserved	
		Format:	MBZ
	12:0	C8	
		Default Value:	1204



COLOR_PROCESSING_STATE - CSC State

		Format:	S2.10 2's complement
		Transform coefficient.	
5	31:20	Reserved	
		Format:	MBZ
	19:10	Offset out 1	
		Default Value:	0
		Format:	S9 2's complement
		Offset Out for Y/R.	
	9:0	Offset In 1	
		Default Value:	0
		Format:	S9 2's complement
		Offset in for Y/R.	
6	31:20	Reserved	
		Format:	MBZ
	19:10	Offset out 2	
		Default Value:	0
		Format:	S9 2's complement
		Offset out for U/G.	
	9:0	Offset in 2	
		Default Value:	0
		Format:	S9 2's complement
		Offset in for U/G.	
7	31:20	Reserved	
		Format:	MBZ
	19:10	Offset out 3	
		Default Value:	0
		Format:	S9 2's complement
		Offset out for V/B.	
	9:0	Offset in 3	
		Default Value:	0
		Format:	S9 2's complement
		Offset in for V/B.	



COLOR_PROCESSING_STATE - CSC State											
8	31:17	Reserved Format: MBZ									
	16	Alpha from State Select Format: U1 Enumerated Type									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>Alpha is taken from message</td> </tr> <tr> <td>1</td> <td></td> <td>Alpha is taken from state</td> </tr> </tbody> </table>	Value	Name	Description	0		Alpha is taken from message	1		Alpha is taken from state
		Value	Name	Description							
0		Alpha is taken from message									
1		Alpha is taken from state									
15:0	Color Pipe Alpha Format: U16										



COLOR_PROCESSING_STATE - PROCAMP State

COLOR_PROCESSING_STATE - PROCAMP State		
Project:	HSW	
Source:	PRM	
Size (in bits):	64	
Default Value:	0x00020001, 0x01000000	
This state structure contains the PROCAMP state used by the color processing function. It corresponds to DW53..DW54 of the Color Processing State.		
DWord	Bit	Description
0	31:28	Reserved Format: MBZ
	27:17	Contrast Default Value: 1 Format: U4.7 Contrast magnitude.
	16:13	Reserved Format: MBZ
	12:1	Brightness Default Value: 0 Format: S7.4 2's complement Brightness magnitude.
	0	PROCAMP Enable Default Value: 1 Format: Enable
1	31:16	Cos_c_s Default Value: 256 Format: S7.8 2's complement UV multiplication cosine factor.
	15:0	Sin_c_s Default Value: 0 Format: S7.8 2's complement UV multiplication sine factor.





COLOR_PROCESSING_STATE - STD/STE State

COLOR_PROCESSING_STATE - STD/STE State			
Project:	HSW		
Source:	PRM		
Size (in bits):	928		
Default Value:	0x9A6E39F0, 0x400C0000, 0x00001180, 0xFE2F2E00, 0x000000FF, 0x00140000, 0xD82E0000, 0x8285ECEC, 0x00008282, 0x00000000, 0x02117000, 0xA38FEC96, 0x00008CC8, 0x00000000, 0x01478000, 0x0007C300, 0x00000000, 0x00000000, 0x1C180000, 0x00000000, 0x00000000, 0x00000000, 0x0007CF80, 0x00000000, 0x00000000, 0x1C080000, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
This state structure contains the STD/STE state used by the color processing function.			
DWord	Bit	Description	
0	31:24	V_Mid	
		Default Value:	154
		Format:	U8
		Rectangle middle-point V coordinate	
	23:16	U_Mid	
		Default Value:	110
		Format:	U8
		Rectangle middle-point U coordinate	
	15:10	Hue Max	
		Default Value:	14
		Format:	U6
		Rectangle half width	
	9:4	Sat Max	
		Default Value:	31
		Format:	U6
		Rectangle half length.	
3	Reserved		
	Format:	MBZ	
2	Output Control		
	Value	Name	
	0	Output Pixels [Default]	



COLOR_PROCESSING_STATE - STD/STE State

		1	Output STD Decisions
	1	STE Enable	
		Format:	Enable
	0	STD Enable	
		Format:	Enable
1	31	Reserved	
		Format:	MBZ
	30:28	Diamond Margin	
		Default Value:	4
		Format:	U3
	27:21	Diamond du	
		Default Value:	0
		Format:	S6 2's complement
		Rhombus center shift in the sat-direction, relative to the rectangle center.	
20:18	HS Margin		
	Default Value:	3	
	Format:	U3	
17:10	Cos(α)		
	Format:	S0.7 2's Compliment	
	The default is 79/128		
9:8	Reserved		
	Format:	MBZ	
7:0	Sin(α)		
	Format:	S0.7 2's Compliment	
	The default is 101/128		
2	31:21	Reserved	
		Format:	MBZ
	20:13	Diamond Alpha	
	Format:	U2.6	
	1 / tan(β)		
	The default is 100/64		
	12:7	Diamond Th	
		Default Value:	35



COLOR_PROCESSING_STATE - STD/STE State

		Format:	U6	
		Half length of the rhombus axis in the sat-direction.		
	6:0	Diamond dv		
		Default Value:	0	
		Format:	S6 2's complement	
3	31:24	Y_point_3		
		Default Value:	254	
		Format:	U8	
	Third point of the Y piecewise linear membership function.			
	23:16	Y_point_2		
		Default Value:	47	
Format:		U8		
Second point of the Y piecewise linear membership function.				
15:8	Y_point_1			
	Default Value:	46		
	Format:	U8		
First point of the Y piecewise linear membership function.				
7	VY_STD_Enable			
	Format:	Enable		
Enables STD in the VY subspace.				
6:0	Reserved			
	Format:	MBZ		
4	31:18	Reserved		
		Format:	MBZ	
	17:13	Y_Slope_2		
		Format:	U2.3	
	Slope between points Y3 and Y4. The default is 31/8.			
12:8	Y_Slope_1			
	Format:	U2.3		
Slope between points Y1 and Y2. The default is 31/8.				



COLOR_PROCESSING_STATE - STD/STE State

	7:0	Y_point_4 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">255</td> </tr> <tr> <td>Format:</td> <td style="text-align: right;">U8</td> </tr> </table> <p>Fourth point of the Y piecewise linear membership function</p>	Default Value:	255	Format:	U8				
Default Value:	255									
Format:	U8									
5	31:16	INV_skin_types_margin <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="text-align: right;">U0.16</td> </tr> </table> <p>$1/(2 * \text{Skin_types_margin})$</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 30%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>20</td> <td>[Default]</td> <td>Skin_Type_margin</td> </tr> </tbody> </table>	Format:	U0.16	Value	Name	Description	20	[Default]	Skin_Type_margin
	Format:	U0.16								
Value	Name	Description								
20	[Default]	Skin_Type_margin								
15:0	Inverse Margin VYL <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="text-align: right;">U0.16</td> </tr> </table> <p>$1 / \text{Margin_VYL}$ The default is 3300/65536</p>	Format:	U0.16							
Format:	U0.16									
6	31:24	P1L <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">216</td> </tr> <tr> <td>Format:</td> <td style="text-align: right;">U8</td> </tr> </table> <p>Y Point 1 of the lower part of the detection PWLF.</p>	Default Value:	216	Format:	U8				
	Default Value:	216								
	Format:	U8								
23:16	P0L <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">46</td> </tr> <tr> <td>Format:</td> <td style="text-align: right;">U8</td> </tr> </table> <p>Y Point 0 of the lower part of the detection PWLF.</p>	Default Value:	46	Format:	U8					
Default Value:	46									
Format:	U8									
15:0	Inverse Margin VYU <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="text-align: right;">U0.16</td> </tr> </table> <p>$1 / \text{Margin_VYU}$ The default is 1600/65536.</p>	Format:	U0.16							
Format:	U0.16									
7	31:24	B1L <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">130</td> </tr> <tr> <td>Format:</td> <td style="text-align: right;">U8</td> </tr> </table> <p>V Bias 1 of the lower part of the detection PWLF.</p>	Default Value:	130	Format:	U8				
	Default Value:	130								
Format:	U8									
23:16	B0L <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">133</td> </tr> <tr> <td>Format:</td> <td style="text-align: right;">U8</td> </tr> </table>	Default Value:	133	Format:	U8					
Default Value:	133									
Format:	U8									



COLOR_PROCESSING_STATE - STD/STE State

		V Bias 0 of the lower part of the detection PWLF.	
	15:8	P3L	
		Default Value:	236
		Format:	U8
		Y Point 3 of the lower part of the detection PWLF.	
	7:0	P2L	
		Default Value:	236
		Format:	U8
		Y point 2 of the lower part of the detection PWLF.	
8	31:27	Reserved	
		Format:	MBZ
	26:16	S0L	
		Format:	S2.8 2's complement
		Slope 0 of the lower part of the detection PWLF. The default is -5/256.	
	15:8	B3L	
		Default Value:	130
		Format:	U8
		V Bias 3 of the lower part of the detection PWLF.	
	7:0	B2L	
		Default Value:	130
		Format:	U8
		V Bias 2 of the lower part of the detection PWLF.	
9	31:22	Reserved	
		Format:	MBZ
	21:11	S2L	
		Format:	S2.8 2's complement
		Slope 2 of the lower part of the detection PWLF. The default is 0/256.	
	10:0	S1L	
		Format:	S2.8 2's complement
		Slope 1 of the lower part of the detection PWLF.	



COLOR_PROCESSING_STATE - STD/STE State

		The default is 0/256.		
10	31:27	Reserved		
		Format:	MBZ	
	26:19	P1U		
		Default Value:	66	
		Format:	U8	
	Y Point 1 of the upper part of the detection PWLF.			
18:11	P0U			
		Default Value:	46	
		Format:	U8	
	Y Point 0 of the upper part of the detection PWLF.			
10:0	S3L			
		Format:	S2.8 2's complement	
	Slope 3 of the lower part of the detection PWLF. The default is 0/256.			
11	31:24	B1U		
			Default Value:	163
			Format:	U8
	V Bias 1 of the upper part of the detection PWLF.			
	23:16	B0U		
			Default Value:	143
			Format:	U8
	V Bias 0 of the upper part of the detection PWLF.			
	15:8	P3U		
			Default Value:	236
			Format:	U8
	Y Point 3 of the upper part of the detection PWLF.			
7:0	P2U			
		Default Value:	150	
		Format:	U8	
Y Point 2 of the upper part of the detection PWLF.				



COLOR_PROCESSING_STATE - STD/STE State

12	31:27	Reserved	Format:	MBZ
	26:16	S0U	Format:	S2.8 2's complement
	Slope 0 of the upper part of the detection PWLF. The default is 256/256.			
	15:8	B3U	Default Value:	140
			Format:	U8
V Bias 3 of the upper part of the detection PWLF.				
7:0	B2U	Default Value:	200	
			Format:	U8
	V Bias 2 of the upper part of the detection PWLF.			
13	31:22	Reserved	Format:	MBZ
	21:11	S2U	Format:	S2.8 2's complement
	Slope 2 of the upper part of the detection PWLF. The default is -179/256.			
10:0	S1U	Format:	S2.8 2's complement	
	Slope 1 of the upper part of the detection PWLF. The default is -113/256.			
14	31:28	Reserved	Format:	MBZ
	27:20	Skin Types Margin	Default Value:	20
				Format:
	Skin types Y margin.			
19:12	Skin Types Thresh	Default Value:	120	



COLOR_PROCESSING_STATE - STD/STE State

		Format:	U8
		Skin types Y threshold.	
	11	Skin Type Enable	
		Format:	Enable
		Treat differently bright and dark skin types.	
		Value	Name
		0	[Default]
		Disable	
	10:0	S3U	
		Format:	S2.8 2's complement
		Slope 3 of the upper part of the detection PWLF. The default is 0/256.	
15	31	Reserved	
		Format:	MBZ
	30:21	SATB1	
		Format:	S7.2 2's complement
		First bias for the saturation PWLF (bright skin). The default is -8/4.	
	20:14	SATP3	
		Default Value:	31
		Format:	S6 2's complement
		Third point for the saturation PWLF (bright skin).	
	13:7	SATP2	
		Default Value:	6
		Format:	S6 2's complement
		Second point for the saturation PWLF (bright skin).	
	6:0	SATP1	
		Format:	S6 2's complement
		First point for the saturation PWLF (bright skin). The default is -6.	
16	31	Reserved	
		Format:	MBZ
	30:20	SATS0	



COLOR_PROCESSING_STATE - STD/STE State

		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U3.8</td> </tr> </table> <p>Zeroth slope for the saturation PWLF (bright skin). The default is 297/256.</p>	Format:	U3.8		
Format:	U3.8					
	19:10	<p>SATB3</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>S7.2 2's complement</td> </tr> </table> <p>Third bias for the saturation PWLF (bright skin). The default is 124/4.</p>	Format:	S7.2 2's complement		
Format:	S7.2 2's complement					
	9:0	<p>SATB2</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>S7.2 2's complement</td> </tr> </table> <p>Second bias for the saturation PWLF (bright skin). The default is 8/4.</p>	Format:	S7.2 2's complement		
Format:	S7.2 2's complement					
17	31:22	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
	21:11	<p>SATS2</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U3.8</td> </tr> </table> <p>Second slope for the saturation PWLF (bright skin). The default is 297/256.</p>	Format:	U3.8		
Format:	U3.8					
10:0	<p>SATS1</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U3.8</td> </tr> </table> <p>First slope for the saturation PWLF (bright skin). The default is 85/256.</p>	Format:	U3.8			
Format:	U3.8					
18	31:25	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Default Value:</td> <td>14</td> </tr> <tr> <td>Format:</td> <td>S6 2's complement</td> </tr> </table> <p>Third point for the hue PWLF (bright skin)</p>	Default Value:	14	Format:	S6 2's complement
	Default Value:	14				
	Format:	S6 2's complement				
24:18	<p>HUEP2</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Default Value:</td> <td>6</td> </tr> <tr> <td>Format:</td> <td>S6 2's complement</td> </tr> </table> <p>Second point for the hue PWLF (bright skin)</p>	Default Value:	6	Format:	S6 2's complement	
Default Value:	6					
Format:	S6 2's complement					
17:11	<p>HUEP1</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>S6 2's complement</td> </tr> </table> <p>First point for the hue PWLF (bright skin). The default is -6.</p>	Format:	S6 2's complement			
Format:	S6 2's complement					



COLOR_PROCESSING_STATE - STD/STE State

	10:0	SATS3 <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U3.8</td> </tr> </table> <p>Third slope for the saturation PWLF (bright skin). The default is 256/256.</p>	Format:	U3.8
Format:	U3.8			
19	31:30	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	29:20	HUEB3 <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>S7.2 2's complement</td> </tr> </table> <p>Third bias for the hue PWLF (bright skin). The default is 56/4.</p>	Format:	S7.2 2's complement
	Format:	S7.2 2's complement		
19:10	HUEB2 <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>S7.2 2's complement</td> </tr> </table> <p>Second bias for the hue PWLF (bright skin). The default is 8/4.</p>	Format:	S7.2 2's complement	
Format:	S7.2 2's complement			
9:0	HUEB1 <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>S7.2 2's complement</td> </tr> </table> <p>First bias for the hue PWLF (bright skin). The default is -8/4.</p>	Format:	S7.2 2's complement	
Format:	S7.2 2's complement			
20	31:22	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	21:11	HUES1 <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U3.8</td> </tr> </table> <p>First slope for the hue PWLF (bright skin) The default is 85/256.</p>	Format:	U3.8
Format:	U3.8			
10:0	HUES0 <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U3.8</td> </tr> </table> <p>Zeroth slope for the hue PWLF (bright skin) The default is 384/256.</p>	Format:	U3.8	
Format:	U3.8			
21	31:22	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
21:11	HUES3 <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U3.8</td> </tr> </table>	Format:	U3.8	
Format:	U3.8			



COLOR_PROCESSING_STATE - STD/STE State

		Third slope for the hue PWLF (bright skin) The default is 256/256.			
	10:0	HUES2 <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U3.8</td> </tr> </table> Second slope for the hue PWLF (bright skin) The default is 384/256.	Format:	U3.8	
Format:	U3.8				
22	31	Reserved <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
	Format:	MBZ			
	30:21	SATB1_DARK <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>S7.2 2's complement</td> </tr> </table> First bias for the saturation PWLF (dark skin) The default is 0/4.	Format:	S7.2 2's complement	
	Format:	S7.2 2's complement			
	20:14	SATP3_DARK <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>31</td> </tr> <tr> <td>Format:</td> <td>S6 2's complement</td> </tr> </table> Third point for the saturation PWLF (dark skin)	Default Value:	31	Format:
Default Value:	31				
Format:	S6 2's complement				
13:7	SATP2_DARK <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>31</td> </tr> <tr> <td>Format:</td> <td>S6 2's complement</td> </tr> </table> Second point for the saturation PWLF (dark skin)	Default Value:	31	Format:	S6 2's complement
Default Value:	31				
Format:	S6 2's complement				
6:0	SATP1_DARK <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>S6 2's complement</td> </tr> </table> First point for the saturation PWLF (dark skin). The default is -11.	Format:	S6 2's complement		
Format:	S6 2's complement				
23	31	Reserved <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
	Format:	MBZ			
	30:20	SATS0_DARK <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U3.8</td> </tr> </table> Zeroth slope for the saturation PWLF (dark skin). The default is 397/256.	Format:	U3.8	
Format:	U3.8				
19:10	SATB3_DARK <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>S7.2 2's complement</td> </tr> </table>	Format:	S7.2 2's complement		
Format:	S7.2 2's complement				



COLOR_PROCESSING_STATE - STD/STE State

		Third bias for the saturation PWLF (dark skin). The default is 124/4.				
	9:0	SATB2_DARK <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>S7.2 2's complement</td> </tr> </table> Second bias for the saturation PWLF (dark skin). The default is 124/4.	Format:	S7.2 2's complement		
Format:	S7.2 2's complement					
24	31:22	Reserved <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
	21:11	SATS2_DARK <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U3.8</td> </tr> </table> Second slope for the saturation PWLF (dark skin). The default is 256/256.	Format:	U3.8		
Format:	U3.8					
10:0	SATS1_DARK <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U3.8</td> </tr> </table> First slope for the saturation PWLF (dark skin). The default is 189/256.	Format:	U3.8			
Format:	U3.8					
25	31:25	HUEP3_DARK <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>14</td> </tr> <tr> <td>Format:</td> <td>S6 2's complement</td> </tr> </table> Third point for the hue PWLF (dark skin).	Default Value:	14	Format:	S6 2's complement
	Default Value:	14				
	Format:	S6 2's complement				
	24:18	HUEP2_DARK <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>2</td> </tr> <tr> <td>Format:</td> <td>S6 2's complement</td> </tr> </table> Third point for the hue PWLF (dark skin).	Default Value:	2	Format:	S6 2's complement
Default Value:	2					
Format:	S6 2's complement					
17:11	HUEP1_DARK <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0</td> </tr> <tr> <td>Format:</td> <td>S6 2's complement</td> </tr> </table> Third point for the hue PWLF (dark skin).	Default Value:	0	Format:	S6 2's complement	
Default Value:	0					
Format:	S6 2's complement					
10:0	SATS3_DARK <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U3.8</td> </tr> </table> Third slope for the saturation PWLF (dark skin). The default is 256/256.	Format:	U3.8			
Format:	U3.8					



COLOR_PROCESSING_STATE - STD/STE State

26	31:30	Reserved	Format:	MBZ
	29:20	HUEB3_DARK	Format:	S7.2 2's complement
	Third bias for the hue PWLF (dark skin). The default is 56/4.			
	19:10	HUEB2_DARK	Format:	S7.2 2's complement
Second bias for the hue PWLF (dark skin). The default is 0/4.				
9:0	HUEB1_DARK	Format:	S7.2 2's complement	
First bias for the hue PWLF (dark skin). The default is 0/4.				
27	31:22	Reserved	Format:	MBZ
	21:11	HUES1_DARK	Format:	U3.8
	First slope for the hue PWLF (dark skin). The default is 0/256.			
10:0	HUES0_DARK	Format:	U3.8	
Zeroth slope for the hue PWLF (dark skin). The default is 256/256.				
28	31:22	Reserved	Format:	MBZ
	21:11	HUES3_DARK	Format:	U3.8
	Third slope for the hue PWLF (dark skin). The default is 256/256.			
10:0	HUES2_DARK	Format:	U3.8	
Second slope for the hue PWLF (dark skin). The default is 299/256.				



COLOR_PROCESSING_STATE - STD/STE State		



COLOR_PROCESSING_STATE - TCC State

COLOR_PROCESSING_STATE - TCC State			
Project:	HSW		
Source:	PRM		
Size (in bits):	352		
Default Value:	0xDCDCDC00, 0xDCDCDC00, 0x1E34CC91, 0x3E3CCE91, 0x02E80195, 0x0197046B, 0x01790174, 0x00096000, 0x00000000, 0x03030000, 0x009201C0		
This state structure contains the TCC state used by the color processing function. It corresponds to DW42..DW52 of the Color Processing State.			
DWord	Bit	Description	
0	31:24	SatFactor3	
		Default Value:	220
		Format:	U1.7
		The saturation factor for yellow.	
	23:16	SatFactor2	
		Default Value:	220
		Format:	U1.7
		The saturation factor for red.	
	15:8	SatFactor1	
		Default Value:	220
Format:		U1.7	
The saturation factor for magenta.			
7	TCC Enable		
Format:		Enable	
6:0	Reserved		
Format:		MBZ	
1	31:24	SatFactor6	
		Default Value:	220
		Format:	U1.7
		The saturation factor for blue.	
23:16	SatFactor5		
	Default Value:	220	



COLOR_PROCESSING_STATE - TCC State

		Format:	U1.7
		The saturation factor for cyan.	
	15:8	SatFactor4	
		Default Value:	220
		Format:	U1.7
		The saturation factor for green.	
	7:0	Reserved	
		Format:	MBZ
2	31:30	Reserved	
		Format:	MBZ
	29:20	Base Color 3	
		Default Value:	483
		Format:	U10
	19:10	Base Color 2	
		Default Value:	307
		Format:	U10
	9:0	Base Color 1	
		Default Value:	145
		Format:	U10
	3	31:30	Reserved
		Format:	MBZ
29:20		Base Color 6	
		Default Value:	995
		Format:	U10
19:10		Base Color 5	
		Default Value:	819
		Format:	U10
9:0		Base Color 4	
		Default Value:	657
		Format:	U10
4		31:16	Color Transit Slope 23
	Default Value:		744
	Format:		U0.16
	The calculation result of $1 / (BC3 - BC2)$ [1/62]		



COLOR_PROCESSING_STATE - TCC State

		COLOR_PROCESSING_STATE - TCC State	
	15:0	Color Transit Slope 12	
		Default Value:	405
		Format:	U0.16
		The calculation result of $1 / (BC2 - BC1)$ [1/57]	
5	31:16	Color Transit Slope 45	
		Default Value:	407
	Format:	U0.16	
	The calculation result of $1 / (BC5 - BC4)$ [1/57]		
15:0	Color Transit Slope 34		
	Default Value:	1131	
Format:	U0.16		
The calculation result of $1 / (BC4 - BC3)$ [1/61]			
6	31:16	Color Transit Slope 61	
		Default Value:	377
	Format:	U0.16	
	The calculation result of $1 / (BC1 - BC6)$ [1/62]		
15:0	Color Transit Slope 56		
	Default Value:	372	
Format:	U0.16		
The calculation result of $1 / (BC6 - BC5)$ [1/62]			
7	31:22	Color Bias 3	
		Default Value:	0
	Format:	U2.8	
	Color bias for BaseColor3.		
	21:12	Color Bias 2	
		Default Value:	150
Format:	U2.8		
Color bias for BaseColor2.			
11:2	Color Bias 1		
	Default Value:	0	



COLOR_PROCESSING_STATE - TCC State

		Format:	U2.8
		Color bias for BaseColor1.	
	1:0	Reserved	
		Format:	MBZ
8	31:22	Color Bias 6	
		Default Value:	0
		Format:	U2.8
		Color bias for BaseColor6.	
	21:12	Color Bias 5	
		Default Value:	0
		Format:	U2.8
		Color bias for BaseColor5.	
	11:2	ColorBias4	
		Default Value:	0
		Format:	U2.8
		Color bias for BaseColor4.	
1:0	Reserved		
	Format:	MBZ	
9	31	Reserved	
		Format:	MBZ
	30:24	UV Threshold	
		Default Value:	3
		Format:	U7
	Low UV threshold.		
	23:19	Reserved	
		Format:	MBZ
	18:16	UV Threshold Bits	
		Default Value:	3
Format:		U3	
Low UV transition width bits.			
15:13	Reserved		
	Format:	MBZ	



COLOR_PROCESSING_STATE - TCC State

	12:8	STE Threshold	
		Default Value:	0
		Format:	U5
Skin tone pixels enhancement threshold.			
	7:3	Reserved	
		Format:	MBZ
	2:0	STE Slope Bits	
		Default Value:	0
		Format:	U3
Skin tone pixels enhancement slope bits.			
10	31:16	Inverse UVMax Color	
		Default Value:	146
		Format:	U0.16
1 / UVMaxColor. Used for the SFs2 calculation.			
	15:9	Reserved	
		Format:	MBZ
	8:0	UVMax Color	
		Default Value:	448
		Format:	U9
The maximum absolute value of the legal UV pixels. Used for the SFs2 calculation.			



CSC COEFFICIENT FORMAT

CSC COEFFICIENT FORMAT																										
Project:	HSW																									
Source:	PRM																									
Size (in bits):	16																									
Default Value:	0x00000000																									
Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.																										
DWord	Bit	Description																								
0	15	Sign																								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Positive</td> </tr> <tr> <td>1b</td> <td>Negative</td> </tr> </tbody> </table>	Value	Name	0b	Positive	1b	Negative																		
		Value	Name																							
	0b	Positive																								
	1b	Negative																								
	14:12	Exponent_bits Represented as $2^{(-n)}$																								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>110b</td> <td>4</td> <td>4 or mantissa is bb.bbbbbbb</td> </tr> <tr> <td>111b</td> <td>2</td> <td>2 or mantissa is b.bbbbbbb</td> </tr> <tr> <td>000b</td> <td>1</td> <td>1 or mantissa is 0.bbbbbbb</td> </tr> <tr> <td>001b</td> <td>0.5</td> <td>0.5 or mantissa is 0.0bbbbbb</td> </tr> <tr> <td>010b</td> <td>0.25</td> <td>0.25 or mantissa is 0.00bbbbbb</td> </tr> <tr> <td>011b</td> <td>0.125</td> <td>0.125 or mantissa is 0.000bbbbbb</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	110b	4	4 or mantissa is bb.bbbbbbb	111b	2	2 or mantissa is b.bbbbbbb	000b	1	1 or mantissa is 0.bbbbbbb	001b	0.5	0.5 or mantissa is 0.0bbbbbb	010b	0.25	0.25 or mantissa is 0.00bbbbbb	011b	0.125	0.125 or mantissa is 0.000bbbbbb	Others	Reserved	Reserved
	Value	Name	Description																							
	110b	4	4 or mantissa is bb.bbbbbbb																							
	111b	2	2 or mantissa is b.bbbbbbb																							
000b	1	1 or mantissa is 0.bbbbbbb																								
001b	0.5	0.5 or mantissa is 0.0bbbbbb																								
010b	0.25	0.25 or mantissa is 0.00bbbbbb																								
011b	0.125	0.125 or mantissa is 0.000bbbbbb																								
Others	Reserved	Reserved																								
11:3	Mantissa																									
2:0	Reserved																									



DDI Buffer Translation 1 Format

DDI Buffer Translation 1 Format								
Project:	HSW							
Source:	PRM							
Size (in bits):	32							
Default Value:	0x00000000							
DWord	Bit	Description						
0	31	Balance Leg Enable This field controls the Balance Leg enable for the DDI buffer. For all valid FDI voltage settings it should be zero.						
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Disable</td></tr><tr><td>1b</td><td>Enable</td></tr></tbody></table>	Value	Name	0b	Disable	1b	Enable
		Value	Name					
		0b	Disable					
1b	Enable							
30:24	Reserved							
	Format: MBZ							
	23:0	DeEmp Level This field controls the De-emphasis level for the DDI buffer.						



DDI Buffer Translation 2 Format

DDI Buffer Translation 2 Format		
Project:	HSW	
Source:	PRM	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:21	Reserved Format: MBZ
	20:16	VRef Sel This field controls the voltage reference select for the DDI buffer.
	15:5	Reserved Format: MBZ
	4:0	VSwing This field controls the voltage swing for the DDI buffer.



DEINTERLACE_SAMPLER_STATE

DEINTERLACE_SAMPLER_STATE									
Project:	HSW								
Source:	PRM								
Exists If:	//MessageType == 'Deinterlace'								
Size (in bits):	256								
Default Value:	0x00000800, 0x00000000, 0x04950100, 0x407D0000, 0x00000000, 0x00000000, 0x00000000, 0x005064A5								
<p>This state definition is used only by the <i>deinterlace</i> message. This state is stored as an array of up to 8 elements, each of which contains the dwords described here. The start of each element is spaced 8 dwords apart. The first element of the array is aligned to a 32-byte boundary. The index with range 0-7 that selects which element is being used is multiplied by 2 to determine the Sampler Index in the message descriptor.</p>									
DWord	Bit	Description							
0	31:24	Denoise STAD Threshold Threshold for denoise sum of temporal absolute differences.							
	23:16	Denoise Maximum History Maximum allowed value for denoise history. <table border="1" data-bbox="342 1077 1466 1171"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>128-240</td> <td></td> <td></td> </tr> </tbody> </table>	Value	Name	Description	128-240			
Value	Name	Description							
128-240									
15		Reserved Format: <table border="1" data-bbox="342 1213 1466 1262"> <tr> <td>MBZ</td> </tr> </table>	MBZ						
MBZ									
14		VDI Walker Frame Sharing Enable Format: <table border="1" data-bbox="342 1308 1466 1356"> <tr> <td>U1 Enumerated Type</td> </tr> </table> For a GT2 system with 2 half-slices, this field controls how the frame is shared by the two deinterlacer walkers. <table border="1" data-bbox="342 1423 1466 1598"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>There is only a single deinterlacer which must walk the entire frame. VDI Walker Y Stride is ignored.</td> </tr> <tr> <td>1</td> <td>The screen is shared by the two deinterlacers as controlled by the VDI Walker Y Stride</td> </tr> </tbody> </table>	U1 Enumerated Type	Value	Name	0	There is only a single deinterlacer which must walk the entire frame. VDI Walker Y Stride is ignored.	1	The screen is shared by the two deinterlacers as controlled by the VDI Walker Y Stride
	U1 Enumerated Type								
	Value	Name							
0	There is only a single deinterlacer which must walk the entire frame. VDI Walker Y Stride is ignored.								
1	The screen is shared by the two deinterlacers as controlled by the VDI Walker Y Stride								
		VDI Walker Y Stride Format: <table border="1" data-bbox="342 1644 1466 1692"> <tr> <td>U2 Enumerated Type</td> </tr> </table> This field controls if the VDI walker skips pixels as it goes down the screen. This is used when a pair of VDI'S are splitting the frame between them. The stride also implies the offset used by the 2nd half-slice. <table border="1" data-bbox="342 1797 1466 1921"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Stride of 1 block (where a block is 4x4 when DI is enabled and 4x8 when DN only), offset for the 2nd half-slice is \diamond the surface height.</td> </tr> </tbody> </table>	U2 Enumerated Type	Value	Name	0	Stride of 1 block (where a block is 4x4 when DI is enabled and 4x8 when DN only), offset for the 2nd half-slice is \diamond the surface height.		
U2 Enumerated Type									
Value	Name								
0	Stride of 1 block (where a block is 4x4 when DI is enabled and 4x8 when DN only), offset for the 2nd half-slice is \diamond the surface height.								
13:12									



DEINTERLACE_SAMPLER_STATE

		1	Stride of 2 blocks (every other row of blocks calculated by this VDI), offset for the 2nd half-slice is 1 block.	
		2	Stride of 4 blocks (2 vertical blocks calculated by this VDI, then skip 2), offset for the 2nd half-slice is 2 blocks.	
		3	Stride of 8 blocks (4 vertical blocks calculated by this VDI, then skip 4), offset for the 2nd half-slice is 4 blocks.	
	11:8	Denoise History Delta		
		Default Value:		8
		Amount that denoise_history is increased.		
	7:0	Denoise ASD Threshold		
		Threshold for denoise absolute sum of differences.		
		Value	Name	Description
		0-63		
1	31:30	Reserved		
		Format:		MBZ
	29:24	Temporal Difference Threshold		
		Programming Notes		
		The difference between Temporal Difference Threshold and Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16, except when both thresholds are set to 0.		
	23:22	Reserved		
		Format:		MBZ
	21:16	Low Temporal Difference Threshold		
	Programming Notes			
	The difference between Temporal Difference Threshold and Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16, except when both thresholds are set to 0.			
15:13	STMM C2			
	Bias for divisor in STMM equation. The range represents values [1,8]			
	Value	Name	Description	
	0-7			
12:8	Denoise Moving Pixel Threshold			
	Threshold for number of moving pixels to declare a block to be moving.			
	Value	Name	Description	
	0-16			
7:0	Denoise Threshold for Sum of Complexity Measure			
2	31:30	Reserved		



DEINTERLACE_SAMPLER_STATE

		Format:	MBZ
29:24	Good Neighbor Threshold Maximum difference from current pixel for neighboring pixels to be considered a good neighbor.		
	Value	Name	Description
	4	[Default]	depending on GNE of previous frame
23:20	CAT Slope Format: U4-1 Determines the slope of the Content Adaptive Threshold. +1 added internally to get CAT_slope.		
	Value	Name	Description
	9	[Default]	CAT_slope value = 10
19:16	SAD Tight Threshold Default Value: 5 Format: U4		
15:14	Smooth MV Threshold Format: U2		
13:12	Reserved Format: MBZ		
11:8	BNE Edge Threshold Default Value: 1 Format: U4 Threshold for detecting an edge in block noise estimate.		
7:0	Block Noise Estimate Noise Threshold Format: U8 Threshold for noise maximum/minimum.		
	Value	Name	Description
	0-31		
3	31	STMM Blending Constant Select Format: U1	
	Value	Name	
	0	Use Minimum STMM for stmm_md_th	
	1	Use Maximum STMM for stmm_md_th	
30:24	Blending constant across time for large values of STMM Default Value: 64		



DEINTERLACE_SAMPLER_STATE

		Format:	U7	
	23:16	Blending constant across time for small values of STMM		
		Default Value:	125	
		Format:	U8	
	15:14	Reserved		
		Format:	MBZ	
13:8	Multiplier for VECM			
	Format:	U6		
	Determines the strength of the vertical edge complexity measure.			
7:0	Maximum STMM			
	Format:	U8		
		Largest allowed STMM in blending equations		
4	31:24	Minimum STMM		
		Format:	U8	
			Smallest allowed STMM in blending equations	
	23:22	STMM Shift Down		
		Format:	U2	
		Amount to shift STMM down (quantize to fewer bits)		
		Value	Name	
		0	Shift by 4	
		1	Shift by 5	
		2	Shift by 6	
3	Reserved			
21:20	STMM Shift Up			
	Format:	U2		
	Amount to shift STMM up (set range).			
	Value	Name		
	0	Shift by 6		
	1	Shift by 7		
19:16	STMM Output Shift			
	Format:	U4		
	Amount to shift output of STMM blend equation			



DEINTERLACE_SAMPLER_STATE			
Value	Name	Description	
0-16			
Programming Notes			
The value of this field must satisfy the following equation: $stmm_max - stmm_min = 2^{\wedge} stmm_output_shift$			
15:8	SDI Threshold		
	Format:	U8	
Threshold for angle detection in SDI algorithm.			
7:0	SDI Delta		
	Format:	U8	
Delta value for angle detection in SDI algorithm.			
5	31:24	SDI Fallback Mode 1 T1 Constant	
		Format:	U8
	23:16	SDI Fallback Mode 1 T2 Constant	
		Format:	U8
15:8	SDI Fallback Mode 2 Constant (Angle2x1)		
		Format:	U8
	7:0	FMD Temporal Difference Threshold	
	Format:	U8	
6	31:24	FMD #1 Vertical Difference Threshold	
		Format:	U8
	23:16	FMD #2 Vertical Difference Threshold	
		Format:	U8
	15:14	CAT Threshold 1	
		Default Value:	0
		Format:	U2
13:8	FMD Tear Threshold		
	Format:	U6	
7	MCDI Enable		
Use Motion Compensated Deinterlace algorithm. Ignored if DI Enable is off.			
6	Progressive DN		
	Format:	Enable	
Indicates that the denoise algorithm should assume progressive input when filtering			



DEINTERLACE_SAMPLER_STATE

		neighboring pixels. DI Enable must be disabled when this field is enabled	
	Value	Name	
	0	DN assumes interlaced video and filters alternate lines together	
	1	DN assumes progressive video and filters neighboring lines together	
5	DN/DI First Frame		
	Format:		Enable
	Indicates that this is the first frame of the stream, so previous clean is not available		
	Value	Name	
	0	Not first field; previous clean surface state is valid	
	1	First field; previous clean surface state is invalid	
4	DN/DI Stream ID		
	Format:		U1
	Distinguishes between the two simultaneous streams that are supported. Used to update the GNE and FMD counters for that stream.		
3	DN/DI Top First		
	Format:		Enable
	Indicates the top field is first in sequence, otherwise bottom is first		
	Value	Name	
	0	Bottom field occurs first in sequence	
	1	Top field occurs first in sequence	
2	DI Partial		
	Format:		Enable
	If DI Enable and DI Partial are both enabled, the deinterlacer will output the partial VDI writeback message.		
	Value	Name	
	0	Output normal VDI writeback message (only if DI Enable is enabled also)	
	1	Output partial VDI writeback message (only if DI Enable is enabled also)	
1	DI Enable		
	Format:		Enable
	Deinterlacer is bypassed if this is disabled: the output is the same as the input (same as a 2:2 cadence). FMD and STMM are not calculated and the values in the response message are 0.		
	Value	Name	
	0	Do not calculate DI	
	1	Calculate DI	
	Programming Notes		



DEINTERLACE_SAMPLER_STATE									
	<p>DI Enable and DN Enable cannot both be disabled</p>								
0	<p>DN Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Denoise is bypassed if this is low \diamond BNE is still calculated and output, but the denoised fields are not. VDI does not read in the denoised previous frame but uses the pointer for the original previous frame.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Do not denoise frame</td> </tr> <tr> <td>1</td> <td>Denoise frame</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>DI Enable and DN Enable cannot both be disabled</p>	Format:	Enable	Value	Name	0	Do not denoise frame	1	Denoise frame
Format:	Enable								
Value	Name								
0	Do not denoise frame								
1	Denoise frame								
7	<p>31:23 Column Width Minus 1</p> <table border="1"> <tr> <td>Format:</td> <td>U9</td> </tr> </table> <p>This field specifies the (column width-1) / stride in units of blocks (Each blocks has width 16 pixels). A column width * 16 that equals the width of the frame means the walker will walk to the end of the frame. The value of this field is interpreted as binary value + 1, so the range represents column widths of [1,512].</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0-511</td> <td></td> <td></td> </tr> </tbody> </table>	Format:	U9	Value	Name	Description	0-511		
Format:	U9								
Value	Name	Description							
0-511									
	<p>22:19 Neighbor Pixel Threshold</p> <table border="1"> <tr> <td>Default Value:</td> <td>10</td> </tr> <tr> <td>Format:</td> <td>U4</td> </tr> </table>	Default Value:	10	Format:	U4				
Default Value:	10								
Format:	U4								
	<p>18 VDI Walker Enable</p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Walker Disabled. Use XY generated by Driver.</td> </tr> <tr> <td>1</td> <td>Walker Enabled. Use XY generated by VDIunit.</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>When enabled frame size should be aligned to 16x8 in DN only mode and 16x4 in DI enabled mode</p> <p>When walker is enabled in a GT2 system, the MEDIA_OBJECT commands dispatching work to the VDI must use the Half-Slice Destination Select field to split the work between the two half-slices; the Half-Slice Destination Select must never be set to 00 (either half-slice).</p>	Format:	U1	Value	Name	0	Walker Disabled. Use XY generated by Driver.	1	Walker Enabled. Use XY generated by VDIunit.
Format:	U1								
Value	Name								
0	Walker Disabled. Use XY generated by Driver.								
1	Walker Enabled. Use XY generated by VDIunit.								
	<p>17:16 FMD for 2nd field of previous frame</p>								



DEINTERLACE_SAMPLER_STATE			
		Format:	U2
		Value	Name
		0	Deinterlace (not progressive output)
		1	Put together with previous field in sequence (1st field of previous frame)
		2	Put together with next field in sequence (1st field of current frame)
15:10	MC Pixel Consistency Threshold		
		Default Value:	25
		Format:	U6
9:8	FMD for 1st field of current frame		
		Format:	U2
		Value	Name
		0	Deinterlace (not progressive output)
		1	Put together with previous field in sequence (2nd field of previous frame)
		2	Put together with next field in sequence (2nd field of current frame)
7:4	SAD Threshold B		
		Default Value:	10
		Format:	U4
3:0	SAD Threshold A		
		Default Value:	5
		Format:	U4



DEPTH_STENCIL_STATE

DEPTH_STENCIL_STATE				
Project:	HSW			
Source:	PRM			
Size (in bits):	96			
Default Value:	0x00000000, 0x00000000, 0x00000000			
The DEPTH_STENCIL_STATE is pointed to by a field in 3DSTATE_CC_STATE_POINTERS. It is stored at a 64-byte aligned boundary.				
DWord	Bit	Description		
0	31	Stencil Test Enable		
		Project: All		
		Format: Enable		
Enables StencilTest function of the Pixel Processing pipeline.				
Programming Notes				
If any of the render targets are YUV format, this field must be disabled.				
30:28	30:28	Stencil Test Function		
		Project: All		
		Format: 3D_Compare_Function		
		This field specifies the comparison function used in the (front face) StencilTest function.		
		Value	Name	Project
		0h	COMPAREFUNCTION_ALWAYS	All
		1h	COMPAREFUNCTION_NEVER	All
		2h	COMPAREFUNCTION_LESS	All
		3h	COMPAREFUNCTION_EQUAL	All
		4h	COMPAREFUNCTION_LEQUAL	All
5h	COMPAREFUNCTION_GREATER	All		
6h	COMPAREFUNCTION_NOTEQUAL	All		
7h	COMPAREFUNCTION_GEQUAL	All		
27:25	27:25	Stencil Fail Op		
		Project: All		
		Format: 3D_StencilOperation		
		This field specifies the operation to perform on the Stencil Buffer when the (front face) stencil test fails. Note: if all three stencil ops (Stencil Fail, Stencil Pass Depth Fail, and Stencil Pass Depth Pass) are KEEP, ZERO, or REPLACE, the stencil buffer is not read.		
Value	Name	Project		



DEPTH_STENCIL_STATE

		0	STENCILOP_KEEP	All
		1	STENCILOP_ZERO	All
		2	STENCILOP_REPLACE	All
		3	STENCILOP_INCRSAT	All
		4	STENCILOP_DECRSAT	All
		5	STENCILOP_INCR	All
		6	STENCILOP_DECR	All
		7	STENCILOP_INVERT	All
24:22	Stencil Pass Depth Fail Op			
	Project:	All		
	Format:	3D_StencilOperation see Stencil Fail Op		
	This field specifies the operation to perform on the Stencil Buffer when the (front face) stencil test passes but the depth pass fails.			
21:19	Stencil Pass Depth Pass Op			
	Project:	All		
	Format:	3D_StencilOperation see Stencil Fail Op		
	This field specifies the operation to perform on the Stencil Buffer when the (front face) stencil test passes and the depth pass passes (or is disabled).			
18	Stencil Buffer Write Enable			
	Project:	All		
	Format:	Enable		
	Enables writes to the Stencil Buffer.			
	Programming Notes			
	If this field is enabled, Stencil Test Enable must also be enabled.			
17:16	Reserved			
	Project:	All		
	Format:	MBZ		
15	Double Sided Stencil Enable			
	Project:	All		
	Format:	Enable		
	Enable doubled sided stencil operations.			
	Value	Name	Description	Project
	1	Enable	Double Sided Stencil Enabled	All
	0	Disable	Double Sided Stencil Disabled	All



DEPTH_STENCIL_STATE

Programming Notes

Back-facing primitives have a vertex winding order opposite to the currently selected Front Winding state. Culling of primitives is not affected by the double sided stencil state. Back-facing primitives will be rendered, honoring all current device state, as though it were a front-facing primitive with no implicitly overloaded state.

14:12 BackFace Stencil Test Function

Project:	All
Format:	3D_Compare_Function

This field specifies the comparison function used in the StencilTest function.

Value	Name	Project
0h	COMPAREFUNCTION_ALWAYS	All
1h	COMPAREFUNCTION_NEVER	All
2h	COMPAREFUNCTION_LESS	All
3h	COMPAREFUNCTION_EQUAL	All
4h	COMPAREFUNCTION_LEQUAL	All
5h	COMPAREFUNCTION_GREATER	All
6h	COMPAREFUNCTION_NOTEQUAL	All
7h	COMPAREFUNCTION_GEQUAL	All

11:9 Backface Stencil Fail Op

Project:	All
Format:	3D_StencilOperation

This field specifies the operation to perform on the Stencil Buffer when the stencil test fails.

Value	Name	Description	Project
0	STENCILOP_KEEP	STENCILOP_KEEP	All
1	STENCILOP_ZERO	STENCILOP_ZERO	All
2	STENCILOP_REPLACE	STENCILOP_REPLACE	All
3	STENCILOP_INCRSAT	STENCILOP_INCRSAT	All
4	STENCILOP_DECRSAT	STENCILOP_DECRSAT	All
5	STENCILOP_INCR	STENCILOP_INCR	All
6	STENCILOP_DECR	STENCILOP_DECR	All
7	STENCILOP_INVERT	STENCILOP_INVERT	All

8:6 Backface Stencil Pass Depth Fail Op

Project:	All
Format:	3D_StencilOperation see Stencil Fail Op

This field specifies the operation to perform on the Stencil Buffer when the stencil test passes but the depth pass fails.



DEPTH_STENCIL_STATE

	5:3	Backface Stencil Pass Depth Pass Op	
	Project:	All	
	Format:	3D_StencilOperation see Stencil Fail Op	
	This field specifies the operation to perform on the Stencil Buffer when the stencil test passes and the depth pass passes (or is disabled).		
	2:0	Reserved	
	Project:	All	
	Format:	MBZ	
1	31:24	Stencil Test Mask	
	Project:	All	
	Format:	U8	
	This field specifies a bit mask applied to stencil test values. Both the stencil reference value and value read from the stencil buffer will be logically ANDed with this mask before the stencil comparison test is performed.		
	23:16	Stencil Write Mask	
	Project:	All	
	Format:	U8	
	This field specifies a bit mask applied to stencil buffer writes. Only those stencil buffer bits corresponding to bits set in this mask will be modified.		
	15:8	Backface Stencil Test Mask	
	Project:	All	
	Format:	U8	
	This field specifies a bit mask applied to backface stencil test values. Both the stencil reference value and value read from the stencil buffer will be logically ANDed with this mask before the stencil comparison test is performed.		
	7:0	Backface Stencil Write Mask	
	Project:	All	
	Format:	U8	
	This field specifies a bit mask applied to backface stencil buffer writes. Only those stencil buffer bits corresponding to bits set in this mask will be modified.		
2	31	Depth Test Enable	
	Project:	All	
	Format:	Enable	
	Enables the DepthTest function of the Pixel Processing pipeline.		



DEPTH_STENCIL_STATE

DEPTH_STENCIL_STATE		
		Programming Notes
		If any of the render targets are YUV format, this field must be disabled.
30	Reserved	
	Project:	All
	Format:	MBZ
29:27	Depth Test Function	
	Project:	All
	Format:	3D_DepthTestFunction
	Specifies the comparison function used in DepthTest function.	
	Value	Name
	Project	
	0h	COMPAREFUNCTION_ALWAYS
	1h	COMPAREFUNCTION_NEVER
	2h	COMPAREFUNCTION_LESS
	3h	COMPAREFUNCTION_EQUAL
	4h	COMPAREFUNCTION_LEQUAL
	5h	COMPAREFUNCTION_GREATER
	6h	COMPAREFUNCTION_NOTEQUAL
	7h	COMPAREFUNCTION_GEQUAL
	Programming Notes	
	if the Depth Test Function is ALWAYS or NEVER, the depth buffer is not read.	
26	Depth Buffer Write Enable	
	Project:	All
	Format:	Enable
	Enables writes to the Depth Buffer.	
	Programming Notes	
	A Depth Buffer must be defined before enabling writes to it, or operation is UNDEFINED.	
25:0	Reserved	
	Project:	All
	Format:	MBZ



Display Engine Render Response Message Bit Definition

Display Engine Render Response Message Bit Definition		
Project:	HSW	
Source:	PRM	
Size (in bits):	31	
Default Value:	0x00000000	
<p>The Display Engine Render Response Message Registers all share the same bit definitions from this table. See DE_RRMR definition for information on the render response.</p> <p>All these events can be sent to CS (Render Command Streamer). Some of these events can be sent to BCS (Blitter Command Streamer).</p> <p>When sending flip done or scanline events the destination, CS or BCS, will be selected depending on the initiator of the flip or the load scanline command.</p>		
DWord	Bit	Description
0	30:23	Reserved
	22	Reserved
	21	Pipe C Start of Vertical Blank Event This event will be reported on the start of the vertical blank of the timing generator attached to the Pipe C planes. This event can be sent only to CS.
	20	Pipe C Sprite Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe C Sprite Plane. This event can be sent to CS or BCS.
	19:16	Reserved
	15	Pipe C Primary Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe C Primary Plane. This event can be sent to CS or BCS.
	14	Pipe C Scanline Event This event will be reported on the start of the selected scan line for the timing generator attached to the Pipe C planes. This event can be sent to CS or BCS.
	13	Reserved
	12	Reserved
	11	Pipe B Start of Vertical Blank Event This event will be reported on the start of the vertical blank of the timing generator attached to the Pipe B planes. This event can be sent only to CS.
10	Pipe B Sprite Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe B Sprite Plane.	



Display Engine Render Response Message Bit Definition

	This event can be sent to CS or BCS.
9	Pipe B Primary Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe B Primary Plane. This event can be sent to CS or BCS.
8	Pipe B Scanline Event This event will be reported on the start of the selected scan line for the timing generator attached to the Pipe B planes. This event can be sent to CS or BCS.
7:6	Reserved
5	Reserved
4	Reserved
3	Pipe A Start of Vertical Blank Event This event will be reported on the start of the vertical blank of the timing generator attached to the Pipe A planes. This event can be sent only to CS.
2	Pipe A Sprite Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe A Sprite Plane. This event can be sent to CS or BCS.
1	Pipe A Primary Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe A Primary Plane. This event can be sent to CS or BCS.
0	Pipe A Scanline Event This event will be reported on the start of the selected scan line for the timing generator attached to the Pipe A planes. This event can be sent to CS or BCS.



DstRegNum

DstRegNum											
Project:	HSW										
Source:	EuIsa										
Size (in bits):	8										
Default Value:	0x00000000										
Description		Project									
<p>Register Number</p> <p>This field provides the register number for the operand. For a GRF register operand, it provides the portion of register address aligning to 256-bit. For an ARF register operand, this field is encoded such that MSBs identify the architecture register type and LSBs provide its register number.</p> <p>This field together with the corresponding SubRegNum field provides the byte aligned address for the origin of the register region. Specifically, this field provides bits [12:5] of the byte address, while SubRegNum field provides bits [4:0].</p> <p>This field applies to the destination operand and the source operands. It is ignored (or not present in the instruction word) for an immediate source operand.</p> <p>This field is present if the operand is in direct addressing mode; it is not present if the operand is register-indirect addressed.</p>		HSW									
DWord	Bit	Description									
0	7:0	<p>Destination Register Number</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0-127</td> <td>If {Dst/Src0/Src1/Src2}.RegFile==GRF</td> <td></td> </tr> <tr> <td style="text-align: center;">0-0ffh</td> <td>If {Dst/Src0/Src1/Src2}.RegFile==ARF</td> <td>This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.</td> </tr> </tbody> </table>	Value	Name	Description	0-127	If {Dst/Src0/Src1/Src2}.RegFile==GRF		0-0ffh	If {Dst/Src0/Src1/Src2}.RegFile==ARF	This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.
Value	Name	Description									
0-127	If {Dst/Src0/Src1/Src2}.RegFile==GRF										
0-0ffh	If {Dst/Src0/Src1/Src2}.RegFile==ARF	This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.									



DstSubRegNum

DstSubRegNum											
Project:	HSW										
Source:	EuIsa										
Size (in bits):	5										
Default Value:	0x00000000										
Description		Project									
<p>Subregister Number</p> <p>This field provides the sub-register number for the operand. For a GRF register operand, it provides the byte address within a 256-bit register. For an ARF register operand, this field also provides the sub-register number according to the encoding defined for the given architecture register.</p> <p>This field together with the corresponding RegNum field provides the byte aligned address for the origin of the register region. Specifically, this field provides bits [4:0] of the byte address, while the RegNum field provides bits [12:5].</p> <p>This field applies to the destination operand and the source operands. It is ignored (or not present in the instruction word) for an immediate source operand.</p> <p>This field is present if the operand is in direct addressing mode; it is not present if the operand is register-indirect addressed.</p>		HSW									
Programming Notes											
<p>Note: The recommended instruction syntax uses subregister numbers within the GRF in units of actual data element size, corresponding to the data type used. For example for the F (Float) type, the assembler syntax uses subregister numbers 0 to 7, corresponding to subregister byte addresses of 0 to 28 in steps of 4, the element size.</p>											
DWord	Bit	Description									
0	4:0	<p>Destination Sub Register Number</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0-31</td> <td>If {Dst/Src0/Src1/Src2}.RegFile==GRF</td> <td></td> </tr> <tr> <td style="text-align: center;">0-0ffh</td> <td>If {Dst/Src0/Src1/Src2}.RegFile==ARF</td> <td>This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.</td> </tr> </tbody> </table>	Value	Name	Description	0-31	If {Dst/Src0/Src1/Src2}.RegFile==GRF		0-0ffh	If {Dst/Src0/Src1/Src2}.RegFile==ARF	This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.
Value	Name	Description									
0-31	If {Dst/Src0/Src1/Src2}.RegFile==GRF										
0-0ffh	If {Dst/Src0/Src1/Src2}.RegFile==ARF	This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.									



Encoder Statistics Format

Encoder Statistics Format								
Project:	HSW							
Source:	VideoEnhancementCS							
Size (in bits):	128							
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000							
<p>The per block data is intended for use by the video encoder and consists of 16 bytes of Denoise block data and FMD variances.</p> <p>Much of the data is encoded as an 8-bit mantissa with the leading 1 removed and a 4-bit shift. To recover the original 17-bit integer this code can be used:</p> <p>If (exp != 0) Number = ((0x100 Mantissa) << exp) >> 7; else Number = mantissa;</p>								
DWord	Bit	Description						
0	31:24	Tearing_Count 1 (FMD Variance[8])						
		Format: U8						
		Number of pixels that have (diff_cTcB > diff_cTcT + diff_cBcB)						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>DI is Disabled</td> </tr> </tbody> </table>	Value	Name	Description	0		DI is Disabled
Value	Name	Description						
0		DI is Disabled						
23:16		Tearing_Count 2						
		Format: U8						
		If the frame is Deinterlaced with Top First in the DN/DI state then this is (FMD Variance[9]) = Number of pixels that have (diff_cTpB > diff_cTcT + diff_pBpB)						
		If the frame is bottom first then this is (FMD Variance[10]) = Number of pixels that have (diff_cBpT > diff_pTpT + diff_cBcB)						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>DI is Disabled</td> </tr> </tbody> </table>	Value	Name	Description	0		DI is Disabled
Value	Name	Description						
0		DI is Disabled						
15:8		Motion_Count (FMD Variance[7])						
		Format: U8						
		Number of pixels that are moving (different above a threshold)						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>DI is Disabled</td> </tr> </tbody> </table>	Value	Name	Description	0		DI is Disabled
Value	Name	Description						
0		DI is Disabled						
7:0		Reserved						
		Format: MBZ						



Encoder Statistics Format

1	31:28	sSTAD		
	Format:		U4	
	Shift for the Sum in time of absolute differences for 16x4.			
	Value	Name	Description	Project
	0		DN is Disabled	HSW
	27:24	sSHCM		
	Format:		U4	
	Shift for the Sum horizontal of absolute differences.			
Value	Name	Description		
0		DN is Disabled		
23:20	sSVCM			
Format:		U4		
Shift for the Sum vertically of absolute differences.				
19:16	sDiff_cTpT			
Format:		U4		
Shift for the sum of differences in top fields of current and previous frame.				
Value	Name	Description		
0		DI is Disabled		
15:12	sDiff_cBpB			
Format:		U4		
Shift for the sum of differences in bottom field of current and previous frame.				
Value	Name	Description		
0		DI is Disabled		
11:8	sDiff_cTcB			
Format:		U4		
Shift for the sum of differences between top and bottom field in current frame.				
Value	Name	Description		
0		DI is Disabled		
7:4	sDiff_cTpB			
Format:		U4		
Shift for the sum of differences between current top and previous bottom.				
Value	Name	Description		
0		DI is Disabled		
3:0	sDiff_cBpT			
Format:		U4		
Shift for the sum of differences between current bottom and previous top.				



Encoder Statistics Format

		Value	Name	Description	
		0		DI is Disabled	
2	31:24	mDiff_cBpB (FMD Variance[1])			
		Format:			U8
		Mantissa of sum of differences in bottom field of current and previous frame.			
		Value	Name	Description	
			0		DI is Disabled
	23:16	mDiff_cTcB (FMD Variance[2])			
		Format:			U8
		Mantissa of sum of differences between top and bottom field in current frame.			
		Value	Name	Description	
			0		DI is Disabled
	15:8	mDiff_cTpB (FMD Variance[3])			
		Format:			U8
Mantissa of sum of differences between current top and previous bottom.					
Value		Name	Description		
		0		DI is Disabled	
7:0	mDiff_cBpT (FMD Variance[4])				
	Format:			U8	
	Mantissa of sum of differences between current bottom and previous top.				
	Value	Name	Description		
		0		DI is Disabled	
3	31:24	mSTAD			
		Format:			U8
		Mantissa of Sum in time of absolute differences for 16x4.			
		Value	Name	Description	Project
			0	DN is Disabled	HSW
	23:16	mSHCM			
		Format:			U8
		Mantissa of Sum horizontally of absolute differences.			
		Value	Name	Description	
			0		DN is Disabled
15:8	mSVCM				
	Format:			U8	
	Mantissa of Sum vertically of absolute differences.				
		Value	Name	Description	



Encoder Statistics Format		
	0	DN is Disabled
7:0	mDiff_cTpT (FMD Variance[0])	
	Format:	U8
	Mantissa of sum of differences in top fields of current and previous frame.	
	Value	Name
0		DI is Disabled



EU_INSTRUCTION_BASIC_ONE_SRC

EU_INSTRUCTION_BASIC_ONE_SRC		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	128	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0..3	127:64	RegSource
		Exists If: ([Operand Controls][Src0.RegFile] != 'IMM')
		Format: EU_INSTRUCTION_SOURCES_REG
	127:64	ImmSource
		Exists If: ([Operand Controls][Src0.RegFile] == 'IMM')
		Format: EU_INSTRUCTION_SOURCES_IMM32
	63:32	Operand Controls
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	
	Format: EU_INSTRUCTION_HEADER	



EU_INSTRUCTION_BASIC_THREE_SRC

EU_INSTRUCTION_BASIC_THREE_SRC			
Project:	HSW		
Source:	EuIsa		
Size (in bits):	128		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description	
0..3	127:126	Reserved Format: MBZ	
	125:106	Source 2 Format: EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC	
	105	Reserved Format: MBZ	
	104:85	Source 1 Format: EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC	
	84	Reserved Format: MBZ	
	83:64	Source 0 Format: EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC	
	63:56	Destination Register Number Format: DstRegNum	
	55:53	Destination Subregister Number Format: DstSubRegNum[2:0]	
	52:49	Destination Channel Enable Format: ChanEn[4] Four channel enables are defined for controlling which channels are written into the destination region. These channel mask bits are applied in a modulo-four manner to all ExecSize channels. There is 1-bit Channel Enable for each channel within the group of 4. If the bit is cleared, the write for the corresponding channel is disabled. If the bit is set, the write is enabled. Mnemonics for the bit being set for the group of 4 are x, y, z, and w, respectively, where x corresponds to Channel 0 in the group and w corresponds to channel 3 in the group	
	48	Reserved	
		Project:	HSW
		Format:	MBZ



EU_INSTRUCTION_BASIC_THREE_SRC

	47	NibCtrl	
		Project:	HSW
		Format:	NibCtrl
	46	Reserved	
		Project:	HSW
		Format:	MBZ
	45:44	Destination Data Type	
		Project:	HSW
		This field contains the data type for the destination	
		Value	Name
		00b	Single Precision Float
		01b	DWord
		10b	Unsigned DWord
	11b	Double Precision Float	
43:42	Source Data Type		
	Project:	HSW	
	This field contains the data type for all three sources		
	Value	Name	
	00b	Single Precision Float	
	01b	DWord	
	10b	Unsigned DWord	
	11b	Double Precision Float	
41:40	Source 2 Modifier		
	Exists If:	((Property[Source Modification]='true')	
	Format:	SrcMod	
39:38	Source 1 Modifier		
	Exists If:	((Property[Source Modification]='true')	
	Format:	SrcMod	
41:36	Reserved		
	Exists If:	((Property[Source Modification]='false')	
	Format:	MBZ	
37:36	Source 0 Modifier		
	Exists If:	((Property[Source Modification]='true')	
	Format:	SrcMod	
35	Reserved		
	Format:	MBZ	



EU_INSTRUCTION_BASIC_THREE_SRC

34	Flag Register Number
	Project: HSW
	This field contains the flag register number for instructions with a non-zero Conditional Modifier.
	33 Flag Subregister Number This field contains the flag subregister number for instructions with a non-zero Conditional Modifier.
32	Reserved
	Project: HSW
	Format: MBZ
31:0	Header
	Format: EU_INSTRUCTION_HEADER



EU_INSTRUCTION_BASIC_TWO_SRC

EU_INSTRUCTION_BASIC_TWO_SRC		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	128	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0..3	127:64	RegSource
		Exists If: ((RegSource)[Src1.RegFile] != 'IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_REG	
	127:64	ImmSource
		Exists If: ((ImmSource)[Src1.RegFile] == 'IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_IMM	
	63:32	Operand Controls
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	
	Format: EU_INSTRUCTION_HEADER	



EU_INSTRUCTION_BRANCH_CONDITIONAL

EU_INSTRUCTION_BRANCH_CONDITIONAL			
Project:	HSW		
Source:	EuIsa		
Size (in bits):	128		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description	
0..3	127:64	Sources	
		Exists If: ([Src1.RegFile]!='IMM')	
	Format: EU_INSTRUCTION_SOURCES_REG_REG		
	127:64	Sources	
		Exists If: ([Src1.RegFile]='IMM')	
	Format: EU_INSTRUCTION_SOURCES_REG_IMM		
	63:48	JIP	
		Format: S15	
	Jump Target Offset. The jump distance in number of eight-byte units if a jump is taken for the instruction.		
	47	Reserved	
Format: MBZ			
46:44	Src1.SrcType		
	Format: Data Type		
	This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding.		
	Programming Notes		
	Both source operands, src0 and src1, support immediate types, but only one immediate is allowed for a given instruction and it must be the last operand.		
Halfbyte integer vector (v) type can only be used in instructions in packed-word execution mode. Therefore, in a two-source instruction where src1 is of type :v, src0 must be of type :b, :ub, :w, or :uw.			
43:42	Src1.RegFile		
	Format: RegFile		



EU_INSTRUCTION_BRANCH_CONDITIONAL

41:39	Src0.SrcType	
	Format:	DataType
38:37	Src0.RegFile	
	Format:	RegFile
36:34	Destination Data Type	
	Format:	DataType
	<p>This field specifies the numeric data type of the destination operand dst. The bits of the destination operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. For a send instruction, this field applies to the CurrDst ? the current destination operand.</p>	
33:32	Destination Register File	
	Format:	RegFile
	Value	Name
	Description	
	11b	Reserved
	Note that it is obvious that immediate cannot be a destination operand.	
31:0	Header	
	Format:	EU_INSTRUCTION_HEADER



EU_INSTRUCTION_BRANCH_ONE_SRC

EU_INSTRUCTION_BRANCH_ONE_SRC			
Project:	HSW		
Source:	EuIsa		
Size (in bits):	128		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description	
0..3	127:112	Reserved	
		Project: HSW	
		Format: MBZ	
	111:96	JIP	
		Project: HSW	
		Format: S15	
	Jump Target Offset. The relative offset in 64-bit units if a jump is taken for the instruction.		
	95:91	Reserved	
		Project: HSW	
		Format: MBZ	
90	Flag Register Number		
Project: HSW			
Added a second flag register			
89	Flag Subregister Number		
Project: HSW			
This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits.			
The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.			
88:64	Source 0		
	Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align16')		
	Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16		
88:64	Source 0		
Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align1')			



EU_INSTRUCTION_BRANCH_ONE_SRC		
	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1
63:32	Operand Control	
	Format:	EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	
	Format:	EU_INSTRUCTION_HEADER



EU_INSTRUCTION_BRANCH_TWO_SRC

EU_INSTRUCTION_BRANCH_TWO_SRC		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	128	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0..3	127:112	UIP
		Project: HSW
	Format: S15	
	The jump distance in number of eight-byte units if a jump is taken for the channel.	
	111:96	JIP
Project: HSW		
Format: S15		
The jump distance in number of eight-byte units if a jump is taken for the instruction.		
95:64	Reserved	
	Project: HSW	
Format: MBZ		
63:32	Operand Control	
	Format: EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	Header	
	Format: EU_INSTRUCTION_HEADER	



EU_INSTRUCTION_COMPACT_TWO_SRC

EU_INSTRUCTION_COMPACT_TWO_SRC		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	64	
Default Value:	0x00000000, 0x00000000	
The following table describes the EU compact instruction format for DevHSW. For these processors, instructions with three source operands cannot be compacted.		
DWord	Bit	Description
0..1	63:56	Src1.RegNum
		Exists If: ([DataTypeIndex][Src1.RegFile] != 'IMM')
		Format: SrcRegNum
	Maps to 108:101 (Src1.RegNum)	
	63:56	Src1.RegNum
		Exists If: ([DataTypeIndex][Src1.RegFile] == 'IMM')
	Maps to 103:96 (Imm32[7:0])	
	55:48	Src0.RegNum
		Format: SrcRegNum
	Maps to 76:69 (Src0.RegNum)	
47:40	Dst.RegNum	
	Format: DstRegNum	
Maps to 60:53 (Dst.RegNum)		
39:35	Src1Index	Exists If: ([DataTypeIndex][Src1.RegFile] != 'IMM')
		Format: SrcIndex
	Lookup one of 32 12-bit values. If not an immediate operand, maps to bits 120:109, covering the Src1.AddrMode, Src1.ChanSel[7:4], Src1.HorzStride, Src1.SrcMod, Src1.VertStride, and Src1.Width bit fields.	
	Maps to 120:109	
39:35	Src1Index	Exists If: ([DataTypeIndex][Src1.RegFile] == 'IMM')



EU_INSTRUCTION_COMPACT_TWO_SRC

		<p>If an immediate operand, does not do any lookup. The 5-bit value directly maps to bits 108:104 (Imm32[12:8]) and the upper bit (bit 39 in the compact format, bit 108 in the native format) is replicated to provide bits 127:109 (Imm32[31:13]) in the native format.</p> <p>Maps to 108:104</p>	
34:30	Src0Index	Format:	SrcIndex
		Maps to 88:77	
29	Compaction Control	Format:	CmptCtrl
28	Reserved	Project:	HSW
		Format:	MBZ
27:24	Reserved	Exists If:	(Property[Conditional Modifier] == 'false')
		Format:	MBZ
27:24	Conditional Modifier	Exists If:	(Property[Conditional Modifier] == 'true')
		Format:	CondModifier
23	Accumulator Write Control	Format:	AccWrCtrl
22:18	SubRegIndex	Project:	HSW
		<p>Lookup one of 32 15-bit values. That value is used (from MSB to LSB) for various fields for Src1, Src0, and Dst, including ChanEn/ChanSel, SubRegNum, and AddrImm[4] or AddrImm[4:0], depending on AddrMode and AccessMode.</p> <p>Maps to 100:96, 68:64, 52:48</p>	
		Value	Name
			Description
		0	0000000000000000 0 0 0
		1	0000000000000001 0.x 0.xx 0.xx
		2	000000000001000 8 0 0
		3	00000000001111 0.xyzw 0.xx 0.xx
		4	00000000010000 16 0 0
		5	000000010000000 0 4 0
		6	000000100000000 0 8 0



EU_INSTRUCTION_COMPACT_TWO_SRC

		7	0000001100000000	0 12 0
		8	0000010000000000	0 16 0
		9	0000010000100000	16 16 0
		10	0000010100000000	0 20 0
		11	0010000000000000	0 0 4
		12	0010000000000001	0.x 0.xx 0.xy
		13	0010000100000001	0.x 0.xy 0.xy
		14	0010000100000010	0.y 0.xy 0.xy
		15	0010000100000011	0.xy 0.xy 0.xy
		16	0010000100001000	0.z 0.xy 0.xy
		17	0010000100001111	0.xyz 0.xy 0.xy
		18	0010000100010000	0.w 0.xy 0.xy
		19	0010000100011110	0.yzw 0.xy 0.xy
		20	0010000100011111	0.xyzw 0.xy 0.xy
		21	0010001100000000	0 12 4
		22	0010001111010000	0.w 0.ww 0.xy
		23	0100000000000000	0 0 8
		24	0100001100000000	0 12 8
		25	0110000000000000	0 0 12
		26	0111100100001111	0.xyz 0.xy 0.ww
		27	1000000000000000	0 0 16
		28	1010000000000000	0 0 20
		29	1100000000000000	0 0 24
		30	1110000000000000	0 0 28
		31	1110000000111000	28 0 28
17:13	DataTypeInfo			
	Project:		HSW	
	Lookup one of 32 18-bit values. That value is used (from MSB to LSB) for the Dst.AddrMode, Dst.HorzStride, Dst.DstType, Dst.RegFile, Src0.SrcType, Src0.RegFile, Src1.SrcType, and Src1.RegType bit fields.			
	Maps to 63:61, 46:32			
	Value	Name	Description	
	0	001000000000000001	r:ud a:ud a:ud <1> dir	
	1	001000000000100000	a:ud r:ud a:ud <1> dir	



EU_INSTRUCTION_COMPACT_TWO_SRC

		2	00100000000100001	r:ud r:ud a:ud <1> dir
		3	001000000001100001	r:ud i:ud a:ud <1> dir
		4	001000000010111101	r:f r:d a:ud <1> dir
		5	001000001011111101	r:f i:vf a:ud <1> dir
		6	001000001110100001	r:ud r:f a:ud <1> dir
		7	001000001110100101	r:d r:f a:ud <1> dir
		8	001000001110111101	r:f r:f a:ud <1> dir
		9	001000010000100001	r:ud r:ud r:ud <1> dir
		10	001000110000100000	a:ud r:ud i:ud <1> dir
		11	001000110000100001	r:ud r:ud i:ud <1> dir
		12	001001010010100101	r:d r:d r:d <1> dir
		13	001001110010100100	a:d r:d i:d <1> dir
		14	001001110010100101	r:d r:d i:d <1> dir
		15	001111001110111101	r:f r:f a:f <1> dir
		16	001111011110011101	r:f a:f r:f <1> dir
		17	001111011110111100	a:f r:f r:f <1> dir
		18	001111011110111101	r:f r:f r:f <1> dir
		19	001111111110111100	a:f r:f i:f <1> dir
		20	000000001000001100	a:w a:ub a:ud <0> dir
		21	001000000000111101	r:f r:ud a:ud <1> dir
		22	001000000010100101	r:d r:d a:ud <1> dir
		23	001000010000100000	a:ud r:ud r:ud <1> dir
		24	001001010010100100	a:d r:d r:d <1> dir
		25	001001110010000100	a:d a:d i:d <1> dir
		26	001010010100001001	r:uw a:uw r:uw <1> dir
		27	001101111110111101	r:f r:f i:vf <1> dir
		28	001111111110111101	r:f r:f i:f <1> dir
		29	001011110110101100	a:w r:w i:w <1> dir
		30	001010010100101000	a:uw r:uw r:uw <1> dir
		31	001010110100101000	a:uw r:uw i:uw <1> dir
	12:8	ControlIndex		
		Project:	HSW	
		Lookup one of 32 19-bit values. That value is used (from MSB to LSB) for the FlagRegNum, FlagSubRegNum, Saturate, ExecSize, PredInv, PredCtrl, ThreadCtrl, QtrCtrl, DepCtrl, MaskCtrl, and AccessMode bit fields.		



EU_INSTRUCTION_COMPACT_TWO_SRC

Maps to 90:89, 31, 23:8		
Value	Name	Description
0	000000000000000010	Align1 We (1) f0.0
1	000010000000000000	Align1 (4) f0.0
2	000010000000000001	Align16 (4) f0.0
3	000010000000000010	Align1 We (4) f0.0
4	000010000000000011	Align16 We (4) f0.0
5	000010000000000100	Align1 NoDDClr (4) f0.0
6	000010000000000101	Align16 NoDDClr (4) f0.0
7	000010000000000111	Align16 We NoDDClr (4) f0.0
8	000010000000001000	Align1 NoDDChk (4) f0.0
9	000010000000001001	Align16 NoDDChk (4) f0.0
10	000010000000001101	Align16 NoDDClr, NoDDChk (4) f0.0
11	000011000000000000	Align1 Q1 (8) f0.0
12	000011000000000001	Align16 Q1 (8) f0.0
13	000011000000000010	Align1 We Q1 (8) f0.0
14	000011000000000011	Align16 We Q1 (8) f0.0
15	000011000000000100	Align1 NoDDClr Q1 (8) f0.0
16	000011000000000101	Align16 NoDDClr Q1 (8) f0.0
17	000011000000000111	Align16 We NoDDClr Q1 (8) f0.0
18	000011000000001001	Align16 NoDDChk Q1 (8) f0.0
19	000011000000001101	Align16 NoDDClr, NoDDChk Q1 (8) f0.0
20	000011000000010000	Align1 Q2 (8) f0.0
21	000011000010000000	Align1 Q1 +f.xyzw (8) f0.0
22	000100000000000000	Align1 H1 (16) f0.0
23	000100000000000010	Align1 We H1 (16) f0.0
24	000100000000000100	Align1 NoDDClr H1 (16) f0.0
25	000100000010000000	Align1 H1 +f.xyzw (16) f0.0
26	001011000000000000	Align1 Q1 (8) .sat f0.0
27	001011000000001000	Align1 Q2 (8) .sat f0.0
28	001100000000000000	Align1 H1 (16) .sat f0.0
29	001100000010000000	Align1 H1 +f.xyzw (16) .sat f0.0
30	010100000000000000	Align1 H1 (16) f0.1
31	010100000010000000	Align1 H1 +f.xyzw (16) f0.1
7	DebugCtrl	



EU_INSTRUCTION_COMPACT_TWO_SRC

		Format:	DebugCtrl
	6:0	Opcode	



EU_INSTRUCTION_CONTROLS

EU_INSTRUCTION_CONTROLS		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	24	
Default Value:	0x00000000	
<p>Most fields in Instruction Operation Doubleword (DW0) apply to all instructions. Bit field [27:24] is one exception. It is CondModifier for most instructions but is SFID[3:0] field for the send instruction.</p> <p>The descriptions in the table below are shared between the 1-src/2-src instructions and 3-src instructions.</p>		
DWord	Bit	Description
0	23:20	Controls B
		Format: EU_INSTRUCTION_CONTROLS_B
	19:16	CondModifier
		Exists If: (Property[Conditional Modifier]== 'true')
		Format: CondModifier
		<p>This field sets the flag register based on the internal conditional signals output from the execution pipe such as sign, zero, overflow and NaNs, etc. If this field is set to 0000, no flag registers are updated. Flag registers are not updated for instructions with embedded compares. This field may also be referred to as the flag destination control field.</p> <p>Does not exist for send/sendc/math/branch/break-continue opcodes</p>
19:16	Reserved	
	Exists If: (Property[Conditional Modifier]== 'false')	
15:0	Format: MBZ	
	Controls A	
	Format: EU_INSTRUCTION_CONTROLS_A	



EU_INSTRUCTION_CONTROLS_A

EU_INSTRUCTION_CONTROLS_A										
Project:	HSW									
Source:	EuIsa									
Size (in bits):	16									
Default Value:	0x00000000									
DWord	Bit	Description								
0	15:13	<p>ExecSize</p> <table border="1"> <tr> <td>Format:</td> <td>ExecSize</td> </tr> </table> <p>This field determines the number of channels operating in parallel for this instruction. The size cannot exceed the maximum number of channels allowed for the given data type.</p>	Format:	ExecSize						
	Format:	ExecSize								
	12	<p>PredInv</p> <table border="1"> <tr> <td>Exists If:</td> <td>(Property[Predication]== 'true')</td> </tr> </table> <p>This field, together with PredCtrl, enables and controls the generation of the predication mask for the instruction. When it is set, the predication uses the inverse of the predication bits generated according to setting of Predicate Control. In other words, effect of PredInv happens after PredCtrl.</p> <p>This field is ignored by hardware if Predicate Control is set to 0000 - there is no predication.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Positive polarity of predication [Default]</td> </tr> <tr> <td>1</td> <td>Negative polarity of predication</td> </tr> </tbody> </table>	Exists If:	(Property[Predication]== 'true')	Value	Name	0	Positive polarity of predication [Default]	1	Negative polarity of predication
	Exists If:	(Property[Predication]== 'true')								
	Value	Name								
0	Positive polarity of predication [Default]									
1	Negative polarity of predication									
12	<p>Reserved</p> <table border="1"> <tr> <td>Exists If:</td> <td>(Property[Predication]== 'false')</td> </tr> </table>	Exists If:	(Property[Predication]== 'false')							
Exists If:	(Property[Predication]== 'false')									
11:8	<p>PredCtrl</p> <table border="1"> <tr> <td>Exists If:</td> <td>(Property[Predication]== 'true')</td> </tr> <tr> <td>Format:</td> <td>PredCtrl</td> </tr> </table> <p>This field, together with PredInv, enables and controls the generation of the predication mask for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register. Encoding depends on the access mode.</p> <p>In Align16 access mode, there are eight encodings (including no predication). All encodings are based on group-of-4 predicate bits, including channel sequential, replication swizzles and horizontal any/all operations. The same configuration is repeated for each group-of-4 execution channels.</p>	Exists If:	(Property[Predication]== 'true')	Format:	PredCtrl					
Exists If:	(Property[Predication]== 'true')									
Format:	PredCtrl									
11:8	<p>Reserved</p> <table border="1"> <tr> <td>Exists If:</td> <td>(Property[Predication]== 'false')</td> </tr> </table>	Exists If:	(Property[Predication]== 'false')							
Exists If:	(Property[Predication]== 'false')									



EU_INSTRUCTION_CONTROLS_A

		Format:	PredCtrl
7:6	Thread Control	Format:	ThreadCtrl
5:4	QtrCtrl	Format:	QtrCtrl
	Quarter Control This field provides explicit control for ARF selection. This field combined with NibCtrl and ExecSize determines which channels are used for the ARF registers.		
3:2	DepCtrl	Format:	DepCtrl
	Destination Dependency Control. This field selectively disables destination dependency check and clear for this instruction.		
1	MaskCtrl	Mask Control (formerly Write Enable Control). This field determines if the the per channel write enables are used to generate the final write enable. This field should be normally "0".	
	Value	Name	Description
	0	Normal [Default]	
	1	Write all channels	Except channels killed with predication control
	Programming Notes		
	MaskCtrl = NoMask skips the check for PcIP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.		
0	AccessMode	Access Mode This field determines the operand access for the instruction. It applies to all source and destination operands. When it is cleared (Align1), the instruction uses byte-aligned addressing for source and destination operands. Source swizzle control and destination mask control are not supported. When it is set (Align16), the instruction uses 16-byte-aligned addressing for all source and destination operands. Source swizzle control and destination mask control are supported in this mode.	
	Value	Name	
	0	Align1 [Default]	
	1	Align16	



EU_INSTRUCTION_CONTROLS_B

EU_INSTRUCTION_CONTROLS_B											
Project:	HSW										
Source:	EuIsa										
Size (in bits):	4										
Default Value:	0x00000000										
DWord	Bit	Description									
0	3	Saturate									
		Exists If: (Property[Saturation]='true')									
		<p>This field controls the destination saturation.</p> <p>When it is set, output data to the destination register are saturated. The saturation operation depends on the destination data type. Saturation is the operation that converts any data that is outside the saturation target range for the data type to the closest representable value with the target range. If destination type is float, saturation target range is [0, 1]. For example, any positive number greater than 1 (including +INF) is saturated to 1 and any negative number (including -INF) is saturated to 0. A NaN is saturated to 0, For integer data types, the maximum range for the given numerical data type is the saturation target range.</p> <p>When it is not set, output data to the destination register are not saturated. For example, a wrapped result (modular) is output to the destination for an overflowed integer data.</p> <p>More details can be found in the Data Types chapter.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>No destination modification [Default]</td> <td></td> </tr> <tr> <td>1</td> <td>sat</td> <td>Saturate the output</td> </tr> </tbody> </table>	Value	Name	Description	0	No destination modification [Default]		1	sat	Saturate the output
		Value	Name	Description							
0	No destination modification [Default]										
1	sat	Saturate the output									
3	3	Reserved									
		Exists If: (Property[Saturation]='false')									
		Format: MBZ									
2	2	DebugCtrl									
		<p>This field allows the insertion of a breakpoint at the current instruction. When the bit is set, hardware automatically stores the current IP in CR register and jumps to the System IP (SIP) BEFORE executing the current instruction.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>No Breakpoint [Default]</td> </tr> <tr> <td>1</td> <td>Breakpoint</td> </tr> </tbody> </table>	Value	Name	0	No Breakpoint [Default]	1	Breakpoint			
		Value	Name								
		0	No Breakpoint [Default]								
1	Breakpoint										
1	1	CmptCtrl									
		<p>Compaction Control</p> <p>Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some</p>									



EU_INSTRUCTION_CONTROLS_B

instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information.		
Value	Name	Description
0	NoCompaction	No compaction. 128-bit native instruction supporting all instruction options.
1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.
0	AccWrCtrl AccWrCtrl. This field allows per instruction accumulator write control.	
Value	Name	Description
0	Don't write to ACC [Default]	
1	Update ACC	Write result to the ACC, and destination



EU_INSTRUCTION_FLAGS

EU_INSTRUCTION_FLAGS					
Project:	HSW				
Source:	EuIsa				
Size (in bits):	7				
Default Value:	0x00000000				
DWord	Bit	Description			
0	6:2	Reserved			
		<table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:
	Project:	HSW			
Format:	MBZ				
1	Flag Register Number <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> </table> Added a second flag register	Project:	HSW		
Project:	HSW				
0	Flag Subregister Number This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.				



EU_INSTRUCTION_HEADER

EU_INSTRUCTION_HEADER		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:8	Control
		Format: EU_INSTRUCTION_CONTROLS
	7	Reserved
		Format: MBZ
	6:0	Opcode
		Format: EU_OPCODE



EU_INSTRUCTION_ILLEGAL

EU_INSTRUCTION_ILLEGAL		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	128	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0..3	127:7	Reserved Format: MBZ
	6:0	Opcode Format: EU_OPCODE



EU_INSTRUCTION_IMM64_SRC

EU_INSTRUCTION_IMM64_SRC		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	128	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0..3	127:64	Source
	63:32	Operand Controls
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	
	Format: EU_INSTRUCTION_HEADER	



EU_INSTRUCTION_MATH

EU_INSTRUCTION_MATH		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	128	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0..3	127:64	RegSource Format: EU_INSTRUCTION_SOURCES_REG_REG
	63:32	Operand Control Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:28	Controls B Format: EU_INSTRUCTION_CONTROLS_B
	27:24	Function Control (FC) Format: FC
	23:8	Controls A Format: EU_INSTRUCTION_CONTROLS_A
	7	Reserved Format: MBZ
	6:0	Opcode Format: EU_OPCODE



EU_INSTRUCTION_NOP

EU_INSTRUCTION_NOP								
Project:	HSW							
Source:	EuIsa							
Size (in bits):	128							
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000							
DWord	Bit	Description						
0..3	127:31	Reserved Format: MBZ						
	30	DebugCtrl This field allows the insertion of a breakpoint at the current instruction. When the bit is set, hardware automatically stores the current IP in CR register and jumps to the System IP (SIP) BEFORE executing the current instruction. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>No Breakpoint [Default]</td> </tr> <tr> <td>1</td> <td>Breakpoint</td> </tr> </tbody> </table>	Value	Name	0	No Breakpoint [Default]	1	Breakpoint
	Value	Name						
	0	No Breakpoint [Default]						
1	Breakpoint							
29:7	Reserved Format: MBZ							
6:0	Opcode Format: EU_OPCODE							



EU_INSTRUCTION_OPERAND_CONTROLS

EU_INSTRUCTION_OPERAND_CONTROLS		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:16	Destination Register Region
		Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align16')
	Format: EU_INSTRUCTION_OPERAND_DST_ALIGN16	
	31:16	Destination Register Region
		Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align1')
	Format: EU_INSTRUCTION_OPERAND_DST_ALIGN1	
	15	NibCtrl
	Project: HSW	
	14:12	Src1.SrcType
		Format: DataType
This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding.		
<p style="text-align: center;">Programming Notes</p> <p>Both source operands, src0 and src1, support immediate types, but only one immediate is allowed for a given instruction and it must be the last operand.</p> <p>Halfbyte integer vector (v) type can only be used in instructions in packed-word execution mode. Therefore, in a two-source instruction where src1 is of type :v, src0 must be of type :b, :ub, :w, or :uw.</p>		
11:10	Src1.RegFile	
	Format: RegFile	
9:7	Src0.SrcType	
	Format: DataType	
6:5	Src0.RegFile	
	Format: RegFile	
4:2	Destination Data Type	



EU_INSTRUCTION_OPERAND_CONTROLS

		Format:	DataType
		<p>This field specifies the numeric data type of the destination operand dst. The bits of the destination operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. For a send instruction, this field applies to the CurrDst ? the current destination operand.</p>	
	1:0	Destination Register File	
		Format:	RegFile
		Value	Name Description
		11b	Reserved Note that it is obvious that immediate cannot be a destination operand.



EU_INSTRUCTION_OPERAND_DST_ALIGN1

EU_INSTRUCTION_OPERAND_DST_ALIGN1		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	16	
Default Value:	0x00000000	
DWord	Bit	Description
0	15	Destination Addressing Mode Format: AddrMode For a send instruction, this field applies to PostDst - the post destination operand. Addressing mode for CurrDst (current destination operand) is fixed as Direct. (See Instruction Reference chapter for CurrDst and PostDst.)
	14:13	Destination Horizontal Stride Format: HorzStride For a send instruction, this field applies to CurrDst. PostDst only uses the register number.
	12:10	Destination Address Subregister Number Project: HSW Exists If: ([Destination Addressing Mode]='Indirect') Format: AddrSubRegNum For a send instruction, this field applies to PostDst
	12:5	Destination Register Number Exists If: ([Destination Addressing Mode]='Direct') Format: DstRegNum For a send instruction, this field applies to PostDst.
	9:0	Destination Address Immediate Project: HSW Exists If: ([Destination Addressing Mode]='Indirect') Format: S9 For a send instruction, this field applies to PostDst.
	4:0	Destination Subregister Number Exists If: ([Destination Addressing Mode]='Direct') Format: DstSubRegNum



EU_INSTRUCTION_OPERAND_DST_ALIGN1

		For a send instruction, this field applies to CurrDst.
--	--	--



EU_INSTRUCTION_OPERAND_DST_ALIGN16

DWord		Bit	Description				
Project:		HSW					
Source:		EuIsa					
Size (in bits):		16					
Default Value:		0x00000000					
0	15	Destination Addressing Mode Format: AddrMode For a send instruction, this field applies to PostDst - the post destination operand. Addressing mode for CurrDst (current destination operand) is fixed as Direct. (See Instruction Reference chapter for CurrDst and PostDst.)					
	14:13	Reserved <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>See Programming Note</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> Although Dst.HorzStride is a don't care for Align16, HW needs this to be programmed as ?01?.		Value	Name	01b	See Programming Note
	Value	Name					
	01b	See Programming Note					
	12:10	Destination Address Subregister Number Project: HSW Exists If: ([Destination Addressing Mode]='Indirect') Format: AddrSubRegNum For a send instruction, this field applies to PostDst					
12:5	Destination Register Number Exists If: ([Destination Addressing Mode]='Direct') Format: DstRegNum For a send instruction, this field applies to PostDst.						
9:4	Destination Address Immediate[9:4] Project: HSW Exists If: ([Destination Addressing Mode]='Indirect') Format: S9[9:4] For a send instruction, this field applies to PostDst						



EU_INSTRUCTION_OPERAND_DST_ALIGN16

4	Destination Subregister Number
	Exists If: ([Destination Addressing Mode]='Direct')
	Format: DstSubRegNum[4:4]
For a send instruction, this field applies to CurrDst.	
3:0	Destination Channel Enable
	Format: ChanEn[4]
For a send instruction, this field applies to the CurrDst	



EU_INSTRUCTION_OPERAND_SEND_MSG

DWord		Bit	Description										
Project:		HSW											
Source:		EuIsa											
Size (in bits):		32											
Default Value:		0x00000000											
0	31	EOT <table border="1"> <thead> <tr> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>For a send or sendc instruction, this bit controls thread termination. It is not used for other instructions. For a send or sendcinstruction, if this field is set, the EU terminates the thread and also sets the EOT bit in the message sideband.</td> <td>HSW</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Thread is not terminated</td> </tr> <tr> <td>1</td> <td>EOT</td> </tr> </tbody> </table>		Description	Project	For a send or sendc instruction, this bit controls thread termination. It is not used for other instructions. For a send or sendcinstruction, if this field is set, the EU terminates the thread and also sets the EOT bit in the message sideband.	HSW	Value	Name	0	Thread is not terminated	1	EOT
Description	Project												
For a send or sendc instruction, this bit controls thread termination. It is not used for other instructions. For a send or sendcinstruction, if this field is set, the EU terminates the thread and also sets the EOT bit in the message sideband.	HSW												
Value	Name												
0	Thread is not terminated												
1	EOT												
	30:29	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Format:	MBZ								
Format:	MBZ												
	28:0	Message Descriptor <table border="1"> <tr> <td>Exists If:</td> <td>(Structure[EU_INSTRUCTION_SEND][Src1.RegFile] = 'IMM')</td> </tr> <tr> <td>Format:</td> <td>MsgDescpt31</td> </tr> </table>		Exists If:	(Structure[EU_INSTRUCTION_SEND][Src1.RegFile] = 'IMM')	Format:	MsgDescpt31						
Exists If:	(Structure[EU_INSTRUCTION_SEND][Src1.RegFile] = 'IMM')												
Format:	MsgDescpt31												
	28:0	Reg32 <table border="1"> <tr> <td>Exists If:</td> <td>(Structure[EU_INSTRUCTION_SEND][Src1.RegFile] != 'IMM')</td> </tr> </table> <p>In a send or sendc instruction refers to the option of providing the message descriptor field DWord, of which bits 28:0 are used, in the first two words of the Address Register rather than as an immediate operand.</p>		Exists If:	(Structure[EU_INSTRUCTION_SEND][Src1.RegFile] != 'IMM')								
Exists If:	(Structure[EU_INSTRUCTION_SEND][Src1.RegFile] != 'IMM')												



EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1

EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	25	
Default Value:	0x00000000	
DWord	Bit	Description
0	24:21	Source Vertical Stride Format: VertStride
	20:18	Source Width Format: Width
	17:16	Source Horizontal Stride Format: HorzStride
	15	Source Addressing Mode Format: AddrMode
	14:13	Reserved Exists If: (Property[Source Modifier] == 'false') Format: MBZ
	14:13	Source Modifier Exists If: (Property[Source Modifier] == 'true') Format: SrcMod
	12:10	Source Address Subregister Number Project: HSW Exists If: ([Source Addressing Mode] == 'Indirect') Format: AddrSubRegNum
	12:5	Source Register Number Exists If: ([Source Addressing Mode] == 'Direct') Format: SrcRegNum
	9:0	Source Address Immediate Project: HSW Exists If: ([Source Addressing Mode] == 'Indirect') Format: S9
	4:0	Source Subregister Number Exists If: ([Source Addressing Mode] == 'Direct')



EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1

Format:

SrcSubRegNum



EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16

EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	25	
Default Value:	0x00000000	
DWord	Bit	Description
0	24:21	Source Vertical Stride Format: VertStride
	20	Reserved Format: MBZ
	19:16	Source Channel Select[7:4] Format: ChanSel[4][7:4]
	15	Source Addressing Mode Format: AddrMode
	14:13	Reserved Exists If: (Property[Source Modifier] == 'false') Format: MBZ
	14:13	Source Modifier Exists If: (Property[Source Modifier] == 'true') Format: SrcMod
	12:10	Source Address Subregister Number Project: HSW Exists If: ([Source Addressing Mode] == 'Indirect') Format: AddrSubRegNum
	12:5	Source Register Number Exists If: ([Source Addressing Mode] == 'Direct') Format: SrcRegNum
	9:4	Source Address Immediate[9:4] Project: HSW Exists If: ([Source Addressing Mode] == 'Indirect') Format: S9[9:4]
	4	Source Subregister Number[4:4] Exists If: ([Source Addressing Mode] == 'Direct')



EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16

		Format:	SrcSubRegNum[4:4]
	3:0	Source Channel Select[3:0]	
		Format:	ChanSel[4][3:0]



EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC

EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	20	
Default Value:	0x00000000	
DWord	Bit	Description
0	19:12	Source Register Number Format: SrcRegNum
	11:9	Source Subregister Number [4:2] Format: SrcSubRegNum[4:2]
	8:1	Source Swizzle Format: ChanSel[4]
	0	Source Replicate Control Format: RepCtrl



EU_INSTRUCTION_SEND

EU_INSTRUCTION_SEND		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	128	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0..3	127:96	Message Format: EU_INSTRUCTION_OPERAND_SEND_MSG
	95:89	Flags Format: EU_INSTRUCTION_FLAGS
	88:64	Source 0 Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align16') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
	88:64	Source 0 Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1
	63:32	Operand Control Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:28	Controls B Format: EU_INSTRUCTION_CONTROLS_B
	27:24	Shared Function ID (SFID) Format: SFID
	23:8	Controls A Format: EU_INSTRUCTION_CONTROLS_A
	7	Reserved Format: MBZ
	6:0	Opcode Format: EU_OPCODE



EU_INSTRUCTION_SOURCES_IMM32

EU_INSTRUCTION_SOURCES_IMM32			
Project:	HSW		
Source:	EuIsa		
Size (in bits):	64		
Default Value:	0x00000000, 0x00000000		
Single source, immediate (32-bit)			
DWord	Bit	Description	
0..1	63:32	Source 0 Immediate	
	31:25	Flags	
		Format:	EU_INSTRUCTION_FLAGS
	24:0	Source 0	
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A]AccessMode)!='Align16')
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
	24:0	Source 0	
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]!='Align1')
Format:		EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1	



EU_INSTRUCTION_SOURCES_REG

EU_INSTRUCTION_SOURCES_REG			
Project:	HSW		
Source:	EuIsa		
Size (in bits):	64		
Default Value:	0x00000000, 0x00000000		
Single source, register			
DWord	Bit	Description	
0..1	63:32	Reserved	
	31:25	Flags	
		Format:	EU_INSTRUCTION_FLAGS
	24:0	Source 0	
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]== 'Align16')
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
	24:0	Source 0	
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]== 'Align1')
Format:		EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1	



EU_INSTRUCTION_SOURCES_REG_IMM

EU_INSTRUCTION_SOURCES_REG_IMM			
Project:	HSW		
Source:	EuIsa		
Size (in bits):	64		
Default Value:	0x00000000, 0x00000000		
Dual sources, one register, one immediate			
DWord	Bit	Description	
0..1	63:32	Source 1 Immediate	
	31:25	Flags	
		Format:	EU_INSTRUCTION_FLAGS
	24:0	Source 0	
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]== 'Align1')
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1
	24:0	Source 0	
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]== 'Align16')
Format:		EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16	



EU_INSTRUCTION_SOURCES_REG_REG

EU_INSTRUCTION_SOURCES_REG_REG		
Project:	HSW	
Source:	EuIsa	
Size (in bits):	64	
Default Value:	0x00000000, 0x00000000	
Dual sources, both are registers		
DWord	Bit	Description
0..1	63:57	Reserved Format: MBZ
	56:32	Source 1 Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]== 'Align16') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
	56:32	Source 1 Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]== 'Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1
	31:25	Flags Format: EU_INSTRUCTION_FLAGS
	24:0	Source 0 Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]== 'Align16') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
	24:0	Source 0 Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]== 'Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1



ExtMsgDescpt

ExtMsgDescpt														
Project:	HSW													
Source:	EuIsa													
Size (in bits):	32													
Default Value:	0x00000000													
DWord	Bit	Description												
0	31:16	Extended Function Control												
		Project: HSW												
		Format: U16												
	This field is intended to control the target function unit. Refer to the section on the specific target function unit for details on the contents of this field.													
	15:6	Reserved												
Project: HSW														
Format: MBZ														
5	5	EOT												
		Format: U1												
	This field, if set, indicates that this is the final message of the thread and the thread's resources can be reclaimed.													
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>No Termination</td> </tr> <tr> <td>1</td> <td>EOT</td> </tr> </tbody> </table>		Value	Name	0	No Termination	1	EOT						
	Value	Name												
0	No Termination													
1	EOT													
4	Reserved													
	Format: MBZ													
3:0	3:0	Target Function ID												
		Format: U4												
	If set, indicates that the message includes a header. Depending on the target shared function, this field may be restricted to either enabled or disabled. Refer to the specific shared function section for details.													
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>Null</td> </tr> <tr> <td>0001b</td> <td>Reserved</td> </tr> <tr> <td>0010b</td> <td>SamplingEngine</td> </tr> <tr> <td>0011b</td> <td>MessageGateway</td> </tr> <tr> <td>0100b</td> <td>DataPortSamplerCache</td> </tr> </tbody> </table>		Value	Name	0000b	Null	0001b	Reserved	0010b	SamplingEngine	0011b	MessageGateway	0100b	DataPortSamplerCache
	Value	Name												
	0000b	Null												
	0001b	Reserved												
0010b	SamplingEngine													
0011b	MessageGateway													
0100b	DataPortSamplerCache													



ExtMsgDescpt

ExtMsgDescpt	
0101b	DataPortRenderCache
0110b	URB
0111b	ThreadSpawner
1000b	VideoMotionEstimation
1001b	ConstantCache
1010b-1111b	Reserved



FrameDeltaQp

FrameDeltaQp		
Source:	PRM	
Size (in bits):	64	
Default Value:	0x00000000, 0x00000000	
DWord	Bit	Description
0..1	63:56	FrameDeltaQp[7] Format: S7
	55:48	FrameDeltaQp[6] Format: S7
	47:40	FrameDeltaQp[5] Format: S7
	39:32	FrameDeltaQp[4] Format: S7
	31:24	FrameDeltaQp[3] Format: S7
	23:16	FrameDeltaQp[2] Format: S7
	15:8	FrameDeltaQp[1] Format: S7
	7:0	FrameDeltaQp[0] Format: S7



FrameDeltaQpRange

FrameDeltaQpRange		
Source:	PRM	
Size (in bits):	64	
Default Value:	0x00000000, 0x00000000	
DWord	Bit	Description
0..1	63:56	FrameDeltaQpRange[7] Format: U8
	55:48	FrameDeltaQpRange[6] Format: U8
	47:40	FrameDeltaQpRange[5] Format: U8
	39:32	FrameDeltaQpRange[4] Format: U8
	31:24	FrameDeltaQpRange[3] Format: U8
	23:16	FrameDeltaQpRange[2] Format: U8
	15:8	FrameDeltaQpRange[1] Format: U8
	7:0	FrameDeltaQpRange[0] Format: U8



FunctionControl

FunctionControl				
Project:	HSW			
Source:	EuIsa			
Size (in bits):	6			
Default Value:	0x00000000			
DWord	Bit	Description		
0	5:4	Reserved		
	3:0	Target Function ID		
		Value	Name	Project
		0000b	Reserved	
		0001b	INV (Reciprocal)	
		0010b	LOG	
		0011b	EXP	
		0100b	SQRT	
		0101b	RSQ	
		0110b	SIN	
		0111b	COS	
		1000b	Reserved	
		1001b	FDIV	
		1010b	POW	
		1011b	INT DIV Quotient and remainder	
		1100b	INT DIV Quotient only	
		1101b	INT DIV Remainder only	
1110b-1111b	Reserved	HSW		



GT Interrupt Bit Definition

GT Interrupt Bit Definition		
Project:	HSW	
Source:	PRM	
Size (in bits):	32	
Default Value:	0x00000000	
<p>The GT Interrupt Control Registers all share the same bit definitions from this table. The DE_IIR and GT_IIR and PM_IIR are ORed together to generate the Display interrupt. Refer to the Command Streamer chapters Interrupt Control Registers for detailed information on these interrupts.</p>		
DWord	Bit	Description
0	31:30	Unused Int 31 30 These interrupts are currently unused.
	29	Blitter Page Directory Faults
	28:27	Unused Int 28 27 These interrupts are currently unused.
	26	Blitter MI FLUSH DW Notify
	25	Blitter Command Parser Master Error
	24	Blitter MMIO Sync Flush Status
	23	Unused Int 23 These interrupts are currently unused.
	22	Blitter Command Parser User Interrupt
	21:20	Unused Int 21 20 These interrupts are currently unused.
	19	VideoCodec Page Directory Faults
	18	VideoCodec Timeout Counter Expired
	17	Reserved
	16	VideoCodec MI FLUSH DW Notify
	15	VideoCodec Command Parser Master Error
	14	VideoCodec MMIO Sync Flush Status
	13	Reserved
	12	VideoCodec Command Parser User Interrupt
11	L3 Parity Error Slice1	
10	L3 Counter Save	
9	Render Perf Monitor Buffer Half Full Interrupt	
8	Preemption Complete Interrupt	



GT Interrupt Bit Definition

	7	Render Page Directoy Faults
	6	Render Timeout Counter Expired
	5	L3 Parity Error
	4	Render PIPE CONTROL Notify
	3	Render Command Parser Master Error
	2	Render MMIO Sync Flush Status
	1	Reserved
	0	Render Command Parser User Interrupt



GT Interrupt Bit Definition

GT Interrupt Bit Definition		
Project:	HSW	
Source:	PRM	
Size (in bits):	32	
Default Value:	0x00000000	
<p>The GT Interrupt Control Registers all share the same bit definitions from this table. GT interrupt bits come to display through the GT interrupt message. The DE_IIR and GT_IIR and PM_IIR are ORed together to generate the Display interrupt. Refer to the Command Streamer chapters Interrupt Control Registers for detailed information on these interrupts.</p>		
DWord	Bit	Description
0	31:30	Unused_Int_31_30 These interrupts are currently unused.
	29	Blitter_Page_Directory_Faults This is a write of logic1 via GT interrupt message bit 29
	28:27	Unused_Int_28_27 These interrupts are currently unused.
	26	Blitter_MI_FLUSH_DW_Notify This is a write of logic1 via GT interrupt message bit 26
	25	Blitter_Command_Parser_Master_Error This is a write of logic1 via GT interrupt message bit 25
	24	Blitter_MMIO_Sync_Flush_Status This is a write of logic1 via GT interrupt message bit 24
	23	Unused_Int_23 These interrupts are currently unused.
	22	Blitter_Command_Parser_User_Interrupt This is a write of logic1 via GT interrupt message bit 22
	21:20	Unused_Int_21_20 These interrupts are currently unused.
	19	VideoCodec_Page_Directory_Faults This is a write of logic1 via GT interrupt message bit 19
	18	VideoCodec_Timeout_Counter_Expired This is a write of logic1 via GT interrupt message bit 18
	17	Reserved
	16	VideoCodec_MI_FLUSH_DW_Notify This is a write of logic1 via GT interrupt message bit 16
15	VideoCodec_Command_Parser_Master_Error	



GT Interrupt Bit Definition

		This is a write of logic1 via GT interrupt message bit 15
14	VideoCodec_MMIO_Sync_Flush_Status	This is a write of logic1 via GT interrupt message bit 14
13	Reserved	
12	VideoCodec_Command_Parser_User_Interrupt	This is a write of logic1 via GT interrupt message bit 12
11	L3_Parity_Error_Interrupt	This is a write of logic1 via GT interrupt message bit 11
10	L3_Counter_Save	This is a write of logic1 via GT interrupt message bit 10
9	Render_Perf_Monitor_Buffer_Half_Full_Interrupt	This is a write of logic1 via GT interrupt message bit 9
8	Preemption_Complete_Interrupt	This is a write of logic1 via GT interrupt message bit 8
7	Render_Page_Directoy_Faults	This is a write of logic1 via GT interrupt message bit 7
6	Render_Timeout_Counter_Expired	This is a write of logic1 via GT interrupt message bit 6
5	Render_L3_Parity_Error	This is a write of logic1 via GT interrupt message bit 5
4	Render_PIPE_CONTROL_Notify	This is a write of logic1 via GT interrupt message bit 4
3	Render_Command_Parser_Master_Error	This is a write of logic1 via GT interrupt message bit 3
2	Render_MMIO_Sync_Flush_Status	This is a write of logic1 via GT interrupt message bit 2
1	Render_Debug_Interrupt	This is a write of logic1 via GT interrupt message bit 1
0	Render_Command_Parser_User_Interrupt	This is a write of logic1 via GT interrupt message bit 0



GTC CPU Interrupt Bit Definition

GTC CPU Interrupt Bit Definition		
Project:	HSW	
Source:	PRM	
Size (in bits):	32	
Default Value:	0x00000000	
The GTC CPU Interrupt Registers all share the same bit definitions from this table.		
DWord	Bit	Description
0	31:7	Reserved
	6:3	Reserved
	2	GTC Lock Timeout CPU GTC has lost lock with PCH GTC. The difference between the local and remote GTC has exceeded the programmed threshold.
	1	GTC Update Message Rx Error An error occurred during reception of the PCH to CPU GTC update message.
	0	GTC Update Received A GTC update message has been received from the PCH GTC controller and the register updates are ready to read.



Hardware Status Page Layout

0	31:0	Interrupt Status Register Storage <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Project:</td> <td style="width: 30%;">All</td> </tr> </table> <p>The content of the ISR register is written to this location whenever an "unmasked" bit of the ISR (as determined by the HWSTAM register) changes state.</p>	Project:	All
Project:	All			
1..3	31:0	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Project:</td> <td style="width: 30%;">All</td> </tr> </table> <p>Must not be used.</p>	Project:	All
Project:	All			
4	31:0	Ring Head Pointer Storage <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Project:</td> <td style="width: 30%;">All</td> </tr> </table> <p>The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction or as the result of an "automatic report" (see RINGBUF registers).</p>	Project:	All
Project:	All			
5..15	31:0	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Project:</td> <td style="width: 30%;">All</td> </tr> </table> <p>Must not be used.</p>	Project:	All
Project:	All			
16..27	31:0	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Project:</td> <td style="width: 30%;">HSW</td> </tr> </table>	Project:	HSW
Project:	HSW			
28..30 Project: DevHSW	31:0	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Project:</td> <td style="width: 30%;">HSW</td> </tr> </table> <p>Must not be used.</p>	Project:	HSW
Project:	HSW			
31 Project: DevHSW	31:0	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Project:</td> <td style="width: 30%;">HSW</td> </tr> </table>	Project:	HSW
Project:	HSW			
32..39 Project: DevHSW	31:0	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Project:</td> <td style="width: 30%;">HSW</td> </tr> </table>	Project:	HSW
Project:	HSW			
40..46	31:0	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Project:</td> <td style="width: 30%;">All</td> </tr> </table>	Project:	All
Project:	All			
47	31:0	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Project:</td> <td style="width: 30%;">HSW</td> </tr> </table>	Project:	HSW
Project:	HSW			
48..1023	31:0	General Purpose <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Project:</td> <td style="width: 30%;">All</td> </tr> </table> <p>These locations can be used for general purpose via the MI_STORE_DATA_INDEX or MI_STORE_DATA_IMM instructions.</p>	Project:	All
Project:	All			



Hardware-Detected Error Bit Definitions

Hardware-Detected Error Bit Definitions								
Project:	HSW							
Source:	RenderCS							
Size (in bits):	32							
Default Value:	0x00000000							
DWord	Bit	Description						
0	31:3	Reserved						
		Format: MBZ						
	2	Command Privilege Violation Error						
		Project: DevHSW, EXCLUDE(DevHSW:GT3:A)						
		<table border="1"> <thead> <tr> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>This bit is set if a command classified as privileged is parsed in a non-privileged batch buffer. The command will be converted to a NOOP and parsing will continue.</td> <td></td> </tr> <tr> <td>Command privilege Violation Error gets erroneously fired on executing MI_REPORT_PERF_COUNT command from a non-privileged batch buffer irrespective of the memory access type used in the command. This error bit is not reliable when MI_REPORT_PERF_COUNT commands are exercised from non-privileged batch buffers.</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A)</td> </tr> </tbody> </table>	Description	Project	This bit is set if a command classified as privileged is parsed in a non-privileged batch buffer. The command will be converted to a NOOP and parsing will continue.		Command privilege Violation Error gets erroneously fired on executing MI_REPORT_PERF_COUNT command from a non-privileged batch buffer irrespective of the memory access type used in the command. This error bit is not reliable when MI_REPORT_PERF_COUNT commands are exercised from non-privileged batch buffers.	DevHSW, EXCLUDE(DevHSW:GT3:A)
Description	Project							
This bit is set if a command classified as privileged is parsed in a non-privileged batch buffer. The command will be converted to a NOOP and parsing will continue.								
Command privilege Violation Error gets erroneously fired on executing MI_REPORT_PERF_COUNT command from a non-privileged batch buffer irrespective of the memory access type used in the command. This error bit is not reliable when MI_REPORT_PERF_COUNT commands are exercised from non-privileged batch buffers.	DevHSW, EXCLUDE(DevHSW:GT3:A)							
1	1	Reserved						
		Format: MBZ						
	0	Instruction Error						
		<p>This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include:</p> <ul style="list-style-type: none"> Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Instruction Error detected</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p>	Value	Name	Description	1		Instruction Error detected
Value	Name	Description						
1		Instruction Error detected						



Hardware-Detected Error Bit Definitions

		This error indications cannot be cleared except by reset (i.e., it is a fatal error).
--	--	---



HW Generated BINDING_TABLE_STATE

HW Generated BINDING_TABLE_STATE		
Project:	HSW	
Source:	PRM	
Size (in bits):	16	
Default Value:	0x00000000	
<p>The binding table binds surfaces to logical resource indices used by shaders and other compute engine kernels. The HW generated Binding_Table_State have different format than the SW generated Binding_Table_State. The HW generated Binding_Table_State is stored as an array of 256 elements, each of which contains one word as defined here. The start of each element is spaced one word apart. The first element of the binding table is aligned to a 64-byte boundary. Binding table indexes beyond 256 will automatically be mapped to entry 0 by the HW, w/ the exception of any messages which support the special indexes 240 through 255, inclusive.</p>		
DWord	Bit	Description
0	15:0	Surface State Pointer
		Format: SurfaceStateOffset[20:5] [DevHSW]



Inline Data Description for MFD_AVC_BSD_Object

Inline Data Description for MFD_AVC_BSD_Object											
Project:	HSW										
Source:	VideoCS										
Size (in bits):	96										
Default Value:	0x00000000, 0x00000000, 0x00000000										
This structure includes all the required Slice Header parameters and error handling settings for AVC_BSD_OBJECT Command (DW3..DW5).											
DWord	Bit	Description									
0	31	Concealment Method This field specifies the method used for concealment when error is detected. If set, a copy from collocated macroblock location is performed from the concealment reference indicated by the ConCeal_Pic_Id field. If it is not set, a copy from the current picture is performed using Intra 16x16 Prediction method.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>Intra 16x16 Prediction</td> </tr> <tr> <td>1</td> <td></td> <td>Inter P Copy</td> </tr> </tbody> </table>	Value	Name	Description	0		Intra 16x16 Prediction	1		Inter P Copy
		Value	Name	Description							
	0		Intra 16x16 Prediction								
1		Inter P Copy									
	30	Init Current MB Number When set, the current Slice_Start_MB_Num, Slice_MB_Start_Hor_Pos and Slice_MB_Start_Vert_Pos fields will be used to initialize the Current_MB_Number register. This effectively disables the concealment capability.									
	29	Intra PredMode (4x4/8x8 Luma) Error Control Bit <table border="1"> <tr> <td>Project:</td> <td>DevHSW+</td> </tr> </table> This field controls if AVC decoder will fix Intra Prediction Mode if the decoded value is incorrect according to MB position	Project:	DevHSW+							
Project:	DevHSW+										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>AVC decoder will detect and fix IntraPredMode (4x4/8x8 Luma) Errors.</td> </tr> <tr> <td>1</td> <td></td> <td>AVC decoder will NOT detect IntraPredMode (4x4/8x8 Luma) Errors. The wrong IntraPredMode value will be retained.</td> </tr> </tbody> </table>	Value	Name	Description	0		AVC decoder will detect and fix IntraPredMode (4x4/8x8 Luma) Errors.	1		AVC decoder will NOT detect IntraPredMode (4x4/8x8 Luma) Errors. The wrong IntraPredMode value will be retained.
Value	Name	Description									
0		AVC decoder will detect and fix IntraPredMode (4x4/8x8 Luma) Errors.									
1		AVC decoder will NOT detect IntraPredMode (4x4/8x8 Luma) Errors. The wrong IntraPredMode value will be retained.									
	28:27	MB Error Concealment B Temporal Prediction mode These two bits control how the reference L0/L1 are overridden in B temporal slice.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>[Default]</td> <td>Both Reference Indexes L0/L1 are forced to 0 during Concealment</td> </tr> </tbody> </table>	Value	Name	Description	00b	[Default]	Both Reference Indexes L0/L1 are forced to 0 during Concealment			
Value	Name	Description									
00b	[Default]	Both Reference Indexes L0/L1 are forced to 0 during Concealment									



Inline Data Description for MFD_AVC_BSD_Object

		01b		Only Reference Index L1 is forced to 0; Reference Index L0 is forced to -1
		10b		Only Reference Index L0 is forced to 0; Reference Index L1 is forced to -1
		11b	Reserved	Invalid
	26	Reserved		
		Project:		DevHSW+
		Format:		MBZ
	25	MB Error Concealment B Temporal Motion Vectors Override Enable Flag During MB Error Concealment on B slice with Temporal Direct Prediction, motion vectors are forced to 0 to improve image quality. This bit can be set to preserve the original weight prediction.		
		Value	Name	Description
		0	[Default]	Predicted Motion Vectors are used during MB Concealment
		1		Motion Vectors are Overridden to 0 during MB Concealment
	24	MB Error Concealment B Temporal Weight Prediction Disable Flag During MB Error Concealment on B slice with Temporal Direct Prediction, weight prediction is disabled to improve image quality. This bit can be set to preserve the original weight prediction.		
		Value	Name	Description
		0	[Default]	Weight Prediction is Disabled during MB Concealment
		1		Weight Prediction will not be overridden during MB Concealment
	23:22	Reserved		
		Format:		MBZ
	21:16	Concealment Picture ID		
		This field identifies the picture in the reference list to be used for concealment. This field is only valid if Concealment Method is Inter P Copy.		
		Bit Filed	Value	Defenition
		21	0	Frame Picture
		21	1	Field picture
		20:16	All	Frame Store Index[4:0]
	15	Reserved		
		Format:		MBZ
	14	BSD Premature Complete Error Handling BSD Premature Complete Error occurs in situation where the Slice decode is completed but there are still data in the bitstream.		



Inline Data Description for MFD_AVC_BSD_Object

		Value	Name	Description
		1		Set the interrupt to the driver (provide MMIO registers for MB address R/W)
		0		Ignore the error and continue (masked the interrupt), assume the hardware automatically performs the error handling
13	Reserved			
	Format:			MBZ
12	MPR Error (MV out of range) Handling			
	Software must follow the action for each Value as follow:			
		Value	Name	Description
		1		Set the interrupt to the driver (provide MMIO registers for MB address R/W)
		0		Ignore the error and continue (masked the interrupt), assume the hardware automatically performs the error handling
11	Reserved			
	Format:			MBZ
10	Entropy Error Handling			
	Software must follow the action for each Value as follow:			
		Value	Name	Description
		1		Set the interrupt to the driver (provide MMIO registers for MB address R/W).
		0		Ignore the error and continue (masked the interrupt), assume the hardware automatically perform the error handling.
9	Reserved			
	Format:			MBZ
8	MB Header Error Handling			
	Software must follow the action for each Value as follow:			
		Value	Name	Description
		1		Set the interrupt to the driver (provide MMIO registers for MB address R/W).
		0		Ignore the error and continue (masked the interrupt), assume the hardware automatically perform the error concealment.
7:6	MB Error Concealment B Spatial Prediction mode			
	These two bits control how the reference L0/L1 are overridden in B spatial slice.			
		Value	Name	Description
		00b	[Default]	Both Reference Indexes L0/L1 are forced to 0 during Concealment
		01b		Only Reference Index L1 is forced to 0; Reference Index L0 is



Inline Data Description for MFD_AVC_BSD_Object

			forced to -1									
	10b		Only Reference Index L0 is forced to 0; Reference Index L1 is forced to -1									
	11b	Reserved	Invalid									
5	Reserved											
	Project:		DevHSW+									
	Format:		MBZ									
4	<p>MB Error Concealment B Spatial Motion Vectors Override Disable Flag During MB Error Concealment on B slice with Spatial Direct Prediction, motion vectors are forced to 0 to improve image quality. This bit can be set to use the predicted motion vectors instead. This bit does not affect normal decoded MB.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>Motion Vectors are Overridden to 0 during MB Concealment</td> </tr> <tr> <td>1</td> <td></td> <td>Predicted Motion Vectors are used during MB Concealment</td> </tr> </tbody> </table>			Value	Name	Description	0	[Default]	Motion Vectors are Overridden to 0 during MB Concealment	1		Predicted Motion Vectors are used during MB Concealment
Value	Name	Description										
0	[Default]	Motion Vectors are Overridden to 0 during MB Concealment										
1		Predicted Motion Vectors are used during MB Concealment										
3	<p>MB Error Concealment B Spatial Weight Prediction Disable Flag During MB Error Concealment on B slice with Spatial Direct Prediction, weight prediction is disabled to improve image quality. This bit can be set to preserve the original weight prediction. This bit does not affect normal decoded MB.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>Weight Prediction is Disabled during MB Concealment.</td> </tr> <tr> <td>1</td> <td></td> <td>Weight Prediction will not be overridden during MB Concealment.</td> </tr> </tbody> </table>			Value	Name	Description	0	[Default]	Weight Prediction is Disabled during MB Concealment.	1		Weight Prediction will not be overridden during MB Concealment.
Value	Name	Description										
0	[Default]	Weight Prediction is Disabled during MB Concealment.										
1		Weight Prediction will not be overridden during MB Concealment.										
2	Reserved											
	Project:		DevHSW+									
	Format:		MBZ									
1	<p>MB Error Concealment P Slice Motion Vectors Override Disable Flag During MB Error Concealment on P slice, motion vectors are forced to 0 to improve image quality. This bit can be set to use the predicted motion vectors instead. This bit does not affect normal decoded MB.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>Motion Vectors are Overridden to 0 during MB Concealment</td> </tr> <tr> <td>1</td> <td></td> <td>Predicted Motion Vectors are used during MB Concealment</td> </tr> </tbody> </table>			Value	Name	Description	0	[Default]	Motion Vectors are Overridden to 0 during MB Concealment	1		Predicted Motion Vectors are used during MB Concealment
Value	Name	Description										
0	[Default]	Motion Vectors are Overridden to 0 during MB Concealment										
1		Predicted Motion Vectors are used during MB Concealment										
0	<p>MB Error Concealment P Slice Weight Prediction Disable Flag During MB Error Concealment on P slice, weight prediction is disabled to improve image quality. This bit can be set to preserve the original weight prediction.</p>											



Inline Data Description for MFD_AVC_BSD_Object

		This bit does not affect normal decoded MB.	
		Value	Name
		0	[Default] Weight Prediction is Disabled during MB Concealment.
		1	Weight Prediction will not be overridden during MB Concealment.
1	31:16	First MB Byte Offset of Slice Data or Slice Header	
		Programming Notes	
		MFX supports only DXVA2 Long and Short Format.	
		Project	
		HSW	
	15:8	Reserved	
		Format:	MBZ
	7	Fix Prev Mb Skipped	
		Enables an alternative method for decoding mb_skipped, to cope with an encoder that codes a skipped MB as a direct MB with no coefficient.	
	6:5	Reserved	
	Format:	MBZ	
	Programming Notes		
	Please note that the field MUST be set to '0' at this time.		
4	Emulation Prevention Byte Present		
	Value	Name	Description
	0		H/W needs to perform Emulation Byte Removal
	1		H/W does not need to perform Emulation Byte Removal
3	LastSlice Flag		
	It is needed for both error concealment at the end of a picture. It is also needed to know to set the last MB in a picture correctly.		
	Value	Name	Description
	1		If the current Slice to be decoded is the very last slice of the current picture.
	0		If the current Slice to be decoded is any slice other than the very last slice of the current picture
2:0	First Macroblock (MB)Bit Offset		
	Exists If:	//AVC Long Format Only	
	Format:	U3	
	This field provides the bit offset of the first macroblock of the Slice in the first byte of the input compressed bitstream.		
2	31	I Slice Concealment Mode	
Project: DevHSW+		Project:	DevHSW+



Inline Data Description for MFD_AVC_BSD_Object

		This field controls how AVC decoder handle MB concealment in I Slice	
		Value	Name
		0	Intra Concealment
		1	Inter Concealment
		Programming Notes	
		<p>If this field is set to "1" (Inter Concealment), driver must provide a valid reference picture (programmed using "Concealment Reference Picture" field) for concealment reference picture.</p> <p>In this mode, weight prediction is disabled and motion vectors are forced to 0 as well.</p>	
	30	Reserved	
		Project:	DevHSW+
		Format:	MBZ
	29:24	Concealment Reference Picture + Field Bit	
		Project:	DevHSW+
		Format:	U6
		<p>This field provides the concealment reference picture for hardware to conceal in case driver wants to specify one concealment picture. This field matches with the DPB order sent to hardware. This field applies to all I/P/B slices</p>	
		Bit Filed	Value
		Defenition	
		29	MBZ
		is reserved for future expansion	
		28:25	All
		Reference Picture Number	
		24	All
		Field Bit(if the current picture is a field picture [Frame picture must be 0])	
	23	P Slice Concealment Mode	
		Project:	DevHSW+
		This field controls how AVC decoder handle MB concealment in P Slice	
		Value	Name
		1	Intra Concealment
		0	Inter Concealment
	22:19	Reserved	
		Project:	DevHSW+
		Format:	MBZ
	18:16	P Slice Inter Concealment Mode	
		Project:	DevHSW+



Inline Data Description for MFD_AVC_BSD_Object

		<p>This field controls how AVC decoder select reference picture for Concealment in P Slice.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td></td> <td>Top of Reference List L0 (Use top entry of Reference List L0)</td> </tr> <tr> <td>001b</td> <td></td> <td>Driver Specified Concealment Reference</td> </tr> <tr> <td>010b</td> <td></td> <td>Predicted Reference (Use reference picture predicted using P-Skip Algorithm)</td> </tr> <tr> <td>011b</td> <td></td> <td>Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC]</td> </tr> <tr> <td>100b</td> <td></td> <td>First Long Term Picture in Reference List L0 (If no long term picture available, use Temporal Closest Picture)</td> </tr> <tr> <td>101b-111b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>		Value	Name	Description	000b		Top of Reference List L0 (Use top entry of Reference List L0)	001b		Driver Specified Concealment Reference	010b		Predicted Reference (Use reference picture predicted using P-Skip Algorithm)	011b		Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC]	100b		First Long Term Picture in Reference List L0 (If no long term picture available, use Temporal Closest Picture)	101b-111b	Reserved	
Value	Name	Description																						
000b		Top of Reference List L0 (Use top entry of Reference List L0)																						
001b		Driver Specified Concealment Reference																						
010b		Predicted Reference (Use reference picture predicted using P-Skip Algorithm)																						
011b		Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC]																						
100b		First Long Term Picture in Reference List L0 (If no long term picture available, use Temporal Closest Picture)																						
101b-111b	Reserved																							
	15	<p>B Slice Concealment Mode</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td>DevHSW+</td> </tr> </table> <p>This field controls how AVC decoder handle MB concealment in B Slice</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Intra Concealment</td> </tr> <tr> <td>0</td> <td>Inter Concealment</td> </tr> </tbody> </table>		Project:	DevHSW+	Value	Name	1	Intra Concealment	0	Inter Concealment													
Project:	DevHSW+																							
Value	Name																							
1	Intra Concealment																							
0	Inter Concealment																							
	14	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td>DevHSW+</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Project:	DevHSW+	Format:	MBZ																	
Project:	DevHSW+																							
Format:	MBZ																							
	13:12	<p>B Slice Inter Direct Type Concealment Mode</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td>DevHSW+</td> </tr> </table> <p>AVC decoder can use Spatial or Temporal Direct for B Skip/Direct. This field determine can override the mode on how AVC decoder handles MB concealment in B slice.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>Use Default Direct Type (slice programmed direct type)</td> </tr> <tr> <td>01b</td> <td></td> <td>Forced to Spatial Direct Only</td> </tr> <tr> <td>10b</td> <td></td> <td>Forced to Temporal Direct Only</td> </tr> <tr> <td>11b</td> <td></td> <td>Spatial Direct without Temporal Component (MovingBlock information)</td> </tr> </tbody> </table>		Project:	DevHSW+	Value	Name	Description	00b		Use Default Direct Type (slice programmed direct type)	01b		Forced to Spatial Direct Only	10b		Forced to Temporal Direct Only	11b		Spatial Direct without Temporal Component (MovingBlock information)				
Project:	DevHSW+																							
Value	Name	Description																						
00b		Use Default Direct Type (slice programmed direct type)																						
01b		Forced to Spatial Direct Only																						
10b		Forced to Temporal Direct Only																						
11b		Spatial Direct without Temporal Component (MovingBlock information)																						
	11	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td>DevHSW+</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Project:	DevHSW+	Format:	MBZ																	
Project:	DevHSW+																							
Format:	MBZ																							



Inline Data Description for MFD_AVC_BSD_Object

10:8	B Slice Spatial Inter Concealment Mode	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td> <td>DevHSW+</td> </tr> </table> <p>This field controls how AVC decoder select reference picture for Spatial Inter Concealment in B Slice.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td></td> <td>Top of Reference List L0/L1 (Use top entry of Reference List L0/L1).</td> </tr> <tr> <td>001b</td> <td></td> <td>Driver Specified Concealment Reference</td> </tr> <tr> <td>011b</td> <td></td> <td>Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]</td> </tr> <tr> <td>100b</td> <td></td> <td>" First Long Term Picture in Reference List L0/L1 (If no long term picture available, use Temporal Closest Picture)</td> </tr> <tr> <td>101b-111b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Project:	DevHSW+	Value	Name	Description	000b		Top of Reference List L0/L1 (Use top entry of Reference List L0/L1).	001b		Driver Specified Concealment Reference	011b		Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]	100b		" First Long Term Picture in Reference List L0/L1 (If no long term picture available, use Temporal Closest Picture)	101b-111b	Reserved				
Project:	DevHSW+																								
Value	Name	Description																							
000b		Top of Reference List L0/L1 (Use top entry of Reference List L0/L1).																							
001b		Driver Specified Concealment Reference																							
011b		Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]																							
100b		" First Long Term Picture in Reference List L0/L1 (If no long term picture available, use Temporal Closest Picture)																							
101b-111b	Reserved																								
7	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td> <td>DevHSW+</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	DevHSW+	Format:	MBZ																			
Project:	DevHSW+																								
Format:	MBZ																								
6:4	B Slice Temporal Inter Concealment Mode	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td> <td>DevHSW+</td> </tr> </table> <p>This field controls how AVC decoder select reference picture for Temporal Inter Concealment in B Slice</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td></td> <td>Top of Reference List L0/L1 (Use top entry of Reference List L0/L1)</td> </tr> <tr> <td>001b</td> <td></td> <td>Driver Specified Concealment Reference</td> </tr> <tr> <td>010b</td> <td></td> <td>Predicted Reference (Use reference picture predicted using B-Skip Algorithm)</td> </tr> <tr> <td>011b</td> <td></td> <td>" Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]</td> </tr> <tr> <td>100b</td> <td></td> <td>First Long Term Picture in Reference List L0/L1 (If no long term picture available, use Temporal Closest Picture)</td> </tr> <tr> <td>101b-111b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Project:	DevHSW+	Value	Name	Description	000b		Top of Reference List L0/L1 (Use top entry of Reference List L0/L1)	001b		Driver Specified Concealment Reference	010b		Predicted Reference (Use reference picture predicted using B-Skip Algorithm)	011b		" Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]	100b		First Long Term Picture in Reference List L0/L1 (If no long term picture available, use Temporal Closest Picture)	101b-111b	Reserved	
Project:	DevHSW+																								
Value	Name	Description																							
000b		Top of Reference List L0/L1 (Use top entry of Reference List L0/L1)																							
001b		Driver Specified Concealment Reference																							
010b		Predicted Reference (Use reference picture predicted using B-Skip Algorithm)																							
011b		" Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]																							
100b		First Long Term Picture in Reference List L0/L1 (If no long term picture available, use Temporal Closest Picture)																							
101b-111b	Reserved																								
3:2	Reserved																								



Inline Data Description for MFD_AVC_BSD_Object

		Project:	DevHSW+
		Format:	MBZ
1	Intra 8x8/4x4 Prediction Error Concealment Control Bit		
		Project:	DevHSW+
	This field controls if AVC goes into MB concealment mode (next MB) when an error is detected on Intra8x8/4x4 Prediction Mode (these 2 modes have fixed coding so it may not affect the bitstream.		
	Value	Name	Description
	0		AVC decoder will NOT go into MB concealment when Intra8x8/4x4 Prediction mode is incorrect.
	1		AVC decoder will go into MB concealment when Intra8x8/4x4 Prediction mode is incorrect.
0	Intra Prediction Error Control Bit (applied to Intra16x16/Intra8x8/Intra4x4 Luma and Chroma)		
		Project:	DevHSW+
	This field controls if AVC decoder will fix Intra Prediction Mode if the decoded value is incorrect according to MB position.		
	Value	Name	Description
	0		AVC decoder will detect and fix Intra Prediction Mode Errors.
	1		AVC decoder will retain the Intra Prediction value decoded from bitstream.



INTERFACE_DESCRIPTOR_DATA

INTERFACE_DESCRIPTOR_DATA								
Project:	HSW							
Source:	RenderCS							
Size (in bits):	256							
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000							
DWord	Bit	Description						
0	31:6	Kernel Start Pointer Format: <table border="1"><tr><td>InstructionBaseOffset[31:6]Kernel</td></tr></table> Specifies the 64-byte aligned address offset of the first instruction in the kernel. This pointer is relative to the Instruction Base Address .	InstructionBaseOffset[31:6]Kernel					
	InstructionBaseOffset[31:6]Kernel							
5:0	Reserved Format: <table border="1"><tr><td>MBZ</td></tr></table>	MBZ						
MBZ								
1	31:19	Reserved Format: <table border="1"><tr><td>MBZ</td></tr></table>	MBZ					
	MBZ							
	18	Single Program Flow (SPF) Specifies whether the kernel program has a single program flow (SIMDn _{xm} with m = 1) or multiple program flows (SIMDn _{xm} with m > 1). <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Multiple Program Flow</td> </tr> <tr> <td>1h</td> <td>Single Program Flow</td> </tr> </tbody> </table>	Value	Name	0h	Multiple Program Flow	1h	Single Program Flow
	Value	Name						
	0h	Multiple Program Flow						
	1h	Single Program Flow						
17	Thread Priority Specifies the priority of the thread for dispatch. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Normal Priority</td> </tr> <tr> <td>1h</td> <td>High Priority</td> </tr> </tbody> </table>	Value	Name	0h	Normal Priority	1h	High Priority	
Value	Name							
0h	Normal Priority							
1h	High Priority							
16	Floating Point Mode Specifies the floating point mode used by the dispatched thread. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Use IEEE-754 Rules</td> </tr> <tr> <td>1h</td> <td>Use alternate rules</td> </tr> </tbody> </table>	Value	Name	0h	Use IEEE-754 Rules	1h	Use alternate rules	
Value	Name							
0h	Use IEEE-754 Rules							
1h	Use alternate rules							
15:14	Reserved Format: <table border="1"><tr><td>MBZ</td></tr></table>	MBZ						
MBZ								
13	Illegal Opcode Exception Enable							



INTERFACE_DESCRIPTOR_DATA														
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit gets loaded into EU CR0.1[12] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i>.</p>	Format:	Enable											
Format:	Enable													
12	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ											
Format:	MBZ													
11	<p>MaskStack Exception Enable</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit gets loaded into EU CR0.1[11]. See <i>Exceptions and ISA Execution Environment</i>.</p>	Project:	HSW	Format:	Enable									
Project:	HSW													
Format:	Enable													
10:8	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ											
Format:	MBZ													
7	<p>Software Exception Enable</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit gets loaded into EU CR0.1[13] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i>.</p>	Format:	Enable											
Format:	Enable													
6:0	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ											
Format:	MBZ													
2	<p>31:5 Sampler State Pointer</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>DynamicStateOffset[31:5]SAMPLER_STATE</td> </tr> </table> <p>Specifies the 32-byte aligned address offset of the sampler state table. This pointer is relative to the Dynamic State Base Address. <i>This field is ignored for child threads.</i></p>	Format:	DynamicStateOffset[31:5]SAMPLER_STATE											
	Format:	DynamicStateOffset[31:5]SAMPLER_STATE												
<p>4:2 Sampler Count</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U3</td> </tr> </table> <p>Specifies how many samplers (in multiples of 4) the kernel uses. Used only for prefetching the associated sampler state entries. <i>This field is ignored for child threads.</i> <i>If this field is not zero, sampler state is prefetched for the first instance of a root thread upon the startup of the media pipeline.</i></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,4]</td> <td></td> </tr> <tr> <td>0h</td> <td>No samplers used</td> </tr> <tr> <td>1h</td> <td>Between 1 and 4 samplers used</td> </tr> <tr> <td>2h</td> <td>Between 5 and 8 samplers used</td> </tr> <tr> <td>3h</td> <td>Between 9 and 12 samplers used</td> </tr> </tbody> </table>	Format:	U3	Value	Name	[0,4]		0h	No samplers used	1h	Between 1 and 4 samplers used	2h	Between 5 and 8 samplers used	3h	Between 9 and 12 samplers used
Format:	U3													
Value	Name													
[0,4]														
0h	No samplers used													
1h	Between 1 and 4 samplers used													
2h	Between 5 and 8 samplers used													
3h	Between 9 and 12 samplers used													



INTERFACE_DESCRIPTOR_DATA																											
	<table border="1"> <tr> <td style="width: 100px;">4h</td> <td>Between 13 and 16 samplers used</td> </tr> </table>	4h	Between 13 and 16 samplers used																								
4h	Between 13 and 16 samplers used																										
	<table border="1"> <tr> <td style="width: 100px;">1:0</td> <td>Reserved</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	1:0	Reserved	Format:	MBZ																						
1:0	Reserved																										
Format:	MBZ																										
3	<table border="1"> <tr> <td style="width: 100px;">31:16</td> <td>Reserved</td> </tr> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	31:16	Reserved	Project:	HSW	Format:	MBZ																				
	31:16	Reserved																									
	Project:	HSW																									
	Format:	MBZ																									
<table border="1"> <tr> <td style="width: 100px;">15:5</td> <td>Binding Table Pointer</td> </tr> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256</td> </tr> <tr> <td colspan="2"> <p>Specifies the 32-byte aligned address of the binding table. This pointer is relative to the Surface State Base Address.</p> <p><i>This field is ignored for child threads.</i></p> </td> </tr> </table>	15:5	Binding Table Pointer	Project:	HSW	Format:	SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256	<p>Specifies the 32-byte aligned address of the binding table. This pointer is relative to the Surface State Base Address.</p> <p><i>This field is ignored for child threads.</i></p>																				
15:5	Binding Table Pointer																										
Project:	HSW																										
Format:	SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256																										
<p>Specifies the 32-byte aligned address of the binding table. This pointer is relative to the Surface State Base Address.</p> <p><i>This field is ignored for child threads.</i></p>																											
<table border="1"> <tr> <td style="width: 100px;">4:0</td> <td>Binding Table Entry Count</td> </tr> <tr> <td>Format:</td> <td>U5</td> </tr> <tr> <td colspan="2"> <p>Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state.</p> <p>Note: The maximum number of prefetched binding table entries is limited to 31. For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.</p> <p><i>This field is ignored for child threads.</i></p> <p><i>If this field is not zero, binding table and surface state are prefetched for the first instance of a root thread upon the startup of the media pipeline.</i></p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,31]</td> <td></td> </tr> </tbody> </table> </td> </tr> </table>	4:0	Binding Table Entry Count	Format:	U5	<p>Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state.</p> <p>Note: The maximum number of prefetched binding table entries is limited to 31. For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.</p> <p><i>This field is ignored for child threads.</i></p> <p><i>If this field is not zero, binding table and surface state are prefetched for the first instance of a root thread upon the startup of the media pipeline.</i></p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,31]</td> <td></td> </tr> </tbody> </table>		Value	Name	[0,31]																		
4:0	Binding Table Entry Count																										
Format:	U5																										
<p>Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state.</p> <p>Note: The maximum number of prefetched binding table entries is limited to 31. For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.</p> <p><i>This field is ignored for child threads.</i></p> <p><i>If this field is not zero, binding table and surface state are prefetched for the first instance of a root thread upon the startup of the media pipeline.</i></p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,31]</td> <td></td> </tr> </tbody> </table>		Value	Name	[0,31]																							
Value	Name																										
[0,31]																											
<table border="1"> <tr> <td style="width: 100px;">31:16</td> <td>Constant URB Entry Read Length</td> </tr> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2" style="text-align: center;">Description</td> </tr> <tr> <td colspan="2"> <p>Specifies the amount of URB data read and passed in the thread payload for the Constant or Indirect URB entry, in 8-DW register increments.</p> <p>A value 0 means that no Constant or Indirect URB Entry will be loaded. The Constant URB Entry Read Offset field will then be ignored.</p> </td> </tr> <tr> <td colspan="2"> <p>In GPGPU mode this describes how much data is delivered in a single dispatch. Multiple dispatches in a thread group will deliver constant data offset by this value. The total amount of constant data is (Constant URB Read Length * Number of Threads in GPGPU Thread Group + Cross-Thread Constant Data Read Length).</p> </td> </tr> <tr> <td colspan="2" style="text-align: center;">Project</td> </tr> <tr> <td colspan="2"></td> </tr> <tr> <td colspan="2"></td> </tr> <tr> <td colspan="2"></td> </tr> <tr> <td colspan="2"></td> </tr> <tr> <td colspan="2"></td> </tr> <tr> <td colspan="2" style="text-align: center;">Value</td> </tr> <tr> <td colspan="2" style="text-align: center;">Name</td> </tr> </table>	31:16	Constant URB Entry Read Length	Format:	U16	Description		<p>Specifies the amount of URB data read and passed in the thread payload for the Constant or Indirect URB entry, in 8-DW register increments.</p> <p>A value 0 means that no Constant or Indirect URB Entry will be loaded. The Constant URB Entry Read Offset field will then be ignored.</p>		<p>In GPGPU mode this describes how much data is delivered in a single dispatch. Multiple dispatches in a thread group will deliver constant data offset by this value. The total amount of constant data is (Constant URB Read Length * Number of Threads in GPGPU Thread Group + Cross-Thread Constant Data Read Length).</p>		Project												Value		Name		
31:16	Constant URB Entry Read Length																										
Format:	U16																										
Description																											
<p>Specifies the amount of URB data read and passed in the thread payload for the Constant or Indirect URB entry, in 8-DW register increments.</p> <p>A value 0 means that no Constant or Indirect URB Entry will be loaded. The Constant URB Entry Read Offset field will then be ignored.</p>																											
<p>In GPGPU mode this describes how much data is delivered in a single dispatch. Multiple dispatches in a thread group will deliver constant data offset by this value. The total amount of constant data is (Constant URB Read Length * Number of Threads in GPGPU Thread Group + Cross-Thread Constant Data Read Length).</p>																											
Project																											
Value																											
Name																											
4	<table border="1"> <tr> <td style="width: 100px;">31:16</td> <td>Constant URB Entry Read Length</td> </tr> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2" style="text-align: center;">Description</td> </tr> <tr> <td colspan="2"> <p>Specifies the amount of URB data read and passed in the thread payload for the Constant or Indirect URB entry, in 8-DW register increments.</p> <p>A value 0 means that no Constant or Indirect URB Entry will be loaded. The Constant URB Entry Read Offset field will then be ignored.</p> </td> </tr> <tr> <td colspan="2"> <p>In GPGPU mode this describes how much data is delivered in a single dispatch. Multiple dispatches in a thread group will deliver constant data offset by this value. The total amount of constant data is (Constant URB Read Length * Number of Threads in GPGPU Thread Group + Cross-Thread Constant Data Read Length).</p> </td> </tr> <tr> <td colspan="2" style="text-align: center;">Project</td> </tr> <tr> <td colspan="2"></td> </tr> <tr> <td colspan="2"></td> </tr> <tr> <td colspan="2"></td> </tr> <tr> <td colspan="2"></td> </tr> <tr> <td colspan="2"></td> </tr> <tr> <td colspan="2" style="text-align: center;">Value</td> </tr> <tr> <td colspan="2" style="text-align: center;">Name</td> </tr> </table>	31:16	Constant URB Entry Read Length	Format:	U16	Description		<p>Specifies the amount of URB data read and passed in the thread payload for the Constant or Indirect URB entry, in 8-DW register increments.</p> <p>A value 0 means that no Constant or Indirect URB Entry will be loaded. The Constant URB Entry Read Offset field will then be ignored.</p>		<p>In GPGPU mode this describes how much data is delivered in a single dispatch. Multiple dispatches in a thread group will deliver constant data offset by this value. The total amount of constant data is (Constant URB Read Length * Number of Threads in GPGPU Thread Group + Cross-Thread Constant Data Read Length).</p>		Project												Value		Name	
31:16	Constant URB Entry Read Length																										
Format:	U16																										
Description																											
<p>Specifies the amount of URB data read and passed in the thread payload for the Constant or Indirect URB entry, in 8-DW register increments.</p> <p>A value 0 means that no Constant or Indirect URB Entry will be loaded. The Constant URB Entry Read Offset field will then be ignored.</p>																											
<p>In GPGPU mode this describes how much data is delivered in a single dispatch. Multiple dispatches in a thread group will deliver constant data offset by this value. The total amount of constant data is (Constant URB Read Length * Number of Threads in GPGPU Thread Group + Cross-Thread Constant Data Read Length).</p>																											
Project																											
Value																											
Name																											



INTERFACE_DESCRIPTOR_DATA																	
		[0,63]															
	15:0	Reserved Project: HSW Format: MBZ															
5 Project: DevHSW	31:24	Reserved Project: HSW Format: MBZ															
	23:22	Rounding Mode Project: HSW <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>RTNE [Default]</td> <td>Round to Nearest Even</td> </tr> <tr> <td>01b</td> <td>RU</td> <td>Round toward +Infinity</td> </tr> <tr> <td>10b</td> <td>RD</td> <td>Round toward -Infinity</td> </tr> <tr> <td>11b</td> <td>RTZ</td> <td>Round toward Zero</td> </tr> </tbody> </table>	Value	Name	Description	00b	RTNE [Default]	Round to Nearest Even	01b	RU	Round toward +Infinity	10b	RD	Round toward -Infinity	11b	RTZ	Round toward Zero
	Value	Name	Description														
	00b	RTNE [Default]	Round to Nearest Even														
	01b	RU	Round toward +Infinity														
	10b	RD	Round toward -Infinity														
	11b	RTZ	Round toward Zero														
	21	Barrier Enable Project: HSW Format: Enable This field specifies whether the thread group requires a barrier. If not, it can be dispatched without allocating one.															
	20:16	Shared Local Memory Size Project: HSW Format: U5 <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td>This field indicates how much shared local memory the thread group requires. The amount is specified in 4k blocks, but only powers of 2 are allowed: 0, 4k, 8k, 16k, 32k and 64k per half-slice.</td> <td></td> </tr> <tr> <td>SLMSize must be 0 or a power of 2 for SW and HW mode.</td> <td>HSW</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>[0,16]</td> <td></td> <td>Encodes 0k to 64k in powers of 2</td> </tr> </tbody> </table>	Description	Project	This field indicates how much shared local memory the thread group requires. The amount is specified in 4k blocks, but only powers of 2 are allowed: 0, 4k, 8k, 16k, 32k and 64k per half-slice.		SLMSize must be 0 or a power of 2 for SW and HW mode.	HSW	Value	Name	Description	[0,16]		Encodes 0k to 64k in powers of 2			
	Description	Project															
This field indicates how much shared local memory the thread group requires. The amount is specified in 4k blocks, but only powers of 2 are allowed: 0, 4k, 8k, 16k, 32k and 64k per half-slice.																	
SLMSize must be 0 or a power of 2 for SW and HW mode.	HSW																
Value	Name	Description															
[0,16]		Encodes 0k to 64k in powers of 2															
15:8	Reserved Project: HSW Format: MBZ																
7:0	Number of Threads in GPGPU Thread Group																



INTERFACE_DESCRIPTOR_DATA										
		<table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Specifies the number of threads that are in this thread group. Used to program the barrier for the number of messages to expect. The minimum value is 0 (which will disable the barrier), while the maximum value is the number of threads in a subslice for local barriers. See Configurations chapter for the number of threads per subslice for different products.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,64]</td> <td></td> </tr> </tbody> </table>	Project:	HSW	Format:	U8	Value	Name	[0,64]	
Project:	HSW									
Format:	U8									
Value	Name									
[0,64]										
6	31:8	Reserved <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ				
	Project:	HSW								
Format:	MBZ									
7:0	Cross-Thread Constant Data Read Length <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Specifies the amount of constant data in CURBE in 8-DW register increments which will be sent to every thread in the thread group in addition to the per thread thread ids specified by Constant URB Entry Read Length.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,127]</td> <td></td> </tr> </tbody> </table>	Project:	HSW	Format:	U8	Value	Name	[0,127]		
Project:	HSW									
Format:	U8									
Value	Name									
[0,127]										
7	31:0	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ									



JPEG

JPEG				
Project:	HSW			
Source:	VideoCS			
Size (in bits):	16			
Default Value:	0x00000000			
DWord	Bit	Description		
0	15:5	Reserved Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>MBZ</td></tr></table>		MBZ
		MBZ		
	4	Inconsistent VLD SE Error This flag indicates an inconsistent SE coded in the bit-stream. Bit-stream does not match any entries in the hauffman table.		
	3	Extra Block Error This flag indicates extra block coded within an ECS data boundary.		
	2	Missing block Error This flag indicates one or more blocks are missing within an ECS data boundary.		
	1	Extra ECS Error This flag indicates extra ECS' coded in the bit-stream SCAN payload data.		
	0	Missing ECS Error This flag indicates one or more ECS' are missing from the bit-stream SCAN payload data.		



MEDIA_SURFACE_STATE

MEDIA_SURFACE_STATE					
Project:	HSW				
Source:	PRM				
Exists If:	//([MessageType] == 'Deinterlace') OR ([MessageType] == 'Sample_8x8')				
Size (in bits):	256				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000				
This is the SURFACE_STATE used by only deinterlace, sample_8x8, and VME messages.					
DWord	Bit	Description			
0	31:0	Surface Base Address			
		Project:	HSW		
		Format:	GraphicsAddress[31:0]		
		Specifies the byte-aligned base address of the surface			
		Programming Notes			
<p>For SURFTYPE_BUFFER render targets, this field specifies the base address of first element of the surface. The surface is interpreted as a simple array of that single element type. The address must be naturally-aligned to the element size (e.g., a buffer containing R32G32B32A32_FLOAT elements must be 16-byte aligned).For SURFTYPE_BUFFER non-rendertarget surfaces, this field specifies the base address of the first element of the surface, computed in software by adding the surface base address to the byte offset of the element in the buffer. Mipmapped, cube and 3D sampling engine surfaces are stored in a "monolithic" (fixed) format, and only require a single address for the base texture.Linear render target surface base addresses must be element-size aligned, for non-YUV surface formats, or a multiple of 2 element-sizes for YUV surface formats. Other linear surfaces have no alignment requirements (byte alignment is sufficient).Linear depth buffer surface base addresses must be 64-byte aligned. Note that while render targets (color) can be SURFTYPE_BUFFER, depth buffers cannot.Tiled surface base addresses must be 4KB-aligned. Note that only the offsets from Surface Base Address are tiled, Surface Base Address itself is not transformed using the tiling algorithm.Tiled surface base addresses must be 4KB-aligned. Note that only the offsets from Surface Base Address are tiled, Surface Base Address itself is not transformed using the tiling algorithm.For tiled surfaces, the actual start of the surface can be offset from the Surface Base Address by the X Offset and Y Offset fields.Certain message types used to access surfaces have more stringent alignment requirements. Please refer to the specific message documentation for additional restrictions.</p>					
1	31:18	Height			
		Format:	U14		
		This field specifies the height of the surface in units of pixels. For PLANAR surface formats, this field indicates the height of the Y (luma) plane.			
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> </tbody> </table>	Value	Name	Description
Value	Name	Description			



MEDIA_SURFACE_STATE

		[0,16383]		representing heights [1,16384]
		Programming Notes		
		Height (field value + 1) must be a multiple of 2 for PLANAR_420 surfaces.If Vertical Line Stride is 1, this field indicates the height of the field, not the height of the frame.		
	17:4	Width		
		Format:	U14	
		This field specifies the width of the surface in units of pixels. For PLANAR surface formats, this field indicates the width of the Y (luma) plane.		
		Value	Name	Description
		[0,16383]		representing widths [1,16384]
		Programming Notes		
		<ul style="list-style-type: none"> The Width specified by this field multiplied by the pixel size in bytes must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). Width (field value + 1) must be a multiple of 2 for PLANAR_420, PLANAR_422, and all YCRCB_* and Y16_UNORM surfaces, and must be a multiple of 4 for PLANAR_411 and Y8_UNORM_VA surfaces. For deinterlace messages, the Width (field value + 1) must be a multiple of 8. 		
	3:2	Picture Structure		
		Specifies the encoding of the current picture.		
		Value	Name	
		00b	Frame Picture	
		01b	Top Field Picture	
		10b	Bottom Field Picture	
		11b	Invalid, not allowed	
	1:0	Cr(V)/Cb(U) Pixel Offset V Direction		
		Format:	U0.2	
		Specifies the distance to the U/V values with respect to the even numbered Y channels in the V direction		
		Programming Notes		
		This field is ignored for all formats except PLANAR_420_8		
2	31:28	Surface Format		
		Project:	HSW	
		Specifies the format of the surface. All of the Y and G channels will use table 0 and all of the Cr/Cb/R/B channels will use table 1		
		Value	Name	Description
				Project



MEDIA_SURFACE_STATE

		0	YCRCB_NORMAL		
		1	YCRCB_SWAPUVY		
		2	YCRCB_SWAPUV		
		3	YCRCB_SWAPY		
		4	PLANAR_420_8		
		5	PLANAR_411_8	Deinterlace only	
		6	PLANAR_422_8	Deinterlace only	
		7	STMM_DN_STATISTICS	Deinterlace only	
		8	R10G10B10A2_UNORM	Sample_8x8 only	
		9	R8G8B8A8_UNORM	Sample_8x8 only	
		10	R8B8_UNORM (CrCb)	Sample_8x8 only	
		11	R8_UNORM (Cr/Cb)	Sample_8x8 only	
		12	Y8_UNORM		
		13	A8Y8U8V8_UNORM	Sample_8x8 only	DevHSW+
		14	B8G8R8A8_UNORM	Sample_8x8 only	DevHSW+
		15	Reserved		
27	Interleave Chroma				
	Project:		HSW		
	Format:		Enable		
	This field indicates that the chroma fields are interleaved in a single plane rather than stored as two separate planes. This field is only used for PLANAR surface formats.				
26	Reserved				
	Project:		HSW		
	Format:		MBZ		
25:22	Surface Object Control State (MEMORY_OBJECT_CONTROL_STATE)				
	Project:		HSW		
	This 4-bit field is used in various state commands and indirect state objects to define LLC cacheability including graphics data type for memory objects.				
21	Reserved				
	Project:		HSW		
	Format:		MBZ		
20:3	Surface Pitch				
	Format:		U18-1 pitch in Bytes		
	This field specifies the surface pitch in (#Bytes - 1).				
	Value	Name	Description		



MEDIA_SURFACE_STATE

		[0,262143]		For other linear surfaces: representing [1B, 256KB]
		[511, 262143]		For X-tiled surface: representing [512B, 256KB] = [1 tile, 512 tiles]
		[127, 262143]		For Y-tiled surfaces: representing [128B, 256KB] = [1 tile, 2048 tiles]
		Programming Notes		
		For tiled surfaces, the pitch must be a multiple of the tile width. If Half Pitch for Chroma is set, this field must be a multiple of two tile widths for tiled surfaces, or a multiple of 2 bytes for linear surfaces. The Surface Pitches of current picture and reference picture should be declared as the identical type in VDI mode with identical Height, Width and Format.		
	2	Half Pitch for Chroma		
		Format:	Enable	
		This field indicates that the chroma plane(s) will use a pitch equal to half the value specified in the Surface Pitch field. This field is only used for PLANAR surface formats.		
	1:0	Tile Mode		
		Format:	U2 Enumerated Type	
		This field specifies the type of memory tiling (Linear, WMajor, XMajor, or YMajor) employed to tile this surface. See Memory Interface Functions for details on memory tiling and restrictions.		
		Value	Name	Description
		0h	TILEMODE_LINEAR	Linear mode (no tiling)
		1h	Reserved	Reserved
		2h	TILEMODE_XMAJOR	X major tiling
		3h	TILEMODE_YMAJOR	Y major tiling
		Programming Notes		
		<ul style="list-style-type: none"> • Refer to <i>Memory Data Formats</i> for restrictions on TileMode direction for the various buffer types. (Of particular interest is the fact that YMAJOR tiling is not supported for display/overlay buffers). • The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this field. • Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled (X/Y/W) surfaces can only be mapped to Main Memory. 		
3	31:30	Reserved		
		Project:	All	
		Format:	MBZ	
	29:16	X Offset for U(Cb)		
		Format:	U14 Pixel Offset	



MEDIA_SURFACE_STATE

		Description	Project
		For non planar surfaces this field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the surface.	
		For Planar surfaces this field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled.	HSW
		Programming Notes	
		For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number of pixels.	
15:14	Reserved		
	Format:	MBZ	
13:0	Y Offset for U(Cb)		
	Format:	U14 Row Offset	
		Description	Project
		For non planar surfaces this field specifies the vertical offset in pixels from the Surface Base Address to the start (origin) of the surface.	
		For Planar surfaces this field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled.	HSW
		Programming Notes	
		This field must indicate an even number (bit [0] = 0)	
4	31:30	Reserved	
	Project:	All	
	Format:	MBZ	
	29:16	X Offset for V(Cr)	
	Exists If:	//[([Surface Format] is one of planar) AND ([Interleave Chroma] == '0')]	
	Format:	U14 Pixel Offset	
		Description	Project
		This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the V(Cr) plane.	HSW
		Programming Notes	
		For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number of pixels.	
15	Reserved		



MEDIA_SURFACE_STATE

		Format:	MBZ
	14:0	Y Offset for V(Cr)	
		Exists If:	/// ([Surface Format] is one of planar) AND ([Interleave Chroma] == '0')
		Format:	U15 Row Offset
		Description	Project
		This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the V(Cr) plane.	
		Value	Name
		0,16380	
		Programming Notes	Project
		This field must indicate an even number (bit 0 = 0).	
		HSW	
5	31	Vertical Line Stride	
		Project:	DevHSW+
		Format:	U1 in lines to skip between logically adjacent lines
		For Surfaces accessed via the sample_8x8 message: Specifies number of lines (0 or 1) to skip between logically adjacent lines - provides support of interleaved (field) surfaces as textures. For Other Surfaces: Vertical Line Stride must be zero.	
	30	Vertical Line Stride Offset	
		Project:	DevHSW+
		Format:	U1 in lines of initial offset (when Vertical Line Stride == 1)
		For Surfaces accessed via the sample_8x8 message: Specifies the offset of the initial line from the beginning of the buffer. For Other Surfaces: Vertical Line Stride Offset must be zero.	
		Programming Notes	Project
		This field is ignored when Vertical Line Stride is 0.	
		HSW	
	29:20	Reserved	
		Format:	MBZ
	19:18	Reserved	
		Project:	HSW
		Format:	MBZ
	17:7	Reserved	
		Format:	MBZ
	6:0	Reserved	
		Project:	HSW



MEDIA_SURFACE_STATE		
		Format: MBZ
6	31:0	Reserved
		Project: HSW
		Format: MBZ
7	31:16	Reserved
		Format: MBZ
	15:0	Reserved
		Project: HSW
		Format: MBZ



MEMORY_OBJECT_CONTROL_STATE

MEMORY_OBJECT_CONTROL_STATE		
Project:	HSW	
Source:	PRM	
Size (in bits):	4	
Default Value:	0x00000000	
DWord	Bit	Description
0	3	Reserved
	2:1	LLC/eLLC Cacheability Control (LLCCC) This is the field used in GT interface block to determine what type of access need to be generated to uncore. For the cases where the LLCCC is set, cacheable transaction are generated to enable LLC/eLLC usage for particular stream. "00": Use PTE values "01": UC - uncacheable "10": LLC/eLLC WB cacheable "11": eLLC WB cacheable (UC in LLC)
	0	L3 Cacheability Control (L3CC) This field is used to control the L3 cacheability (allocation) of the stream. 0: not cacheable within L3 1: cacheable in L3 <i>Note: even if the surface is not cacheable in L3, it is still kept coherent with L3 content.</i>



Message Descriptor - Render Target Write

Message Descriptor - Render Target Write										
Project:	HSW									
Source:	PRM									
Size (in bits):	32									
Default Value:	0x00000000									
DWord	Bit	Description								
0	31	Reserved Format: MBZ								
	30	Reserved Project: HSW Format: MBZ								
	29:14	Reserved Format: MBZ								
	13	Reserved Project: HSW Format: MBZ								
	12	<p>Last Render Target Select This bit must be set on the last render target write message sent for each group of pixels. For single render target pixel shaders, this bit is set on all render target write messages. For multiple render target pixel shaders, this bit is set only on messages sent to the last render target. This bit must be zero for SIMD8 Image Write message.</p> <p style="text-align: center;">Programming Notes</p> <p>In general, when threads are not launched by 3D FF, this bit must be zero.</p>								
11	<p>Slot Group Select This field selects whether slots 15:0 or slots 31:16 are used for bypassed data. Bypassed data includes the antialias alpha, multisample coverage mask, and if the header is not present also includes the X/Y addresses and pixel enables. For 8- and 16-pixel dispatches, SLOTGRP_LO must be selected on every message. For 32-pixel dispatches, this field must be set correctly for each message based on which slots are currently being processed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>SLOTGRP_LO</td> <td>choose bypassed data for slots 15:0</td> </tr> <tr> <td>1</td> <td>SLOTGRP_HI</td> <td>choose bypassed data for slots 31:16</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>For SIMD8 Image Write message thsi field MBZ.</p>	Value	Name	Description	0	SLOTGRP_LO	choose bypassed data for slots 15:0	1	SLOTGRP_HI	choose bypassed data for slots 31:16
Value	Name	Description								
0	SLOTGRP_LO	choose bypassed data for slots 15:0								
1	SLOTGRP_HI	choose bypassed data for slots 31:16								



Message Descriptor - Render Target Write

10:8	<p>Message Type</p> <p>This field specifies the type of render target message. For the SIMD8_DUALSRC_xx messages, the low bit indicates which slots to use for the pixel enables, X/Y addresses, and oMask.</p>		
	Value	Name	Description
	000b	SIMD16	SIMD16 single source message
	001b	SIMD16_REPDATA	SIMD16 single source message with replicated data
	010b	SIMD8_DUALSRC_LO	SIMD8 dual source message, use slots 7:0
	011b	SIMD8_DUALSRC_HI	SIMD8 dual source message, use slots 15:8
	100b	SIMD8_LO	SIMD8 single source message, use slots 7:0
	111b	SIMD16_REPDATA	It's only supported when accessing <i>Tiled Memory</i> . Using this Message Type to access linear (<i>Untiled</i>) memory is UNDEFINED.
	Programming Notes		Project
	the above slots indicated are within the 16 slots selected by Slot Group Select . If SLOTGRP_HI is selected, the SIMD8 message types above reference slots 23:16 or 31:24 instead of 7:0 or 15:8, respectively.		
	SIMD16_REPDATA message must not be used in SIMD8 pixel-shaders.		HSW
7:0	Reserved		
	Format:	MBZ	



MFD_MPEG2_BSD_OBJECT Inline Data Description

MFD_MPEG2_BSD_OBJECT Inline Data Description										
Project:	HSW									
Source:	VideoCS									
Size (in bits):	64									
Default Value:	0x00000000, 0x00000000									
DW0..1 corresponds to DW3..4 of the MFD_MPEG2_BSD_OBJECT.										
DWord	Bit	Description								
0	31:24	<p>Slice Horizontal Position</p> <table border="1"> <tr> <td>Format:</td> <td>U8 in Macroblocks</td> </tr> </table> <p>This field indicates the horizontal position of the first macroblock in the slice.</p>	Format:	U8 in Macroblocks						
	Format:	U8 in Macroblocks								
	23:16	<p>Slice Vertical Position</p> <table border="1"> <tr> <td>Format:</td> <td>U8 in Macroblocks</td> </tr> </table> <p>This field indicates the vertical position of the first macroblock in the slice.</p>	Format:	U8 in Macroblocks						
	Format:	U8 in Macroblocks								
15:8	<p>Macroblock Count</p> <table border="1"> <tr> <td>Format:</td> <td>U8 in Macroblocks</td> </tr> </table> <p>This field indicates the number of macroblocks in the slice, including skipped macroblocks.</p>	Format:	U8 in Macroblocks							
Format:	U8 in Macroblocks									
7	<p>Slice Concealment Override Bit</p> <p>This bit forces hardware to handle the current slice in Conceal or Deocde Mode. If this bit is set to one, VIN will force the current slice to do concealment or to decode from bitstream regardless if the slice boundary has errors or not.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td></td> <td>VIN will use driver-provided "Slice Concealment Type" regardless of valid slice boundary</td> </tr> <tr> <td>0h</td> <td></td> <td>Driver must program "Slice Concealment Type" to '0'. VIN will set "Slice Concealment Type" depending if the slice boundary has error or not</td> </tr> </tbody> </table>	Value	Name	Description	1h		VIN will use driver-provided "Slice Concealment Type" regardless of valid slice boundary	0h		Driver must program "Slice Concealment Type" to '0'. VIN will set "Slice Concealment Type" depending if the slice boundary has error or not
Value	Name	Description								
1h		VIN will use driver-provided "Slice Concealment Type" regardless of valid slice boundary								
0h		Driver must program "Slice Concealment Type" to '0'. VIN will set "Slice Concealment Type" depending if the slice boundary has error or not								
6	<p>Slice Concealment Type Bit</p> <p>This bit can be forced by driver ("Slice Concealment Override Bit") or set by VINunit depending on slice boundary errors.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td></td> <td>VMD will conceal all MBs of the slice regardless of bitstream. (If driver does not force the value of this bit, VIN will set this bit depending on slice boundary error. If the next slice position of the current slice is out-of-bound or the same or earlier than the current slice start position, VIN will set this bit for the next slice)</td> </tr> </tbody> </table>	Value	Name	Description	1h		VMD will conceal all MBs of the slice regardless of bitstream. (If driver does not force the value of this bit, VIN will set this bit depending on slice boundary error. If the next slice position of the current slice is out-of-bound or the same or earlier than the current slice start position, VIN will set this bit for the next slice)			
	Value	Name	Description							
1h		VMD will conceal all MBs of the slice regardless of bitstream. (If driver does not force the value of this bit, VIN will set this bit depending on slice boundary error. If the next slice position of the current slice is out-of-bound or the same or earlier than the current slice start position, VIN will set this bit for the next slice)								



MFD_MPEG2_BSD_OBJECT Inline Data Description

		0h		VMD will decode MBs from the bitstream until the bitstream is run-out. Then VMD will conceal the remaining MBs.
		Programming Notes		
		VIN can turn this bit from 0 to 1 internally if "Slice Concealment Disable Bit" is "0" and VIN detects slice boundary errors.		
	5	Last Pic Slice		
		This bit is added to support error concealment at the end of a picture.		
		Value	Name	Description
		1h		The current Slice is the last Slice of the entire picture
		0h		The current Slice is not the last Slice of current picture
	4	Reserved		
	3	Is Last MB		
		Value	Name	Description
		1h		The current MB is the last MB in the current Slice
		0h		The current MB is not the last MB in the current Slice
	2:0	First Macroblock Bit Offset		
		Format:	U3	
		This field provides the bit offset of the first macroblock in the first byte of the input bitstream.		
1	31:29	Reserved		
		Format:	MBZ	
	28:24	Quantizer Scale Code		
		Format:	U5	
		This field sets the quantizer scale code of the inverse quantizer. It remains in effect until changed by a decoded quantizer scale code in a macroblock. This field is decoded from the slice header by host software.		
	23:17	Reserved		
		Format:	MBZ	
	16:8	Next Slice Vertical Position		
		Format:	U9 in macroblocks	
		This field indicates the vertical position (in macroblock units) of the first macroblock in the next slice.		
		Programming Notes		
		This field is primarily used for error concealment. In the case that current slice is the last slice, this field should set to the height of the picture (field picture will be in height of field) (since y-direction is zero-based numbering).		



MFD_MPEG2_BSD_OBJECT Inline Data Description

	7:0	Next Slice Horizontal Position	
		Format:	U8 in macroblocks
		This field indicates the horizontal position (in macroblock units) of the first macroblock in the next slice.	
		Programming Notes	
		This field is primarily used for error concealment. In the case that current slice is the last slice, this field should set 0.	



MPEG2

MPEG2		
Project:	HSW	
Source:	VideoCS	
Size (in bits):	16	
Default Value:	0x00000000	
DWord	Bit	Description
0	15:6	Reserved
		Format: MBZ
	5	Missing EOB Error This flag indicates missing EOB SEs coded in the bit-stream. Missing EOBs are concealed to match CBP of the error MB.
	4	Inconsistent starting position Error - overlapping MBs This flag indicates two slices overlapping one another by one or more MBs. Duplicate MBs decoded off the second slice shall be discarded.
	3	Slice out-of-bound Error This flag indicates a slice is running beyond the width of the picture. Out-of-bound MBs shall be discarded.
	2	Premature frame end Error This flag indicates missing slices/MBs coded in the bit-stream of a frame. One or more MBs are concealed to reach end of picture.
	1	Inconsistent starting position Error - Missing MBs This flag indicates one or more MBs are being concealed due to inconsistent MB starting and ending positions between slices.
	0	MB Concealment Flag . Each pulse from this flag indicates one MB is concealed by hardware.



MsgDescpt31

MsgDescpt31					
Source:	EuIsa				
Size (in bits):	29				
Default Value:	0x00000000				
DWord	Bit	Description			
0	28:25	Message Length This field specifies the number of 256-bit MRF registers starting from <curr_dest> to be sent out on the request message payload. Valid value ranges from 1 to 15. A value of 0 is considered erroneous.			
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1-15</td><td>Number of MRF Registers</td></tr></tbody></table>	Value	Name	1-15
	Value	Name			
	1-15	Number of MRF Registers			
24:20	Response Length This field indicates the number of 256-bit registers expected in the message response. The valid value ranges from 0 to 16. A value 0 indicates that the request message does not expect any response. The largest response supported is 16 GRF registers.				
	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0-16</td><td>Number of Registers</td></tr></tbody></table>	Value	Name	0-16	Number of Registers
Value	Name				
0-16	Number of Registers				
19	Header Present Format: <table border="1"><tr><td>Enable</td></tr></table> If set, indicates that the message includes a header. Depending on the target shared function, this field may be restricted to either enabled or disabled. Refer to the specific shared function section for details.	Enable			
Enable					
18:0	Function Control This field is intended to control the target function unit. Refer to the section on the specific target function unit for details on the contents of this field.				



OM Replicated SIMD16 Render Target Data Payload

MDP_RTW_M16REP - OM Replicated SIMD16 Render Target Data Payload						
Project:	HSW					
Source:	PRM					
Size (in bits):	512					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	oMask <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> Slots [15:0] oMask	Project:	All	Format:	MDPR_OMASK
Project:	All					
Format:	MDPR_OMASK					
1.0-1.7	255:0	RGBA <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDPR_RGBA</td> </tr> </table> RGBA for all slots [15:0]	Project:	All	Format:	MDPR_RGBA
Project:	All					
Format:	MDPR_RGBA					



OM S0A SIMD16 Render Target Data Payload

MDP_RTW_MA16 - OM S0A SIMD16 Render Target Data Payload						
Project:	HSW					
Source:	PRM					
Size (in bits):	2816					
Default Value:	0x00000000, 0x00000000,					
DWord	Bit	Description				
0.0-0.7	255:0	Source 0 Alpha[7:0] <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Source 0 Alpha	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
1.0-1.7	255:0	Source 0 Alpha[15:8] <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [15:8] Source 0 Alpha	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
2.0-2.7	255:0	oMask <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> Slots [15:0] oMask	Project:	All	Format:	MDPR_OMASK
Project:	All					
Format:	MDPR_OMASK					
3.0-3.7	255:0	Red[7:0] <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> </table>	Project:	All		
Project:	All					



MDP_RTW_MA16 - OM S0A SIMD16 Render Target Data Payload

		Format:	MDP_DW_SIMD8
		Slots [7:0] Red	
4.0-4.7	255:0	Red[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Red	
5.0-5.7	255:0	Green[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Green	
6.0-6.7	255:0	Green[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Green	
7.0-7.7	255:0	Blue[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Blue	
8.0-8.7	255:0	Blue[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Blue	
9.0-9.7	255:0	Alpha[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Alpha	
10.0-10.7	255:0	Alpha[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Alpha	



OM S0A SIMD8 Render Target Data Payload

MDP_RTW_MA8 - OM S0A SIMD8 Render Target Data Payload						
Project:	HSW					
Source:	PRM					
Size (in bits):	1536					
Default Value:	0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	Source 0 Alpha <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Source 0 Alpha	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
1.0-1.7	255:0	oMask <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> Slots [7:0] oMask. Upper half ignored.	Project:	All	Format:	MDPR_OMASK
Project:	All					
Format:	MDPR_OMASK					
2.0-2.7	255:0	Red <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Red	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
3.0-3.7	255:0	Green <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Green	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
4.0-4.7	255:0	Blue <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table>	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					



MDP_RTW_MA8 - OM S0A SIMD8 Render Target Data Payload

		Slots [7:0] Blue	
5.0-5.7	255:0	Alpha	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Alpha	



OM SIMD16 Render Target Data Payload

MDP_RTW_M16 - OM SIMD16 Render Target Data Payload						
Project:	HSW					
Source:	PRM					
Size (in bits):	2304					
Default Value:	0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	oMask <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> Slots [15:0] oMask	Project:	All	Format:	MDPR_OMASK
Project:	All					
Format:	MDPR_OMASK					
1.0-1.7	255:0	Red[7:0] <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Red	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
2.0-2.7	255:0	Red[15:8] <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [15:8] Red	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
3.0-3.7	255:0	Green[7:0] <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Green	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					



MDP_RTW_M16 - OM SIMD16 Render Target Data Payload

4.0-4.7	255:0	Green[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Green	
5.0-5.7	255:0	Blue[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Blue	
6.0-6.7	255:0	Blue[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Blue	
7.0-7.7	255:0	Alpha[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Alpha	
8.0-8.7	255:0	Alpha[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Alpha	



OM SIMD8 Dual Source Render Target Data Payload

MDP_RTW_M8DS - OM SIMD8 Dual Source Render Target Data Payload						
Project:	HSW					
Source:	PRM					
Size (in bits):	2304					
Default Value:	0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	oMask <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MDPR_OMASK</td></tr></table> <p>oMask for slots [7:0] and [15:8]. Operation selects upper or lower half.</p>	Project:	All	Format:	MDPR_OMASK
Project:	All					
Format:	MDPR_OMASK					
1.0-1.7	255:0	Src0 Red <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MDP_DW_SIMD8</td></tr></table> <p>Slots[7:0] or [15:8] of Src0 Red</p>	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
2.0-2.7	255:0	Src0 Green <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MDP_DW_SIMD8</td></tr></table> <p>Slots[7:0] or [15:8] of Src0 Green</p>	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
3.0-3.7	255:0	Src0 Blue <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MDP_DW_SIMD8</td></tr></table> <p>Slots[7:0] or [15:8] of Src0 Blue</p>	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					



MDP_RTW_M8DS - OM SIMD8 Dual Source Render Target Data Payload

MDP_RTW_M8DS - OM SIMD8 Dual Source Render Target Data Payload						
4.0-4.7	255:0	Src0 Alpha <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src0 Alpha	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
5.0-5.7	255:0	Src1 Red <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src1 Red	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
6.0-6.7	255:0	Src1 Green <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src1 Green	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
7.0-7.7	255:0	Src1 Blue <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src1 Blue	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
8.0-8.7	255:0	Src1 Alpha <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src1 Alpha	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					



OM SIMD8 Render Target Data Payload

MDP_RTW_M8 - OM SIMD8 Render Target Data Payload						
Project:	HSW					
Source:	PRM					
Size (in bits):	1280					
Default Value:	0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	oMask <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> Slots [7:0] oMask. Upper half ignored.	Project:	All	Format:	MDPR_OMASK
Project:	All					
Format:	MDPR_OMASK					
1.0-1.7	255:0	Red <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Red	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
2.0-2.7	255:0	Green <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Green	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
3.0-3.7	255:0	Blue <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Blue	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
4.0-4.7	255:0	Alpha <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Alpha	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					



MDP_RTW_M8 - OM SIMD8 Render Target Data Payload		



PALETTE_ENTRY

PALETTE_ENTRY		
Project:	HSW	
Source:	RenderCS	
Size (in bits):	32	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:24	Palette Alpha[0:N-1] Format: U8 Alpha channel loaded into the Nth entry of the texture color palette.
	23:16	Palette Red[0:N-1] Format: U8 Alpha channel loaded into the Nth entry of the texture color palette.
	15:8	Palette Green[0:N-1] Format: U8 Alpha channel loaded into the Nth entry of the texture color palette.
	7:0	Palette Blue[0:N-1] Format: U8 Alpha channel loaded into the Nth entry of the texture color palette.



Power Management Interrupt Bit Definition

Power Management Interrupt Bit Definition		
Project:	HSW	
Source:	PRM	
Size (in bits):	32	
Default Value:	0x00000000	
The Power Management Interrupt Control Registers all share the same bit definitions from this table. The DE_IIR and GT_IIR and PM_IIR are ORed together to generate the Display interrupt.		
DWord	Bit	Description
0	31:26	Unused Int 31 26 These interrupts are currently unused.
	25	PCU Pcode2driver Mailbox Event
	24	PCU Thermal Event
	23:14	Unused Int 23 14 These interrupts are currently unused.
	13	VideoEnh MI FLUSH DW Notify
	12	VideoEnh Command Parser Master Error
	11	VideoEnh MMIO Sync Flush Status
	10	VideoEnh Command Parser User Interrupt
	9:7	Unused Int 9 7 These interrupts are currently unused.
	6	Render Frequency Downward Timeout During RC6
	5	RP UP Threshold
	4	RP DOWN Threshold
	3	Unused Int 3 These interrupts are currently unused.
	2	Render Geyserville UP Evaluation Interval
	1	Render Geyserville Down Evaluation Interval
	0	Unused Int 0 These interrupts are currently unused.



Power Management Interrupt Bit Definition

Power Management Interrupt Bit Definition		
Project:	HSW	
Source:	PRM	
Size (in bits):	32	
Default Value:	0x00000000	
<p>The Power Management Interrupt Control Registers all share the same bit definitions from this table. Power Management interrupt bits come to display through the PM interrupt message and are shared between GT and PCU.</p> <p>The DE_IIR and GT_IIR and PM_IIR are ORed together to generate the Display interrupt.</p>		
DWord	Bit	Description
0	31:26	Unused_Int_31_26 These interrupts are currently unused.
	25	PCU_Pcode2driver_Mailbox_Event This is a write of logic1 via PM interrupt message bit 25
	24	PCU_Thermal_Event This is a write of logic1 via PM interrupt message bit 24
	23:14	Unused_Int_23_14 These interrupts are currently unused.
	13	VideoEnh_MI_FLUSH_DW_Notify This is a write of logic1 via PM interrupt message bit 13
	12	VideoEnh_Command_Parser_Master_Error This is a write of logic1 via PM interrupt message bit 12
	11	VideoEnh_MMIO_Sync_Flush_Status This is a write of logic1 via PM interrupt message bit 11
	10	VideoEnh_Command_Parser_User_Interrupt This is a write of logic1 via PM interrupt message bit 10
	9:7	Unused_Int_9_7 These interrupts are currently unused.
	6	Render_Frequency_Downward_Timeout_During_RC6 This is a write of logic1 via PM interrupt message bit 6
	5	RP_UP_Threshold This is a write of logic1 via PM interrupt message bit 5
	4	RP_DOWN_Threshold This is a write of logic1 via PM interrupt message bit 4
	3	Unused_Int_3 These interrupts are currently unused.
2	Render_Geyserville_UP_Evaluation_Interval	



Power Management Interrupt Bit Definition

		This is a write of logic1 via PM interrupt message bit 2
1	Render_Geyserville_Down_Evaluation_Interval	This is a write of logic1 via PM interrupt message bit 1
0	Unused_Int_0	These interrupts are currently unused.



RENDER_SURFACE_STATE

DWord		Bit	Description																																								
RENDER_SURFACE_STATE																																											
Project:	HSW																																										
Source:	PRM																																										
Exists If:	//([MessageType] != 'Deinterlace') && ([MessageType] != 'Sample_8x8')																																										
Size (in bits):	256																																										
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000																																										
This is the normal surface state used by all messages that use SURFACE_STATE except those that use MEDIA_SURFACE_STATE.																																											
0	31:29	Surface Type <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>U3 Enumerated Type</td> </tr> </table> <p>This field defines the type of the surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>SURFTYPE_1D</td> <td>Defines a 1-dimensional map or array of maps</td> <td>All</td> </tr> <tr> <td>1h</td> <td>SURFTYPE_2D</td> <td>Defines a 2-dimensional map or array of maps.</td> <td>All</td> </tr> <tr> <td>2h</td> <td>SURFTYPE_3D</td> <td>Defines a 3-dimensional (volumetric) map.</td> <td>All</td> </tr> <tr> <td>3h</td> <td>SURFTYPE_CUBE</td> <td>Defines a cube map or array of cube maps.</td> <td>All</td> </tr> <tr> <td>4h</td> <td>SURFTYPE_BUFFER</td> <td>Defines an element in a buffer.</td> <td>All</td> </tr> <tr> <td>5h</td> <td>SURFTYPE_STRBUF</td> <td>Defines a structured buffer surface.</td> <td>All</td> </tr> <tr> <td>6h</td> <td>Reserved</td> <td></td> <td>All</td> </tr> <tr> <td>7h</td> <td>SURFTYPE_NULL</td> <td>Defines a null surface.</td> <td>All</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>A null surface is used in instances where an actual surface is not bound. When a write message is generated to a null surface, no actual surface is written to. When a read message (including any sampling engine message) is generated to a null surface, the result is all zeros. Note that a null surface type is allowed to be used with all messages, even if it is not specifically indicated as supported. All of the remaining fields in surface state are ignored for null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render Target View Extent fields must match the depth buffer's corresponding state for all render target surfaces, including null. All sampling engine and data port messages support null surfaces with the above behavior, even if not mentioned as specifically supported, except for the following: Data Port Media Block Read/Write messages. The Surface Type of a surface used as a render target (accessed via the Data Port's Render Target Write message) must be the same as the Surface Type of all other</p>		Project:	All	Format:	U3 Enumerated Type	Value	Name	Description	Project	0h	SURFTYPE_1D	Defines a 1-dimensional map or array of maps	All	1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps.	All	2h	SURFTYPE_3D	Defines a 3-dimensional (volumetric) map.	All	3h	SURFTYPE_CUBE	Defines a cube map or array of cube maps.	All	4h	SURFTYPE_BUFFER	Defines an element in a buffer.	All	5h	SURFTYPE_STRBUF	Defines a structured buffer surface.	All	6h	Reserved		All	7h	SURFTYPE_NULL	Defines a null surface.	All
Project:	All																																										
Format:	U3 Enumerated Type																																										
Value	Name	Description	Project																																								
0h	SURFTYPE_1D	Defines a 1-dimensional map or array of maps	All																																								
1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps.	All																																								
2h	SURFTYPE_3D	Defines a 3-dimensional (volumetric) map.	All																																								
3h	SURFTYPE_CUBE	Defines a cube map or array of cube maps.	All																																								
4h	SURFTYPE_BUFFER	Defines an element in a buffer.	All																																								
5h	SURFTYPE_STRBUF	Defines a structured buffer surface.	All																																								
6h	Reserved		All																																								
7h	SURFTYPE_NULL	Defines a null surface.	All																																								



RENDER_SURFACE_STATE

	render targets and of the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless either the depth buffer or render targets are SURFTYPE_NULL.		
28	Surface Array		
	Project:	All	
	Format:	Enable	
	This field, if enabled, indicates that the surface is an array.		
	If this field is enabled, the Surface Type must be SURFTYPE_1D, SURFTYPE_2D, or SURFTYPE_CUBE. If this field is disabled and Surface Type is SURFTYPE_1D, SURFTYPE_2D, or SURFTYPE_CUBE, the Depth field must be set to zero.		
27	Reserved		
	Project:	All	
	Format:	MBZ	
26:18	Surface Format		
	Project:	All	
	Format:	SURFACE_FORMAT	
	Specifies the format of the surface or element within this surface. Refer to the table in section 1.12.4.1.2 for the formats supported and their encodings.		
	Programming Notes		
	YUV (YCRCB) surfaces used as render targets can only be rendered to using 3DPRIM_RECTLIST with even X coordinates on all of its vertices, and the pixel shader cannot kill pixels. If Number of Multisamples is set to a value other than MULTISAMPLECOUNT_1, this field cannot be set to the following formats: any format with greater than 64 bits per element, if Number of Multisamples is MULTISAMPLECOUNT_8, any compressed texture format (BC*), and any YCRCB* format.		
	This field cannot be a YUV (YCRCB*) format if the Surface Type is SURFTYPE_BUFFER or SURFTYPE_STRBUF.		
17:16	Surface Vertical Alignment		
	Format:	U2 Enumerated Type	
	For Sampling Engine Uncompressed and Render Target Surfaces: This field specifies the vertical alignment requirement for the surface. Refer to the "Memory Data Formats" chapter for details on how this field changes the layout of the surface in memory. This field applies to surface formats other than compressed formats. For other surfaces this field is ignored.		
	Value	Name	Description
	0h	VALIGN_2	Vertical alignment factor j = 2
	1h	VALIGN_4	Vertical alignment factor j = 4
	2h-3h	Reserved	Reserved
	Programming Notes		Project



RENDER_SURFACE_STATE

		<p>This field is intended to be set to VALIGN_4 if the surface was rendered as a depth buffer, for a multisampled (4x) render target, or for a multisampled (8x) render target, since these surfaces support only alignment of 4. Use of VALIGN_4 for other surfaces is supported, but uses more memory. This field must be set to VALIGN_4 for all tiled Y Render Target surfaces.</p>		
		If Number of Multisamples is not MULTISAMPLECOUNT_1, this field must be set to VALIGN_4.	HSW	
15	Surface Horizontal Alignment			
	Project:	All		
	Format:	U1 Enumerated Type		
	<p>For Sampling Engine Uncompressed and Render Target Surfaces: This field specifies the horizontal alignment requirement for the surface. Refer to the "Memory Data Formats" chapter for details on how this field changes the layout of the surface in memory. This field applies to surface formats other than compressed formats. For other surfaces, this field is ignored.</p>			
	Value	Name	Description	Project
	0h	HALIGN_4	Horizontal alignment factor j = 4	All
	1h	HALIGN_8	Horizontal alignment factor j = 8	All
	Programming Notes			
	<p>This field is intended to be set to HALIGN_8 only if the surface was rendered as a depth buffer with Z16 format or a stencil buffer, since these surfaces support only alignment of 8. Use of HALIGN_8 for other surfaces is supported, but uses more memory.</p>			
	This field must be set to HALIGN_4 if the Surface Format is BC*.			
	This field must be set to HALIGN_8 if the Surface Format is FXT1.			
14	Tiled Surface			
	Project:	All		
	Format:	U1 Enumerated Type		
	This field specifies whether the surface is tiled.			
	Value	Name	Description	Project
	0h	FALSE	Linear surface	All
	1h	TRUE	Tiled surface	All
	Programming Notes			
	<p>Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled surfaces can only be mapped to Main Memory. The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this bit. If Surface Type is SURFTYPE_BUFFER, this field must be FALSE (because buffers are supported only in linear memory). If Surface Type is SURFTYPE_NULL, this field must be TRUE.</p>			
	If Number of Multisamples is not MULTISAMPLECOUNT_1, this field must be TRUE.			



RENDER_SURFACE_STATE

13	Tile Walk		
Project:		All	
Format:		U1 Enumerated Type	
<p>This field specifies the type of memory tiling (XMajor or YMajor) used to tile this surface. See Memory Interface Functions for details on memory tiling and restrictions.</p>			
Value	Name	Description	Project
0b	TILEWALK_XMAJOR	X major tiling.	All
1b	TILEWALK_YMAJOR	Y major tiling.	All
Programming Notes			
<p>Refer to Memory Data Formats for restrictions on TileWalk direction for the various buffer types. (Of particular interest is the fact that YMAJOR tiling is not supported for display/overlay buffers). The corresponding caches must be invalidated before a previously accessed surface is accessed again with an altered state of this bit. This field is ignored when the surface is linear.</p>			
12	Vertical Line Stride		
Project:		All	
Format:		U1 in lines to skip between logically adjacent lines	
<p>For 2D non-array surfaces accessed via the Sampling Engine or Data Port: Specifies the number of lines (0 or 1) to skip between logically adjacent lines and supports interleaved (field) surfaces as textures.</p> <p>For other surfaces, Vertical Line Stride must be zero.</p>			
Programming Notes			
<p>This bit must not be set if the surface format is a compressed type (BCn*).</p> <p>If this bit is set on a sampling engine surface, the mip mode filter must be set to MIPFILTER_NONE.</p>			
11	Vertical Line Stride Offset		
Project:		All	
Format:		U1 in lines of initial offset (when Vertical Line Stride == 1)	
<p>For 2D non-array Surfaces accessed via the Sampling Engine or Data Port: Specifies the offset of the initial line from the beginning of the buffer. Ignored when Vertical Line Stride is 0.</p> <p>For other surfaces, Vertical Line Stride Offset must be zero.</p>			
10	Surface Array Spacing		
Project:		All	
Format:		U1 Enumerated Type	
<p>For 1D Array, 2D Array, Cube, and 2D Multisampled Surfaces: This field specifies whether space is reserved between array slices for additional LODs beyond LOD 0. Refer to the "Memory Data Formats" chapter for details on how this field changes the QPitch equation used to determine spacing between array slices in memory. For other surfaces, this field is ignored.</p>			
Value	Name	Description	Project



RENDER_SURFACE_STATE

		0h	ARYSPC_FULL	Memory space between array slices is reserved for all possible LOD's.	All
		1h	ARYSPC_LOD0	Memory space is optimized for surfaces which contain only LOD 0.	All
Programming Notes					
If Multisampled Surface Storage Format is MSFMT_MSS and Number of Multisamples is <i>not</i> MULTISAMPLECOUNT_1, this field must be set to ARYSPC_LOD0.					
9	Reserved				
	Project:	All			
	Format:	MBZ			
8	Render Cache Read Write Mode				
	Project:	All			
	Format:	U1 Enumerated Type			
For Surfaces accessed via the Data Port to Render Cache: This field specifies the way Render Cache treats a write request. If clear, Render Cache allocates a write-only cache line for a write miss. If set, Render Cache allocates a read-write cache line for a write miss. For Surfaces accessed via the Sampling Engine or Data Port to Texture Cache or Data Cache: This field is reserved and MBZ.					
	Value	Name	Description		Project
	0h		Allocating write-only cache for a write miss		All
	1h		Allocating read-write cache for a write miss		All
Programming Notes					
This field is provided for performance optimization for Render Cache read/write accesses (from Gen4 EU's point of view).					
7:6	Media Boundary Pixel Mode				
	Project:	All			
	Format:	U2 Enumerated Type			
For 2D Non-Array Surfaces accessed via the Data Port Media Block Read Message: This field enables control of which rows are returned on vertical out-of-bounds reads using the Data Port Media Block Read Message. In the description below, frame mode refers to Vertical Line Stride = 0, field mode is Vertical Line Stride = 1 in which only the even or odd rows are addressable. The frame refers to the entire surface, while the field refers only to the even or odd rows within the surface. For other surfaces this field is reserved and MBZ.					
	Value	Name	Description		Project
	0h	NORMAL_MODE	the row returned on an out-of-bound access is the closest row in the frame or field. Rows from the opposite field are never returned.		All



RENDER_SURFACE_STATE

		1h	Reserved		All
		2h	PROGRESSIVE_FRAME	the row returned on an out-of-bound access is the closest row in the frame, even if in field mode.	All
		3h	INTERLACED_FRAME	In field mode, the row returned on an out-of-bound access is the closest row in the field. In frame mode, even out-of-bound rows return the nearest even row while odd out-of-bound rows return the nearest odd row.	All
	5:0	Cube Face Enables			
		Project:	All		
		Format:	U6 bit mask of enables		
		<p>For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: Bits 5:0 of this field enable the individual faces of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided. For other surfaces this field is reserved and MBZ.</p>			
		Value	Name		
		1xxxxxb	-X face		
		x1xxxxb	+X face		
		xx1xxxb	-Y face		
		xxx1xxb	+Y face		
		xxxx1xb	-Z face		
		xxxxx1b	+Z face		
		Programming Notes			
		<p>When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 111111b (all faces enabled). This field is ignored unless the Surface Type is SURFTYPE_CUBE.</p>			
1	31:0	Surface Base Address			
		Project:	All		
		Format:	GraphicsAddress[31:0]		
		Specifies the byte-aligned base address of the surface.			
		Programming Notes			
		<ul style="list-style-type: none"> For SURFTYPE_BUFFER render targets, this field specifies the base address of first element of the surface. The surface is interpreted as a simple array of that single element type. The address must be naturally-aligned to the element size (e.g., a buffer containing R32G32B32A32_FLOAT elements must be 16-byte aligned) 			



RENDER_SURFACE_STATE

- For SURFTYPE_BUFFER non-rendertarget surfaces, this field specifies the base address of the first element of the surface, computed in software by adding the surface base address to the byte offset of the element in the buffer.
- Mipmapped, cube and 3D sampling engine surfaces are stored in a "monolithic" (fixed) format, and only require a single address for the base texture.
- The Base Address for linear render target surfaces and surfaces accessed with the typed surface read/write data port messages must be element-size aligned, for non-YUV surface formats, or a multiple of 2 element-sizes for YUV surface formats. Other linear surfaces have no alignment requirements (byte alignment is sufficient).
- Linear depth buffer surface base addresses must be 64-byte aligned. Note that while render targets (color) can be SURFTYPE_BUFFER, depth buffers cannot.
- Tiled surface base addresses must be 4KB-aligned. Note that only the offsets from Surface Base Address are tiled, Surface Base Address itself is not transformed using the tiling algorithm.
- For tiled surfaces, the actual start of the surface can be offset from the Surface Base Address by the X Offset and Y Offset fields.
- Certain message types used to access surfaces have more stringent alignment requirements. Please refer to the specific message documentation for additional restrictions.

2

31:30	Reserved	
	Project:	All
	Format:	MBZ
29:16	Height	
	Project:	All
	Format:	U14
This field specifies the height of the surface. If the surface is MIP-mapped, this field contains the height of the base MIP level. For buffers, this field specifies a portion of the buffer size.		
	Value	Name Description
	0	SURFTYPE_1D: must be zero
	[0,16383]	SURFTYPE_2D: height of surface - 1 (y/v dimension)
	[0,2047]	SURFTYPE_3D: height of surface - 1 (y/v dimension)
	[0,16383]	SURFTYPE_CUBE: height of surface - 1 (y/v dimension)



RENDER_SURFACE_STATE

	[0,16383]		SURFTYPE_BUFFER/STRBUF: contains bits [20:7] of the number of entries in the buffer - 1
Programming Notes			
<p>For typed buffer and structured buffer surfaces, the number of entries in the buffer ranges from 1 to 2²⁷. For raw buffer surfaces, the number of entries in the buffer is the number of bytes which can range from 1 to 2³⁰. After subtracting one from the number of entries, software must place the fields of the resulting 27-bit value into the Height, Width, and Depth fields as indicated, right-justified in each field. Unused upper bits must be set to zero. If Vertical Line Stride is 1, this field indicates the height of the field, not the height of the frame. The Height of a render target must be the same as the Height of the other render targets and the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).</p> <p>If this surface in memory is accessed with Vertical Line Stride set to both 0 and 1, this field must be an even value when Vertical Line Stride is 0.</p> <p>If Media Pixel Boundary Mode is not set to NORMAL_MODE, this field must be an even value.</p> <p>If the surface is a stencil buffer, the height must be set to 1/2x the value true surface height, as the stencil buffer is stored with two rows interleaved. For details on the separate stencil buffer storage format in memory, see GPU Overview (vol1a), Memory Data Formats, Surface Layout, 2D Surfaces, Stencil Buffer Layout (section 8.20.4.8).</p> <p>If Surface Format is PLANAR*, this field must be a multiple of 4</p>			
Note:			Project
<p>Note: Render Target Write does not support more than 8190 number of elements for SURFTYPE_BUFFER.</p>			DevHSW:GT3:A0
15:14	Reserved		
	Project:	All	
	Format:	MBZ	
13:0	Width		
	Project:	All	
	Format:	U14-1	
<p>This field specifies the width of the surface. If the surface is MIP-mapped, this field specifies the width of the base MIP level. The width is specified in units of pixels or texels. For buffers, this field specifies a portion of the buffer size.</p> <p>For surfaces accessed with the Media Block Read/Write message, this field is in units of DWords except when used for IECP and the output surface format is NV12 (R16_UNORM), this field is in units of Words.</p>			
Value	Name	Description	



RENDER_SURFACE_STATE

		[0, 16383]		SURFTYPE_1D: width of surface - 1 (x/u dimension)
		[0, 16383]		SURFTYPE_2D: width of surface - 1 (x/u dimension)
		[0, 2047]		SURFTYPE_3D: width of surface - 1 (x/u dimension)
		[0, 16383]		SURFTYPE_CUBE: width of surface - 1 (x/u dimension)
		[0, 127]		SURFTYPE_BUFFER/STRBUF: contains bits [6:0] of the number of entries in the buffer - 1
		Programming Notes		
		<p>For surface types other than SURFTYPE_BUFFER or STRBUF The Width specified by this field must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). For cube maps, Width must be set equal to the Height. For MONO8 textures, Width must be a multiple of 32 texels. The Width of a render target must be the same as the Width of the other render target(s) and the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped). The Width of a render target with YUV surface format must be a multiple of 2. For SURFTYPE_BUFFER: The low two bits of this field must be 11 if the Surface Format is RAW (the size of the buffer must be a multiple of 4 bytes).</p> <p>If the surface is a stencil buffer, the width must be set to 2x the value true surface width, as the stencil buffer is stored with two rows interleaved. For details on the separate stencil buffer storage format in memory, see GPU Overview (vol1a), Memory Data Formats, Surface Layout, 2D Surfaces, Stencil Buffer Layout (section 8.20.4.8).</p> <p>If Surface Format is PLANAR*, this field must be a multiple of 4</p>		
3	31:21	Depth		
		Project:		All
		Format:		U11
		<p>This field specifies the total number of levels for a volume texture or the number of array elements allowed to be accessed starting at the Minimum Array Element for arrayed surfaces. If the volume texture is MIP-mapped, this field specifies the depth of the base MIP level. For buffers, this field specifies a portion of the buffer size.</p>		
		Value	Name	Description
		[0,2047]		SURFTYPE_1D: number of array elements - 1
		[0,2047]		SURFTYPE_2D: number of array elements - 1
		[0,2047]		SURFTYPE_3D: depth of surface - 1 (z/r dimension)
		[0,2047]		SURFTYPE_CUBE: number of array elements - 1 [see programming notes for range]
		[0,1023]		SURFTYPE_BUFFER: contains bits [30:21] of the number of entries in the buffer - 1 for Surface Format RAW.



RENDER_SURFACE_STATE

[0,63]		SURFTYPE_BUFFER: Contains bits [26:21] of the number of entries in the buffer - 1 for other surface formats.
[0,63]		SURFTYPE_STRBUF: contains bits [26:21] of the number of entries in the buffer - 1

Programming Notes

The Depth of a render target must be the same as the Depth of the other render target(s) and of the depth buffer (defined in 3DSTATE_DEPTH_BUFFER). For SURFTYPE_CUBE: For Sampling Engine Surfaces, the range of this field is [0,340], indicating the number of cube array elements (equal to the number of underlying 2D array elements divided by 6). For other surfaces, this field must be zero. For SURFTYPE_BUFFER: The range of this field is [0,63] unless the Surface Format is RAW and Surface Pitch is 1 byte.

For SURFTYPE_1D, 2D, and CUBE: The range of this field is reduced by one for each increase from zero of **Minimum Array Element**. For example, if **Minimum Array Element** is set to 1024 on a 2D surface, the range of this field is reduced to [0,1023].

20:18 Integer Surface Format

Project:		HSW
Format:		U3

This field indicates whether an integer format is used. It is used as a cache-line offset to border color table. See SAMPLER_BORDER_COLOR_STATE for details. Only two values are legal for this field as shown below.

For integer formats, there are different possible cases depending on the bits per channel and bits per texel of the surface format.

HW supports only 1 index for a given Sampler Border Color state and Sampler State. So, SW will have to program the table in **SAMPLER_BORDER_COLOR_STATE** at offsets DWORD16 to 19, as per the integer surface format type.

Value	Name	Description
000b		Not integer or default color on integer not required
001b		Integer format is used
[010b,111b]		Reserved

17:0 Surface Pitch

Project:		All
Format:		U18 pitch in (#Bytes - 1)

This field specifies the surface pitch in (#Bytes - 1). For surfaces of type SURFTYPE_BUFFER and SURFTYPE_STRBUF, this field indicates the size of the structure.

Value	Name	Description
[0,2047]		For surfaces of type SURFTYPE_BUFFER: representing [1B, 2048B]
[0,2047]		For surfaces of type SURFTYPE_STRBUF: representing [1B, 2048B]
[0,262143]		For other linear surfaces: representing [1B, 256KB]
[511,262143]		For X-tiled surface: representing [512B, 256KB] = [1 tile, 512 tiles]



RENDER_SURFACE_STATE

		[127,262143]		For Y-tiled surfaces: representing [128B, 256KB] = [1 tile, 2048 tiles]																				
Programming Notes																								
<p>For linear render target surfaces and surfaces accessed with the typed data port messages, the pitch must be a multiple of the element size for non-YUV surface formats. Pitch must be a multiple of 2 * element size for YUV surface formats. For linear surfaces with Surface Type of SURFTYPE_STRBUF, the pitch must be a multiple of 4 bytes. For other linear surfaces, the pitch can be any multiple of bytes. For tiled surfaces, the pitch must be a multiple of the tile width.</p> <p>If the surface is a stencil buffer, the pitch must be set to 2x the value computed based on width, as the stencil buffer is stored with two rows interleaved. For details on the separate stencil buffer storage format in memory, see GPU Overview (vol1a), Memory Data Formats, Surface Layout, 2D Surfaces, Stencil Buffer Layout (section 8.20.4.8).</p>																								
4	31	Reserved																						
		Project:	All																					
		Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'																					
		Format:	MBZ																					
		30:29	Render Target Rotation																					
		Project:	All																					
		Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'																					
		Format:	U2 Enumerated Type																					
<p>For Render Target Surfaces: This field specifies the rotation of this render target surface when being written to memory. For Other Surfaces: This field is ignored.</p>																								
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 45%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>RTROTATE_0DEG</td> <td>No rotation (0 degrees)</td> <td>All</td> </tr> <tr> <td>1h</td> <td>RTROTATE_90DEG</td> <td>Rotate by 90 degrees</td> <td>All</td> </tr> <tr> <td>2h</td> <td>Reserved</td> <td></td> <td>All</td> </tr> <tr> <td>3h</td> <td>RTROTATE_270DEG</td> <td>Rotate by 270 degrees</td> <td>All</td> </tr> </tbody> </table>					Value	Name	Description	Project	0h	RTROTATE_0DEG	No rotation (0 degrees)	All	1h	RTROTATE_90DEG	Rotate by 90 degrees	All	2h	Reserved		All	3h	RTROTATE_270DEG	Rotate by 270 degrees	All
Value	Name	Description	Project																					
0h	RTROTATE_0DEG	No rotation (0 degrees)	All																					
1h	RTROTATE_90DEG	Rotate by 90 degrees	All																					
2h	Reserved		All																					
3h	RTROTATE_270DEG	Rotate by 270 degrees	All																					
Programming Notes																								
<p>Rotation is not supported for render targets of any type other than simple, non-mip-mapped, non-array 2D surfaces. The surface must be using tiled with X major. Width and Height fields apply to the dimensions of the surface before rotation. For 90 and 270 degree rotated surfaces, the Height (rather than the Width) must be less than or equal to the Surface Pitch (specified in bytes). For 90 and 270 degree rotated surfaces, the actual Height and Width of the surface in pixels (not the field value which is decremented) must both be even. Rotation is supported only for surfaces with the following surface formats: B5G6R5_UNORM, B5G6R5_UNORM_SRGB, R8G8B8[A]X8_UNORM, R8G8B8[A]X8_UNORM_SRGB, B8G8R8[A]X8_UNORM, B8G8R8[A]X8_UNORM_SRGB, B10G10R10[A]X2_UNORM, B10G10R10A2_UNORM_SRGB, R10G10B10A2_UNORM, R10G10B10A2_UNORM_SRGB, R16G16B16A16_FLOAT, R16G16B16X16_FLOAT. Rotation is not supported for typed UAV messages</p>																								



RENDER_SURFACE_STATE

	31:27	Reserved			
		Project:	All		
		Exists If:	[Surface Type] == 'SURFTYPE_STRBUF'		
		Format:	MBZ		
	28:18	Minimum Array Element			
		Project:	All		
		Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'		
		Format:	U11		
		<p>For Sampling Engine, Render Target, and Typed 1D and 2D Surfaces: This field indicates the minimum array element that can be accessed as part of this surface. This field is added to the delivered array index before it is used to address the surface.</p> <p>For Render Target 3D Surfaces: This field indicates the minimum 'R' coordinate on the LOD currently being rendered to. This field is added to the delivered array index before it is used to address the surface.</p> <p>For Sampling Engine Cube Surfaces: This field indicates the minimum array element in the underlying 2D surface array that can be accessed as part of this surface (the cube array index is multiplied by 6 to compute this value, although this field is not restricted to only multiples of 6). This field is added to the delivered array index before it is used to address the surface.</p> <p>For Other Surfaces: This field must be set to zero.</p>			
		Value	Name	Description	
		[0,2047]		1D/2D/cube surfaces	
		[0,2047]		3D surfaces	
	17:7	Render Target View Extent			
		Project:	All		
		Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'		
		Format:	U11		
		<p>For Render Target 3D Surfaces: This field indicates the extent of the accessible 'R' coordinates minus 1 on the LOD currently being rendered to.</p> <p>For Render Target 1D and 2D Surfaces: This field must be set to the same value as the Depth field.</p> <p>For Other Surfaces: This field is ignored.</p>			
		Value	Name	Description	
		[0,2047]		to indicate extent of [1,2048]	
	6	Multisampled Surface Storage Format			
		Project:	All		
		Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'		
		Format:	U1 Enumerated Type		
		This field indicates the storage format of the multisampled surface.			
		Value	Name	Description	Project
		0h	MSFMT_MSS	Multisampled surface was/is rendered as a render target	All
		1h	MSFMT_DEPTH_STENCIL	Multisampled surface was rendered as a depth or	All



RENDER_SURFACE_STATE

		stencil buffer	
Programming Notes			
All multisampled render target surfaces must have this field set to MSFMT_MSSIF this field is MSFMT_DEPTH_STENCIL, the only sampling engine messages allowed are "ld2dms", "resinfo", and "sampleinfo".			
This field is ignored if Number of Multisamples is MULTISAMPLECOUNT_1			
Note	Description		Project
	If the surface's Number of Multisamples is MULTISAMPLECOUNT_8, Width is >= 8192 (meaning the actual surface width is >= 8193 pixels), this field must be set to MSFMT_MSS.		HSW
5:3	Number of Multisamples		
	Project:	All	
	Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'	
	Format:	U3 Enumerated Type	
This field indicates the number of multisamples on the surface.			
	Value	Name	Project
	0h	MULTISAMPLECOUNT_1	All
	1h	Reserved	All
	2h	MULTISAMPLECOUNT_4	All
	3h	MULTISAMPLECOUNT_8	All
	4h-7h	Reserved	All
Programming Notes			
If this field is any value other than MULTISAMPLECOUNT_1, the Surface Type must be SURFTYPE_2D			
This field must be set to MULTISAMPLECOUNT_1 unless the surface is a Sampling Engine surface or Render Target surface.			
This field must be set to MULTISAMPLECOUNT_1 for SINT MSRTs when all RT channels are not written			
If this field is any value other than MULTISAMPLECOUNT_1, Surface Min LOD, Mip Count / LOD, and Resource Min LOD must be set to zero			
26:0	Minimum Array Element		
	Project:	All	
	Exists If:	[Surface Type] == 'SURFTYPE_STRBUF'	
This field indicates the minimum array element that can be accessed as part of this surface. This field is added to the delivered array index before it is used to address the surface.			
	Value	Name	



RENDER_SURFACE_STATE

		[0,226]											
	2:0	Multisample Position Palette Index <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Project:</td> <td>HSW</td> </tr> <tr> <td>Exists If:</td> <td>[Surface Type] != 'SURFTYPE_STRBUF'</td> </tr> </table> <p>This field indicates the index into the sample position palette that the multisampled surface is using. This field is only used as a return value for the sampleinfo message, and is otherwise not used by hardware.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,7]</td> <td></td> </tr> </tbody> </table>		Project:	HSW	Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'	Value	Name	[0,7]			
Project:	HSW												
Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'												
Value	Name												
[0,7]													
5	31:25	X Offset <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>PixelFormat[8:2]</td> </tr> </table> <p>This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the surface. This field effectively loosens the alignment restrictions on the origin of tiled surfaces. Previously, tiled surface origin was (by definition) located at the base address, and thus needed to satisfy the 4KB base address alignment restriction. Now the origin can be specified at a finer (4-wide x 2-high pixel) resolution.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="width: 20%; text-align: center;">Name</th> <th style="width: 60%; text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,508]</td> <td></td> <td>in multiples of 4 (low 2 bits missing)</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>For linear surfaces, this field must be zero. For surfaces accessed with the Data Port Media Block Read/Write message, the pixel size is assumed to be 32 bits in width. For Surface Format with other than 8, 16, 32, 64, or 128 bits per pixel, this field must be zero. If Render Target Rotation is set to other than RTROTATE_0DEG, this field must be zero. If Surface Type is SURFTYPE_STRBUF, this field must be zero. This field must be zero if Surface Format is PLANAR*. For all other surfaces, Xoffset must be programmed such that (max X of the draw rectangle)+Xoffset < 16K (max surface width) For YUV422 surfaces, the pixel offset is in multiples of 2. Pixel offset specified in this case is PixelOffset[7:1]</p>		Project:	All	Format:	PixelFormat[8:2]	Value	Name	Description	[0,508]		in multiples of 4 (low 2 bits missing)
Project:	All												
Format:	PixelFormat[8:2]												
Value	Name	Description											
[0,508]		in multiples of 4 (low 2 bits missing)											
	24	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Project:	All	Format:	MBZ						
Project:	All												
Format:	MBZ												
	23:20	Y Offset <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>RowOffset[4:1]</td> </tr> </table> <p>This field specifies the vertical offset in rows from the Surface Base Address to the start of the surface. (See additional description in the X Offset field)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="width: 20%; text-align: center;">Name</th> <th style="width: 60%; text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td></td> <td></td> <td></td> </tr> </tbody> </table>		Project:	All	Format:	RowOffset[4:1]	Value	Name	Description			
Project:	All												
Format:	RowOffset[4:1]												
Value	Name	Description											



RENDER_SURFACE_STATE

		[0,30]		in multiples of 2 (low bit missing)
Programming Notes				
<p>For linear surfaces, this field must be zero. For render targets in which the Render Target Array Index is not zero, this field must be zero. For Surface Format with other than 8, 16, 32, 64, or 128 bits per pixel, this field must be zero. If Render Target Rotation is set to other than RTROTATE_0DEG, this field must be zero. For surfaces accessed in field mode (Vertical Line Stride = 1 or equivalent Media Block Read/Write message override), this field must be set to a multiple of 4. If Surface Type is SURFTYPE_STRBUF, this field must be zero. This field must be zero if Surface Format is PLANAR*. For all other surfaces, Yoffset must be programmed such that (Maximum Yof draw rectangle) + Yoffset < 16K (max surface height)</p>				
19:16	Surface Object Control State			
	Project:	All		
	Format:	MEMORY_OBJECT_CONTROL_STATE		
Specifies the memory object control state for this surface.				
15:8	Reserved			
	Project:	All		
	Format:	MBZ		
7:4	Surface Min LOD			
	Project:	All		
	Format:	U4 in LOD units		
<p>For Sampling Engine and Typed Surfaces: This field indicates the most detailed LOD that can be accessed as part of this surface. This field is added to the delivered LOD (sample_l, ld, or resinfo message types) before it is used to address the surface. For Other Surfaces: This field is ignored.</p>				
	Value	Name		
	[0,14]			
Programming Notes				
This field must be zero if the Surface Format is MONO8				
3:0	MIP Count / LOD			
	Project:	All		
	Format:	Sampling Engine and Typed Surfaces: U4 in (LOD units - 1) Render Target Surfaces: U4 in LOD units		
For Sampling Engine Surfaces:				
<p>This field indicates the number of MIP levels allowed to be accessed starting at Surface Min LOD, which must be less than or equal to the number of MIP levels actually stored in memory for this surface. For sample* messages, the mip map access is clamped to be between the mipmap specified by the integer bits of the Min LOD and the ceiling of the value specified here. For ld*</p>				



RENDER_SURFACE_STATE

messages, out-of-bounds behavior results for LODs outside of the range specified in this field.

For Render Target Surfaces:

This field defines the MIP level that is currently being rendered into. This is the absolute MIP level on the surface and is not relative to the Surface Min LOD field, which is ignored for render target surfaces.

For Other Surfaces:

This field is reserved : MBZ

Value	Name	Description	Project
[0,14]		Sampling Engine and Typed Surfaces: representing [1,15] MIP levels	
[0,14]		Render Target Surfaces: representing LOD	
0		Other Surfaces	
0h	Disable		All
1h	Enable		All

Programming Notes

The LOD of a render target must be the same as the LOD of the other render target(s) and of the depth buffer (defined in 3DSTATE_DEPTH_BUFFER).

For render targets with YUV surface formats, the LOD must be zero.

It is not legal to have more than one 1x1 mipmap. Software must ensure that MIP Count is set to end on the first 1x1 mipmap (or before).

6

31:30

Reserved: MBZ

Project:	All
Exists If:	[Surface Format] == 'PLANAR'
Format:	MBZ

29:16

X Offset for UV Plane

Exists If:	[Surface Format] == 'PLANAR'
Format:	U14 Row Offset

This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the interleaved UV plane. This field is only used for PLANAR surface formats.

Programming Notes

This field must indicate an even number of pixels.

15:14

Reserved

Project:	All
Exists If:	[Surface Format] == 'PLANAR'
Format:	MBZ



RENDER_SURFACE_STATE

31:12	<p>MCS Base Address</p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Exists If:</td> <td>(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Enabled'))</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>Specifies the 4kbyte-aligned base address of the MCS surface associated with the MSS surface specified in other 32 fields.</p> <table border="1"> <tr> <th colspan="3" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="3">The MCS surface must be stored as Tile Y.</td> </tr> <tr> <td colspan="3">The MCS surface shares Height, Width, Depth, Surface Min LOD, MIP Count / LOD, Surface Object Control State, Surface Array Spacing, and Minimum Array Element with the primary surface.</td> </tr> </table>	Project:	All	Exists If:	(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Enabled'))	Format:	GraphicsAddress[31:12]	Programming Notes			The MCS surface must be stored as Tile Y.			The MCS surface shares Height, Width, Depth, Surface Min LOD, MIP Count / LOD, Surface Object Control State, Surface Array Spacing, and Minimum Array Element with the primary surface.		
Project:	All															
Exists If:	(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Enabled'))															
Format:	GraphicsAddress[31:12]															
Programming Notes																
The MCS surface must be stored as Tile Y.																
The MCS surface shares Height, Width, Depth, Surface Min LOD, MIP Count / LOD, Surface Object Control State, Surface Array Spacing, and Minimum Array Element with the primary surface.																
31:6	<p>Append Counter Address</p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Exists If:</td> <td>(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Disabled'))</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Specifies the 64byte-aligned base address of the Append counter associated with this surface specified in other SURFACE_STATE fields.</p>	Project:	All	Exists If:	(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Disabled'))	Format:	GraphicsAddress[31:6]									
Project:	All															
Exists If:	(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Disabled'))															
Format:	GraphicsAddress[31:6]															
11:3	<p>MCS Surface Pitch</p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Exists If:</td> <td>(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Enabled'))</td> </tr> <tr> <td>Format:</td> <td>U9-1 pitch in #Tiles</td> </tr> </table> <p>This field specifies the MCS surface pitch in (#Tiles - 1).</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,511]</td> <td></td> <td>representing [1 tile, 512 tiles]</td> </tr> </tbody> </table>	Project:	All	Exists If:	(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Enabled'))	Format:	U9-1 pitch in #Tiles	Value	Name	Description	[0,511]		representing [1 tile, 512 tiles]			
Project:	All															
Exists If:	(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Enabled'))															
Format:	U9-1 pitch in #Tiles															
Value	Name	Description														
[0,511]		representing [1 tile, 512 tiles]														
5:2	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Exists If:</td> <td>(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Disabled'))</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Exists If:	(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Disabled'))	Format:	MBZ									
Project:	All															
Exists If:	(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Disabled'))															
Format:	MBZ															
2:1	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Exists If:</td> <td>(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Enabled'))</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Exists If:	(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Enabled'))	Format:	MBZ									
Project:	All															
Exists If:	(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Enabled'))															
Format:	MBZ															
1	<p>Append Counter Enable</p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Exists If:</td> <td>(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Disabled'))</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Project:	All	Exists If:	(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Disabled'))	Format:	Enable									
Project:	All															
Exists If:	(([Surface Format] != 'PLANAR') AND ([MCS Enable] == 'Disabled'))															
Format:	Enable															



RENDER_SURFACE_STATE

		Enables the use of the Append Counter with this surface. If disabled, all other Append counter fields are ignored.	
	13:0	Y Offset for UV Plane	
		Exists If:	[Surface Format] == 'PLANAR'
		Format:	14 Row Offset
		This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the interleaved UV plane. This field is only used for PLANAR surface formats.	
		Programming Notes	
		This field must indicate an even number (bit 0 = 0).	
	0	MCS Enable	
		Project:	All
		Exists If:	[Surface Format] != 'PLANAR'
		Format:	Enable
		Enables the use of the MCS with this surface. If disabled, all other MCS fields are ignored. For Render Target and Sampling Engine Surfaces: If the surface is multisampled (Number of Multisamples any value other than MULTISAMPLECOUNT_1), this field must be enabled. For Other Surfaces: This field and the other MCS fields are ignored.	
		Programming Notes	
		When accessing a multisampled surface using the sampling engine, the MCS surface is read in a separate pass and is considered by hardware to be an independent surface. This same bitfield is used when MCS is enabled; also when disabled.	
		Note	Description
			Project
			If this field is disabled and the sampling engine <i>ld_mcs</i> message is issued on this surface, the MCS surface may be accessed. Software must ensure that the surface is defined to avoid GTT errors. This same bitfield is used when MCS is enabled; also when disabled. This field must be set to 0 for all SINT MSRTs when all RT channels are not written
7	31:28	Reserved	
		Project:	DevHSW+
		Format:	MBZ
	27:25	Shader Channel Select R	
		Project:	DevHSW+
		Format:	U3 Enumerated Type
		Specifies which surface channel is read or written in the R shader channel.	
		Value	Name
		Description	
		0	SCS_ZERO
		1	SCS_ONE
			Shader channel is set to 1.0



RENDER_SURFACE_STATE

2	Reserved	reserved
3	Reserved	reserved
4	SCS_RED	Shader channel is set to surface red channel
5	SCS_GREEN	Shader channel is set to surface green channel
6	SCS_BLUE	Shader channel is set to surface blue channel
7	SCS_ALPHA	Shader channel is set to surface alpha channel

Programming Notes

The Shader channel selects also define which shader channels are written to which surface channel. If the Shader channel select is SCS_ZERO or SCS_ONE then it is not written to the surface. If the shader channel select is SCS_RED it is written to the surface red channel and so on. If more than one shader channel select is set to the same surface channel only the first shader channel in RGBA order will be written. Each shader channel select must be set to the same surface channel (R = SCS_RED, G = SCS_GREEN, B = SCS_BLUE, A = SCS_ALPHA) if the surface is accessed via the sampler's `sample_unorm*` or `sample_8x8` messages.

The Shader Channel Select fields do not affect the following sampling engine message types: `resinfo`, `sampleinfo`, `LOD`, and `ld_mcs`. These messages behave as if each Shader Channel Select is set to the same color surface channel.

For the sampling engine `gather4*` messages, the Gather4 Source Channel Select field in the message header defines which channel's Shader Channel Select is used to select the surface channel to be sampled. Other Shader Channel Select fields are ignored.

For the sampling engine `sample*_c` and `gather4*_c` messages, the compare operation always occurs on the red channel from the surface regardless of the setting of the Shader Channel Select fields.

For normal behavior, each Shader Channel Select should be set to the value indicating that same channel (i.e. Shader Channel Select Red is set to SCS_RED, Green set to SCS_GREEN, etc.)

Note:

Note: `gather4*_c` compare component will not be red when Shader Channel Select is not one to one mapping

24:22	Shader Channel Select G	
	Project:	DevHSW+
21:19	Shader Channel Select B	
	Project:	DevHSW+
18:16	Shader Channel Select A	
	Project:	DevHSW+
15:12	Reserved	
	Format:	MBZ
11:0	Resource Min LOD	



RENDER_SURFACE_STATE

Format:	U4.8 in LOD units
For Sampling Engine Surfaces: This field indicates the most detailed LOD that is present in the resource underlying the surface. Refer to the "LOD Computation Pseudocode" section for the use of this field. For Other Surfaces: This field is ignored.	
Value	Name
[0,14]	
Programming Notes	
This field must be zero if the Surface Format is MONO8	
This field must be zero if the ChromaKey Enable is enabled in the associated sampler.	



Replicated SIMD16 Render Target Data Payload

MDP_RTW_16REP - Replicated SIMD16 Render Target Data Payload						
Project:	HSW					
Source:	PRM					
Size (in bits):	256					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	RGBA <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MDPR_RGBA</td></tr></table> RGBA for all slots [15:0]	Project:	All	Format:	MDPR_RGBA
Project:	All					
Format:	MDPR_RGBA					



RoundingPrecisionTable_3_Bits

RoundingPrecisionTable_3_Bits																				
Project:	HSW																			
Source:	PRM																			
Size (in bits):	3																			
Default Value:	0x00000000																			
DWord	Bit	Description																		
0	2:0	Rounding Precision Format: U3 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>+1/16</td> </tr> <tr> <td>001b</td> <td>+2/16</td> </tr> <tr> <td>010b</td> <td>+3/16</td> </tr> <tr> <td>011b</td> <td>+4/16</td> </tr> <tr> <td>100b</td> <td>+5/16</td> </tr> <tr> <td>101b</td> <td>+6/16</td> </tr> <tr> <td>110b</td> <td>+7/16</td> </tr> <tr> <td>111b</td> <td>+8/16</td> </tr> </tbody> </table>	Value	Name	000b	+1/16	001b	+2/16	010b	+3/16	011b	+4/16	100b	+5/16	101b	+6/16	110b	+7/16	111b	+8/16
Value	Name																			
000b	+1/16																			
001b	+2/16																			
010b	+3/16																			
011b	+4/16																			
100b	+5/16																			
101b	+6/16																			
110b	+7/16																			
111b	+8/16																			



MDP_RTW_A16 - S0A SIMD16 Render Target Data Payload

		Slots [15:8] Red				
4.0-4.7	255:0	Green[7:0] <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Green	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
5.0-5.7	255:0	Green[15:8] <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [15:8] Green	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
6.0-6.7	255:0	Blue[7:0] <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Blue	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
7.0-7.7	255:0	Blue[15:8] <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [15:8] Blue	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
8.0-8.7	255:0	Alpha[7:0] <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Alpha	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
9.0-9.7	255:0	Alpha[15:8] <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [15:8] Alpha	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					



MDP_RTW_A8 - S0A SIMD8 Render Target Data Payload		



SAMPLER_8x8_STATE

SAMPLER_8x8_STATE					
Project:	HSW				
Source:	PRM				
Exists If:	//MessageType == 'Sample_8x8'				
Size (in bits):	4416				
Default Value:	0x00000000, 0x00000000				
The 8x8 coefficients and other state used by the sample_8x8 message are stored as indirect state, pointed to by a field in SAMPLER_STATE. There are four different tables loaded using this structure (0X, 0Y, 1X, and 1Y). Each table is stored as an array of 17 elements, each with either 4 or 8 coefficients.					
DWord	Bit	Description			
0	31:24	Table 0X Filter Coefficient[0,3]			
		Format: S1.6 In 2's complement format			
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 70%; text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td>Range: [-2.0, +2.0)</td> <td style="text-align: center;">HSW</td> </tr> </tbody> </table>	Description	Project	Range: [-2.0, +2.0)
	Description	Project			
Range: [-2.0, +2.0)	HSW				
23:16	Table 0X Filter Coefficient[0,2]				
	Format: S1.6 In 2's complement format				



SAMPLER_8x8_STATE

		Range: [-1, +1)	
	15:8	Table 0X Filter Coefficient[0,1]	
		Format:	S1.6 In 2's complement format
		Range = [-2 ⁻¹ , +2 ⁻¹)	
		Programming Notes	
		Must be zero if the format is R10G10B10A2_UNORM or R8G8B8A8_UNORM.	
	7:0	Table 0X Filter Coefficient[0,0]	
		Format:	S1.6 In 2's complement format
		Range = [-2 ⁻² , +2 ⁻²)	
		Programming Notes	
		Must be zero if the format is R10G10B10A2_UNORM or R8G8B8A8_UNORM	
1	31:24	Table 0X Filter Coefficient[0,7]	
		Format:	S1.6 In 2's complement format
		Range = [-2 ⁻² , +2 ⁻²)	
	23:16	Table 0X Filter Coefficient[0,6]	
		Format:	S1.6 In 2's complement format
		Range = [-2 ⁻¹ , +2 ⁻¹)	
	15:8	Table 0X Filter Coefficient[0,5]	
		Format:	S1.6 In 2's complement format
		Range: [-1, +1)	
	7:0	Table 0X Filter Coefficient[0,4]	
		Format:	S1.6 In 2's complement format
		Description	
		Project	
		Range: [-2.0, +2.0)	HSW
2..3	31:24	Table 0Y Filter Coefficient[0,7]	
		Format:	S1.6 In 2's complement format
		Range = [-2 ⁻² , +2 ⁻²)	
	23:16	Table 0Y Filter Coefficient[0,6]	
		Format:	S1.6 In 2's complement format
		Range = [-2 ⁻¹ , +2 ⁻¹)	
	15:8	Table 0Y Filter Coefficient[0,5]	



SAMPLER_8x8_STATE

		Format: S1.6 In 2's complement format Range: [-1, +1)						
	7:0	Table 0Y Filter Coefficient[0,4] Format: S1.6 In 2's complement format <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 70%;">Description</th> <th style="width: 30%;">Project</th> </tr> </thead> <tbody> <tr> <td>Range: [-2.0, +2.0)</td> <td>HSW</td> </tr> </tbody> </table>	Description	Project	Range: [-2.0, +2.0)	HSW		
Description	Project							
Range: [-2.0, +2.0)	HSW							
4	31:24	Table 1X Filter Coefficient[0,3] Format: S1.6 In 2's complement format Range: [0.0, +2.0)						
	23:16	Table 1X Filter Coefficient[0,2] Format: S1.6 In 2's complement format Range: [-1, +1)						
	15	Adaptive Filter for all channels Only to be enabled if 8-tap Adaptive filter mode is on. Else it should be disabled. <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 85%;">Name</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Enable adaptive filter on UV/RB channels</td> </tr> <tr> <td>0</td> <td>Disable adaptive filter on UV/RB channels</td> </tr> </tbody> </table>	Value	Name	1	Enable adaptive filter on UV/RB channels	0	Disable adaptive filter on UV/RB channels
	Value	Name						
	1	Enable adaptive filter on UV/RB channels						
0	Disable adaptive filter on UV/RB channels							
14	Enable RGB Adaptive for RGB input only : This should be always set to 0 for YUV input and can be enabled/disabled for RGB input. This should be enabled only if we enable 8-tap adaptive filter for RGB input <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 85%;">Name</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Enable the RGB Adaptive filter using the equation $(Y=(R+2G+B)>>2)$</td> </tr> <tr> <td>0</td> <td>Disable the RGB Adaptive equation and use G-Ch directly for adaptive filter</td> </tr> </tbody> </table>	Value	Name	1	Enable the RGB Adaptive filter using the equation $(Y=(R+2G+B)>>2)$	0	Disable the RGB Adaptive equation and use G-Ch directly for adaptive filter	
Value	Name							
1	Enable the RGB Adaptive filter using the equation $(Y=(R+2G+B)>>2)$							
0	Disable the RGB Adaptive equation and use G-Ch directly for adaptive filter							
13:0	Reserved Format: MBZ							
5	31:16	Reserved Format: MBZ						
	15:8	Table 1X Filter Coefficient[0,5] Format: S1.6 In 2's complement format Range: [-1, +1)						
	7:0	Table 1X Filter Coefficient[0,4] Format: S1.6 In 2's complement format Range: [0.0, +2.0)						



SAMPLER_8x8_STATE

SAMPLER_8x8_STATE								
6..7	31:16	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
	Format:	MBZ						
	15:8	Table 1Y Filter Coefficient[0,5] <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>S1.6 In 2's complement format</td> </tr> </table> Range: [-1, +1)	Format:	S1.6 In 2's complement format				
Format:	S1.6 In 2's complement format							
7:0	Table 1Y Filter Coefficient[0,4] <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>S1.6 In 2's complement format</td> </tr> </table> Range: [0.0, +2.0)	Format:	S1.6 In 2's complement format					
Format:	S1.6 In 2's complement format							
8..15	31:0	Filter Coefficient[1,7:0]						
16..23	31:0	Filter Coefficient[2,7:0]						
24..31	31:0	Filter Coefficient[3,7:0]						
32..39	31:0	Filter Coefficient[4,7:0]						
40..47	31:0	Filter Coefficient[5,7:0]						
48..55	31:0	Filter Coefficient[6,7:0]						
56..63	31:0	Filter Coefficient[7,7:0]						
64..71	31:0	Filter Coefficient[8,7:0]						
72..79	31:0	Filter Coefficient[9,7:0]						
80..87	31:0	Filter Coefficient[10,7:0]						
88..95	31:0	Filter Coefficient[11,7:0]						
96..103	31:0	Filter Coefficient[12,7:0]						
104..111	31:0	Filter Coefficient[13,7:0]						
112..119	31:0	Filter Coefficient[14,7:0]						
120..127	31:0	Filter Coefficient[15,7:0]						
128..135	31:0	Filter Coefficient[16,7:0]						
136	31:24	Default Sharpness Level <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td>U8</td> </tr> </table> When adaptive scaling is off, determines the balance between sharp and smooth scalars.	Format:	U8				
		Format:	U8					
		<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Contribute 1 from the smooth scalar</td> </tr> <tr> <td>255</td> <td>Contribute 1 from the sharp scalar</td> </tr> </tbody> </table>	Value	Name	0	Contribute 1 from the smooth scalar	255	Contribute 1 from the sharp scalar
		Value	Name					
0	Contribute 1 from the smooth scalar							
255	Contribute 1 from the sharp scalar							
23:16	Max Derivative 4 Pixels <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td>U8</td> </tr> </table> Used in adaptive filtering to specify the lower boundary of the smooth 8 pixel area.	Format:	U8					
Format:	U8							



SAMPLER_8x8_STATE

	15:8	Max Derivative 8 Pixels	Format: U8	Used in adaptive filtering to specify the lower boundary of the smooth 8 pixel area.						
	7	Reserved	Format: MBZ							
	6:4	Transition Area with 4 Pixels	Format: U3	Used in adaptive filtering to specify the width of the transition area for the 4 pixel calculation.						
	3	Reserved	Format: MBZ							
	2:0	Transition Area with 8 Pixels	Format: U3	Used in adaptive filtering to specify the width of the transition area for the 8 pixel calculation.						
137	31:23	Reserved	Format: MBZ							
	22	Bypass X Adaptive Filtering	Format: Disable	When disabled, the X direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.						
			<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Disable X adaptive filtering</td> </tr> <tr> <td>0</td> <td>Enable X adaptive filtering</td> </tr> </tbody> </table>	Value	Name	1	Disable X adaptive filtering	0	Enable X adaptive filtering	
	Value	Name								
1	Disable X adaptive filtering									
0	Enable X adaptive filtering									
21	Bypass Y Adaptive Filtering	Format: Disable	When disabled, the Y direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Disable X adaptive filtering</td> </tr> <tr> <td>0</td> <td>Enable X adaptive filtering</td> </tr> </tbody> </table>	Value	Name	1	Disable X adaptive filtering	0	Enable X adaptive filtering		
Value	Name									
1	Disable X adaptive filtering									
0	Enable X adaptive filtering									
	20:2	Reserved	Format: MBZ							
	1	Adaptive Filter for All Channels	Project: DevHSW+							



SAMPLER_8x8_STATE

		Format:	U1
		Enable (1) or disable (0) the adaptive filter on UV/RB channels.	
	0	RGB Adaptive	
		Project:	DevHSW+
		Format:	U1
		Value	Name
		0	Disable the RGB Adaptive equation and use G-Ch directly for the adaptive filter.
		1	Enable the RGB Adaptive filter using the equation $Y=(R+2G+B)>>2$



SAMPLER_BORDER_COLOR_STATE

SAMPLER_BORDER_COLOR_STATE						
Project:	HSW					
Source:	PRM					
Size (in bits):	640					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
<p>This structure is pointed to by a field in SAMPLER_STATE. The interpretation of the border color depends on the Texture Border Color Mode field in SAMPLER_STATE as follows: In DX9 mode, the border color is 8-bit UNORM format, regardless of the surface format chosen. For surface formats with one or more channels missing (i.e. R5G6R5_UNORM is missing the alpha channel), the value from the border color, if selected, will be used even for the missing channels. In DX10/OpenGL mode, the format of the border color is R32G32B32A32_FLOAT, regardless of the surface format chosen. For surface formats with one or more channels missing, the value from the border color is not used for the missing channels, resulting in these channels resulting in the overall default value (0 for colors and 1 for alpha) regardless of whether border color is chosen. The surface formats with "L" and "I" have special behavior with respect to the border color. The border color value used for the replicated channels (RGB for "L" formats and RGBA for "I" formats) comes from the red channel of border color. In these cases, the green and blue channels, and also alpha for "I", of the border color are ignored. The format of this state depends on the Texture Border Color Mode field.</p>						
Programming Notes						
<ul style="list-style-type: none"> DX9 mode is not supported for surfaces with more than 16 bits in any channel, other than 32-bit float formats which are supported. The conditions under which this color is used depend on the Surface Type - 1D/2D/3D surfaces use the border color when the coordinates extend beyond the surface extent; cube surfaces use the border color for "empty" (disabled) faces. The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the state cache does not need to be invalidated. MAPFILTER_MONO: The border color is ignored. Border color is fixed at a value of 0 by hardware. 						
DWord	Bit	Description				
0	31:24	Border Color Alpha <table border="1" style="width: 100%;"> <tr> <td style="width: 10%;">Exists If:</td> <td>Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'</td> </tr> <tr> <td>Format:</td> <td>UNORM8</td> </tr> </table> Texture Border Color Mode = DX9	Exists If:	Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'	Format:	UNORM8
Exists If:	Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'					
Format:	UNORM8					



SAMPLER_BORDER_COLOR_STATE

	23:16	Border Color Blue	
		Exists If:	Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'
		Format:	UNORM8
		Texture Border Color Mode = DX9	
	15:8	Border Color Green	
		Exists If:	Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'
		Format:	UNORM8
		Texture Border Color Mode = DX9	
	31:0	Border Color Red - (DX10/OGL)	
		Exists If:	Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/OGL'
		Format:	IEEE_FP
		Texture Border Color Mode = DX10/OGL	
	7:0	Border Color Red - (DX9)	
		Exists If:	Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'
		Format:	UNORM8
		Texture Border Color Mode = DX9	
1	31:0	Border Color Green	
		Format:	IEEE_FP
		Texture Border Color Mode = DX10/OGL	
2	31:0	Border Color Blue	
		Format:	IEEE_FP
		Texture Border Color Mode = DX10/OGL	
3	31:0	Border Color Alpha	
		Format:	IEEE_FP
		Texture Border Color Mode = DX10/OGL	
4..15 Project: DevHSW	31:0	Reserved	
		Project:	HSW
		Format:	MBZ
16..19 Project: DevHSW	127:0	Border Color	
		Project:	HSW
		Exists If:	((Structure[RENDER_SURFACE_STATE][Integer Surface Format] == 1) AND (Structure[RENDER_SURFACE_STATE][Surface Format] ==



SAMPLER_BORDER_COLOR_STATE

		<p>'R32G32B32A32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32B32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32B32A32_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32B32_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32_SINT'))</p> <p>Format: Border Color ui32/si32 (integer unclamp)</p>
127:0	Border Color	<p>Project: HSW</p> <p>Exists If: ((Structure[RENDER_SURFACE_STATE][Integer Surface Format] == 1) AND (Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_SINT'))</p> <p>Format: Border Color clamp to uint16/sint16</p>
127:0	Border Color	<p>Project: HSW</p> <p>Exists If: ((Structure[RENDER_SURFACE_STATE][Integer Surface Format] == 1) AND (Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'))</p> <p>Format: Border Color clamp to uint8/sint8</p>
127:0	Reserved	



SAMPLER_BORDER_COLOR_STATE

		Project:	HSW
		Exists If:	Structure[RENDER_SURFACE_STATE][Integer Surface Format] == 0
		Format:	MBZ



SAMPLER_STATE

SAMPLER_STATE										
Project:	HSW									
Source:	PRM									
Exists If:	//(MessageType != 'Deinterlace') && (MessageType != 'Sample_8x8')									
Size (in bits):	128									
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000									
<p>This is the normal sampler state used by all messages that use SAMPLER_STATE except sample_8x8 and deinterlace. The sampler state is stored as an array of up to 16 elements, each of which contains the dwords described here. The start of each element is spaced 4 dwords apart. The first element of the sampler state array is aligned to a 32-byte boundary.</p>										
DWord	Bit	Description								
0	31	Sampler Disable <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>Disable</td> </tr> </table> <p>This field allows the sampler to be disabled. If disabled, all output channels will return 0.</p>	Project:	All	Format:	Disable				
		Project:	All							
		Format:	Disable							
30	Reserved <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ					
	Project:	HSW								
Format:	MBZ									
29	Texture Border Color Mode <p>For some surface formats, the 32 bit border color is decoded differently based on the border color mode. In addition, the default value of channels not included in the surface may be affected by this field. Refer to the "Sampler Output Channel Mapping" table for the values of these channels, and for surface formats that may only support one of these modes. Also refer to the definition of SAMPLER_BORDER_COLOR_STATE for more details on the behavior of the two modes defined by this field.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>DX10/OGL</td> <td>DX10/OGL mode for interpreting the border color</td> </tr> <tr> <td>1h</td> <td>DX9</td> <td>DX9 and earlier mode for interpreting the border color</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>This field is required to be the same for every message over a period of time. A flush of the sampler cache must occur before a message with the opposite state of this field is delivered.</p> <p>This field must be set to DX9 mode when used with surfaces that have Surface Format P4A4_UNORM or A4P4_UNORM.</p> <p>This field must be set to DX10/OGL mode when used with surfaces that have Surface Format</p>	Value	Name	Description	0h	DX10/OGL	DX10/OGL mode for interpreting the border color	1h	DX9	DX9 and earlier mode for interpreting the border color
Value	Name	Description								
0h	DX10/OGL	DX10/OGL mode for interpreting the border color								
1h	DX9	DX9 and earlier mode for interpreting the border color								



SAMPLER_STATE

		YCRCB_SWAPUV or YCRCB_SWAPY.			
		This field must be set to DX10/OpenGL mode if Surface Format for the associated surface is UINT OR SINT.			
		This field must be set to DX10/OpenGL mode if REDUCTION_MINIMUM or REDUCTION_MAXIMUM or message type is sample_min or sample_max.			
		This field must be set to DX10/OpenGL mode if either Min or Mag Mode Filter is set to MAPFILTER_FLEXIBLE.			
28	LOD PreClamp Enable	Project:	HSW		
		Format:	U1 Enumerated Type		
		When enabled, the computed LOD is clamped to [max,min] mip level before the mag-vs-min determination is performed. This is how the OpenGL API currently performs min/mag determination, and therefore it is expected that an OpenGL driver would need to set this bit.			
		Value	Name	Description	
		1h	OpenGL	OpenGL Mode (LOD PreClamp enabled)	
27	Reserved	Project:	HSW		
		Format:	MBZ		
26:22	Base Mip Level	Project:	HSW		
		Format:	U4.1		
		Range: [0.0, 14.0]			
		Specifies which mip level is considered the "base" level when determining mag-vs-min filter and selecting the "base" mip level.			
21:20	Mip Mode Filter	Project:	All		
		Format:	U2 Enumerated Type		
		This field determines if and how mip map levels are chosen and/or combined when texture filtering.			
		Value	Name	Description	Project
		0h	NONE	Disable mip mapping - force use of the mipmap level corresponding to Min LOD.	All
		1h	NEAREST	Nearest, Select the nearest mip map	All
		2h	Reserved		All
		3h	LINEAR	Linearly interpolate between nearest mip maps (combined with linear min/mag filters this is analogous to "Trilinear" filtering).	All



SAMPLER_STATE

	Programming Notes	Project																													
	MIPFILTER_LINEAR is not supported for surface formats that do not support "Sampling Engine Filtering" as indicated in the Surface Formats table unless using the sample_c message type or minimum/maximum operation.																														
	Mip Mode Filter must be set to MIPFILTER_NONE or MIPFILTER_NEAREST if Surface Format for the associated surface is UINT or SINT. However, all settings of this field are allowed with UINT/SINT if a minimum or maximum operation is being performed.	DevHSW, EXCLUDE(DevHSW:GT3:A0), EXCLUDE(DevHSW:GT3:B0)																													
19:17	Mag Mode Filter																														
	Project:	All																													
	Format:	U3 Enumerated Type																													
	This field determines how texels are sampled/filtered when a texture is being "magnified" (enlarged). For volume maps, this filter mode selection also applies to the 3rd (inter-layer) dimension.																														
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>NEAREST</td> <td>Sample the nearest texel</td> <td>All</td> </tr> <tr> <td>1h</td> <td>LINEAR</td> <td>Bilinearly filter the 4 nearest texels</td> <td>All</td> </tr> <tr> <td>2h</td> <td>ANISOTROPIC</td> <td>Perform an "anisotropic" filter on the chosen mip level</td> <td>All</td> </tr> <tr> <td>4h-5h</td> <td>Reserved</td> <td></td> <td>All</td> </tr> <tr> <td>6h</td> <td>MONO</td> <td>Perform a monochrome convolution filter</td> <td>All</td> </tr> <tr> <td>7h</td> <td>Reserved</td> <td></td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0h	NEAREST	Sample the nearest texel	All	1h	LINEAR	Bilinearly filter the 4 nearest texels	All	2h	ANISOTROPIC	Perform an "anisotropic" filter on the chosen mip level	All	4h-5h	Reserved		All	6h	MONO	Perform a monochrome convolution filter	All	7h	Reserved		All
Value	Name	Description	Project																												
0h	NEAREST	Sample the nearest texel	All																												
1h	LINEAR	Bilinearly filter the 4 nearest texels	All																												
2h	ANISOTROPIC	Perform an "anisotropic" filter on the chosen mip level	All																												
4h-5h	Reserved		All																												
6h	MONO	Perform a monochrome convolution filter	All																												
7h	Reserved		All																												
	Programming Notes	Project																													
	Only MAPFILTER_NEAREST and MAPFILTER_LINEAR are supported for surfaces of type SURFTYPE_3D.																														
	Only MAPFILTER_NEAREST is supported for surface formats that do not support "Sampling Engine Filtering" as indicated in the Surface Formats table unless using the sample_c message type or minimum/maximum operation.																														
	MAPFILTER_MONO: Only CLAMP_BORDER texture addressing mode is supported. . Both Mag Mode Filter and Min Mode Filter must be programmed to MAPFILTER_MONO. Mip Mode Filter must be MIPFILTER_NONE. Only valid on surfaces with Surface Format MONO8 and with Surface Type SURFTYPE_2D.																														
	MAPFILTER_FLEXIBLE: The Surface Type of the surface being sampled must be SURFTYPE_2D.																														
	MAPFILTER_ANISOTROPIC may cause artifacts at cube edges if enabled for cube maps with the TEXCOORDMODE_CUBE																														



SAMPLER_STATE

		addressing mode.	
		MAPFILTER_ANISOTROPIC will be overridden to MAPFILTER_LINEAR when using a sample_l or sample_l_c message type or when Force LOD to Zero is set in the message header.	
		Both Mag Mode Filter and Min Mode Filter must be set to MAPFILTER_NEAREST if Surface Format for the associated surface is UINT or SINT. However, all settings of this field other than MAPFILTER_MONO are allowed with UINT/SINT if a minimum or maximum operation is being performed.	DevHSW, EXCLUDE(DevHSW:GT3:A0), EXCLUDE(DevHSW:GT3:B0)
16:14	Min Mode Filter		
	Project:	All	
	Format:	U3 Enumerated Type	
	This field determines how texels are sampled/filtered when a texture is being "minified" (shrunk). For volume maps, this filter mode selection also applies to the 3rd (inter-layer) dimension. See Mag Mode Filter		
	Value	Name	Description
	0h	NEAREST	Sample the nearest texel
	1h	LINEAR	Bilinearly filter the 4 nearest texels
	2h	ANISOTROPIC	Perform an "anisotropic" filter on the chosen mip level
	4h-5h	Reserved	All
	6h	MONO	Perform a monochrome convolution filter
	7h	Reserved	All
13:1	Texture LOD Bias		
	Project:	All	
	Format:	S4.8 2's complement	
	Range: [-16.0, 16.0)		
	This field specifies the signed bias value added to the calculated texture map LOD prior to minvs-mag determination and mip-level clamping. Assuming mipmapping is enabled, a positive LOD bias will result in a somewhat blurrier image (using less-detailed mip levels) and possibly higher performance, while a negative bias will result in a somewhat crisper image (using more-detailed mip levels) and may lower performance.		
	Programming Notes		
	There is no requirement or need to offset the LOD Bias in order to produce a correct LOD for texture filtering (as was required for correct bilinear and anisotropic filtering in some legacy devices).		
0	Anisotropic Algorithm		



SAMPLER_STATE

		Project:	All
		Format:	U1 Enumerated Type
		Controls which algorithm is used for anisotropic filtering. Generally, the EWA approximation algorithm results in higher image quality than the legacy algorithm.	
		Value	Name
		Description	Project
		0h	LEGACY
		1h	EWA Approximation
		Use the legacy algorithm for anisotropic filtering	
		Use the new EWA approximation algorithm for anisotropic filtering	
		Programming Notes	
		When EWA used for non-anisotropic filtering and the coordinates have zero derivative the computed LOD is 0 instead of -inf.	
		Project	
		HSW	
1	31:20	Min LOD	
		Project:	All
		Format:	U4.8 in LOD units
		Range: [0.0, 14.0], where the upper limit is also bounded by the Max LOD.	
		This field specifies the minimum value used to clamp the computed LOD after LOD bias is applied. Note that the minification-vs.-magnification status is determined after LOD bias and before this maximum (resolution) mip clamping is applied. The integer bits of this field are used to control the "maximum" (highest resolution) mipmap level that may be accessed (where LOD 0 is the highest resolution map). The fractional bits of this value effectively clamp the inter-level trilinear blend factor when trilinear filtering is in use.	
		Programming Notes	
		If Min LOD is greater than Max LOD, Min LOD takes precedence, i.e. the resulting LOD will always be Min LOD.	
		This field must be zero if the Min or Mag Mode Filter is set to MAPFILTER_MONO	
	19:8	Max LOD	
		Project:	All
		Format:	U4.8 in LOD units
		Range: [0.0, 14.0]	
		This field specifies the maximum value used to clamp the computed LOD after LOD bias is applied. Note that the minification-vs.-magnification status is determined after LOD bias and before this minimum (resolution) mip clamping is applied. The integer bits of this field are used to control the "minimum" (lowest resolution) mipmap level that may be accessed. The fractional bits of this value effectively clamp the inter-level trilinear blend factor when trilinear filtering is in use. Force the mip map access to be between the mipmap specified by the integer bits of the Min LOD and the ceiling of the value specified here.	



SAMPLER_STATE

	7:4	Reserved	
		Project:	HSW
		Format:	MBZ
	3:1	Shadow Function	
		Project:	All
		Format:	U3 Enumerated Type
		<p>This field is used for shadow mapping support via the sample_c message type, and specifies the specific comparison operation to be used. The comparison is between the texture sample red channel (except for alpha-only formats which use the alpha channel), and the "ref" value provided in the input message.</p>	
		Value	Name
		Project	
		0h	PREFILTEROP ALWAYS
		1h	PREFILTEROP NEVER
		2h	PREFILTEROP LESS
		3h	PREFILTEROP EQUAL
		4h	PREFILTEROP LEQUAL
		5h	PREFILTEROP GREATER
		6h	PREFILTEROP NOTEQUAL
		7h	PREFILTEROP GEQUAL
	0	Cube Surface Control Mode	
		Project:	All
		Format:	U1 Enumerated Type
		<p>When sampling from a SURFTYPE_CUBE surface, this field controls whether the TC* Address Control Mode fields are interpreted as programmed or overridden to TEXCOORDMODE_CUBE.</p>	
		Value	Name
		Project	
		0h	PROGRAMMED
		1h	OVERRIDE
		Programming Notes	
		This field must be set to CUBECTRLMODE_PROGRAMMED	
2	31:5	Border Color Pointer	
		Project:	HSW
		Format:	DynamicStateOffset[31:5]SAMPLER_BORDER_COLOR_STATE
		Description	
		Project	
		<p>This field specifies the pointer to SAMPLER_BORDER_COLOR_STATE, which contains the "border" color to be used when accessing texels not contained within the texture map.</p>	



SAMPLER_STATE

		This pointer is relative to the Dynamic State Base Address.	HSW
		Field definition if Flexible Filter Mode = FLEX_NONSEP:	
		Programming Notes	Project
		When the Boarder color used by integer the pointer needs to be 512 Byte aligned.	HSW
	4:0	Reserved	
		Project:	HSW
		Format:	MBZ
3	31:26	Reserved	
		Project:	HSW
		Format:	MBZ
	25	ChromaKey Enable	
		Project:	HSW
		Format:	Enable
		This field enables the chroma key function.	
		Programming Notes	
		Supported only on a specific subset of surface formats. See section "Surface Formats" for supported formats. This field must be disabled if min or mag filter is MAPFILTER_MONO or MAPFILTER_ANISOTROPIC. This field must be disabled if used with a surface of type SURFTYPE_3D.	
	24:23	ChromaKey Index	
		Project:	HSW
		This field specifies the index of the ChromaKey Table entry associated with this Sampler. This field is a "don't care" unless ChromaKey Enable is ENABLED.	
	22	ChromaKey Mode	
		Project:	HSW
		Format:	U1 Enumerated Type
		This field specifies the behavior of the device in the event of a ChromaKey match. This field is ignored if ChromaKey is disabled. KEYFILTER_KILL_ON_ANY_MATCH: In this mode, if any contributing texel matches the chroma key, the corresponding pixel mask bit for that pixel is cleared. The result of this operation is observable only if the Killed Pixel Mask Return flag is set on the input message. KEYFILTER_REPLACE_BLACK: In this mode, each texel that matches the chroma key is replaced with (0,0,0,0) (black with alpha=0) prior to filtering. For YCrCb surface formats, the black value is A=0, R(Cr)=0x80, G(Y)=0x10, B(Cb)=0x80. This will tend to darken/fade edges of keyed regions. Note that the pixel pipeline must be programmed to use the resulting filtered texel value to gain the intended effect, e.g., handle the case of a totally keyed-out region (filtered texel alpha=0) through use of alpha test, etc.	
		Value	Project



SAMPLER_STATE

	0h	KEYFILTER_KILL_ON_ANY_MATCH	All
	1h	KEYFILTER_REPLACE_BLACK	All
21:19	Maximum Anisotropy		
	Project:	All	
	Format:	U3 Enumerated Type	
	This field clamps the maximum value of the anisotropy ratio used by the MAPFILTER_ANISOTROPIC filter (Min or Mag Mode Filter).		
	Value	Name	Description
	0h	RATIO 2:1	At most a 2:1 aspect ratio filter is used
	1h	RATIO 4:1	At most a 4:1 aspect ratio filter is used
	2h	RATIO 6:1	At most a 6:1 aspect ratio filter is used
	3h	RATIO 8:1	At most a 8:1 aspect ratio filter is used
	4h	RATIO 10:1	At most a 10:1 aspect ratio filter is used
	5h	RATIO 12:1	At most a 12:1 aspect ratio filter is used
	6h	RATIO 14:1	At most a 14:1 aspect ratio filter is used
	7h	RATIO 16:1	At most a 16:1 aspect ratio filter is used
18	U Address Mag Filter Rounding Enable		
	Project:	All	
	Format:	Enable	
	Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.		
	Programming Notes		Project
	Hardware will force rounding enable to 0 when message is gather4 , gather4_po , gather4_c , or gather4_po_c .		DevHSW:GT3:A
	Hardware will force rounding enable to 0 when message is gather4 , gather4_po , gather4_c , or gather4_po_c and corresponding Address Control Mode is TEXCOORDMODE_MIRROR or TEXCOORDMODE_MIRROR_ONCE .		DevHSW, EXCLUDE(DevHSW:GT3:A0)
17	U Address Min Filter Rounding Enable		
	Project:	All	
	Format:	Enable	
	Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.		
	Programming Notes		Project
	Hardware will force rounding enable to 0 when message		DevHSW:GT3:A



SAMPLER_STATE

	is gather4 , gather4_po , gather4_c , or gather4_po_c .	
	Hardware will force rounding enable to 0 when message is gather4 , gather4_po , gather4_c , or gather4_po_c and corresponding Address Control Mode is TEXCOORDMODE_MIRROR or TEXCOORDMODE_MIRROR_ONCE .	DevHSW, EXCLUDE(DevHSW:GT3:A0)
16	V Address Mag Filter Rounding Enable	
	Project:	All
	Format:	Enable
	Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.	
	Programming Notes	Project
	Hardware will force rounding enable to 0 when message is gather4 , gather4_po , gather4_c , or gather4_po_c .	DevHSW:GT3:A
	Hardware will force rounding enable to 0 when message is gather4 , gather4_po , gather4_c , or gather4_po_c and corresponding Address Control Mode is TEXCOORDMODE_MIRROR or TEXCOORDMODE_MIRROR_ONCE .	DevHSW, EXCLUDE(DevHSW:GT3:A0)
15	V Address Min Filter Rounding Enable	
	Project:	All
	Format:	Enable
	Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.	
	Programming Notes	Project
	Hardware will force rounding enable to 0 when message is gather4 , gather4_po , gather4_c , or gather4_po_c .	DevHSW:GT3:A
	Hardware will force rounding enable to 0 when message is gather4 , gather4_po , gather4_c , or gather4_po_c and corresponding Address Control Mode is TEXCOORDMODE_MIRROR or TEXCOORDMODE_MIRROR_ONCE .	DevHSW, EXCLUDE(DevHSW:GT3:A0)
14	R Address Mag Filter Rounding Enable	
	Project:	All
	Format:	Enable
	Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.	



SAMPLER_STATE

Programming Notes		Project	
Hardware will force rounding enable to 0 when message is gather4 , gather4_po , gather4_c , or gather4_po_c .		DevHSW:GT3:A	
Hardware will force rounding enable to 0 when message is gather4 , gather4_po , gather4_c , or gather4_po_c and corresponding Address Control Mode is TEXCOORDMODE_MIRROR or TEXCOORDMODE_MIRROR_ONCE .		DevHSW, EXCLUDE(DevHSW:GT3:A0)	
13	R Address Min Filter Rounding Enable		
Project:	All		
Format:	Enable		
Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.			
Programming Notes		Project	
Hardware will force rounding enable to 0 when message is gather4 , gather4_po , gather4_c , or gather4_po_c .		DevHSW:GT3:A	
Hardware will force rounding enable to 0 when message is gather4 , gather4_po , gather4_c , or gather4_po_c and corresponding Address Control Mode is TEXCOORDMODE_MIRROR or TEXCOORDMODE_MIRROR_ONCE .		DevHSW, EXCLUDE(DevHSW:GT3:A0)	
12:11	Trilinear Filter Quality		
Project:	All		
Format:	U2 Enumerated Type		
Selects the quality level for the trilinear filter.			
Value	Name	Description	Project
0	FULL	Full Quality. Both mip maps are sampled under all circumstances.	All
1	HIGH	High Quality. Same as full quality.	DevHSW:GT3:A, DevHSW:GT3:B
1	TRIQUAL_HIGH/MAG_CLAMP_MIPFILTER	High Quality. Same as full quality. When in magnification mode, Sampler will clamp LOD	DevHSW, DevHSW, EXCLUDE(DevHSW:GT3:A), EXCLUDE(DevHSW:GT3:B)



SAMPLER_STATE

			based on the value of Mip Mode Filter .	
	2	MED	Medium Quality. If the contribution of one mip map is less than 25%, only the other mip map contributes.	All
	3	LOW	Low Quality. If the contribution of one mip map is less than 37.5%, only the other mip map contributes.	All
		Programming Notes	Project	
		Setting this field to 1 will result in the Trilinear Filter Quality behaving as if it is set to TRIQUAL_HIGH, which is equivalent to TRIQUAL_FULL, and will also result in the LOD being clamped based on the value of Mip Mode Filter (equivalent to LOD Clamp Magnification Mode of MAG_CLAMP_MIPFILTER). If this field is not set to 1, the LOD will be clamped as if the Mip Mode Filter is MIPFILTER_NONE (equivalent to LOD Clamp Magnification Mode of MAG_CLAMP_MIPNONE).	DevHSW, DevHSW, EXCLUDE(DevHSW:GT3:A), EXCLUDE(DevHSW:GT3:B)	
10	Non-normalized Coordinate Enable			
	Project:	HSW		
	Format:	Enable		
This field, if enabled, specifies that the input coordinates (U/V/R) are in non-normalized space, where each integer increment is one texel on LOD 0. If disabled, coordinates are normalized, where the range 0 to 1 spans the entire surface.				
		Programming Notes		
The following state must be set as indicated if this field is <i>enabled</i> :				
<ul style="list-style-type: none"> • TCX/Y/Z Address Control Mode must be TEXCOORDMODE_CLAMP, TEXCOORDMODE_HALF_BORDER, or TEXCOORDMODE_CLAMP_BORDER. • Surface Type must be SURFTYPE_2D or SURFTYPE_3D. • Mag Mode Filter must be MAPFILTER_NEAREST or MAPFILTER_LINEAR. • Min Mode Filter must be MAPFILTER_NEAREST or MAPFILTER_LINEAR. 				



SAMPLER_STATE

		<ul style="list-style-type: none"> Mip Mode Filter must be MIPFILTER_NONE. Min LOD must be 0. Max LOD must be 0. MIP Count must be 0. Surface Min LOD must be 0. Texture LOD Bias must be 0. 																				
9	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ																
Project:	HSW																					
Format:	MBZ																					
8:6	TCX Address Control Mode	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>Texture Coordinate Mode Enumerated Type</td> </tr> </table> <p>Controls how the 1st (TCX, aka U) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). The setting of this field is subject to being overridden by the Cube Surface Control Mode field when sampling from a SURFTYPE_CUBE surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 65%; text-align: center;">Programming Notes</th> <th style="width: 35%; text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td>When using cube map texture coordinates, only TEXCOORDMODE_CLAMP and TEXCOORDMODE_CUBE settings are valid, and each TC component must have the same Address Control mode.</td> <td>Pre-DevHSW, DevHSW:GT1:A0, DevHSW:GT2:A0, DevHSW:GT3:A0</td> </tr> <tr> <td>When using cube map texture coordinates, each TC component must have the same Address Control Mode.</td> <td>DevHSW+, EXCLUDE(DevHSW:GT2:A), EXCLUDE(DevHSW:GT3:A)</td> </tr> <tr> <td>When TEXCOORDMODE_CUBE is not used accessing a cube map, the map's Cube Face Enable field must be programmed to 111111b (all faces enabled).</td> <td></td> </tr> <tr> <td>MAPFILTER_MONO: Texture addressing modes must all be set to TEXCOORDMODE_CLAMP_BORDER. The Border Color is ignored in this mode, a constant value of 0 is used for border color. Software must pad the border texels within the map itself with 0.</td> <td></td> </tr> <tr> <td>If Surface Format is PLANAR*, this field must be set to TEXCOORDMODE_CLAMP.</td> <td></td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 65%; text-align: center;">Note:</th> <th style="width: 35%; text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td>Note: If the cube surface control mode is not set to CUBECTRLMODE_OVERRIDE, a PIPE_CONTROL with Texture Cache Invalidate is required after every primitive that uses</td> <td>DevHSW:GT1:B0, DevHSW:GT2:B0, DevHSW:GT3:B0</td> </tr> </tbody> </table>	Project:	All	Format:	Texture Coordinate Mode Enumerated Type	Programming Notes	Project	When using cube map texture coordinates, only TEXCOORDMODE_CLAMP and TEXCOORDMODE_CUBE settings are valid, and each TC component must have the same Address Control mode.	Pre-DevHSW, DevHSW:GT1:A0, DevHSW:GT2:A0, DevHSW:GT3:A0	When using cube map texture coordinates, each TC component must have the same Address Control Mode.	DevHSW+, EXCLUDE(DevHSW:GT2:A), EXCLUDE(DevHSW:GT3:A)	When TEXCOORDMODE_CUBE is not used accessing a cube map, the map's Cube Face Enable field must be programmed to 111111b (all faces enabled).		MAPFILTER_MONO: Texture addressing modes must all be set to TEXCOORDMODE_CLAMP_BORDER. The Border Color is ignored in this mode, a constant value of 0 is used for border color. Software must pad the border texels within the map itself with 0.		If Surface Format is PLANAR*, this field must be set to TEXCOORDMODE_CLAMP.		Note:	Project	Note: If the cube surface control mode is not set to CUBECTRLMODE_OVERRIDE, a PIPE_CONTROL with Texture Cache Invalidate is required after every primitive that uses	DevHSW:GT1:B0, DevHSW:GT2:B0, DevHSW:GT3:B0
Project:	All																					
Format:	Texture Coordinate Mode Enumerated Type																					
Programming Notes	Project																					
When using cube map texture coordinates, only TEXCOORDMODE_CLAMP and TEXCOORDMODE_CUBE settings are valid, and each TC component must have the same Address Control mode.	Pre-DevHSW, DevHSW:GT1:A0, DevHSW:GT2:A0, DevHSW:GT3:A0																					
When using cube map texture coordinates, each TC component must have the same Address Control Mode.	DevHSW+, EXCLUDE(DevHSW:GT2:A), EXCLUDE(DevHSW:GT3:A)																					
When TEXCOORDMODE_CUBE is not used accessing a cube map, the map's Cube Face Enable field must be programmed to 111111b (all faces enabled).																						
MAPFILTER_MONO: Texture addressing modes must all be set to TEXCOORDMODE_CLAMP_BORDER. The Border Color is ignored in this mode, a constant value of 0 is used for border color. Software must pad the border texels within the map itself with 0.																						
If Surface Format is PLANAR*, this field must be set to TEXCOORDMODE_CLAMP.																						
Note:	Project																					
Note: If the cube surface control mode is not set to CUBECTRLMODE_OVERRIDE, a PIPE_CONTROL with Texture Cache Invalidate is required after every primitive that uses	DevHSW:GT1:B0, DevHSW:GT2:B0, DevHSW:GT3:B0																					



SAMPLER_STATE

		TEXCOORDMODE_CLAMP with cube textures.	
5:3	TCY Address Control Mode		
	Project:	All	
	Format:	Texture Coordinate Mode Enumerated Type	
	Controls how the 2nd (TCY, aka V) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). See Address TCX Control Mode above for details		
	Programming Notes		
	If this field is set to TEXCOORDMODE_CLAMP_BORDER or TEXCOORDMODE_HALF_BORDER and a 1D surface is sampled, incorrect blending with the border color in the vertical direction may occur.		
2:0	TCZ Address Control Mode		
	Project:	All	
	Format:	Texture Coordinate Mode Enumerated Type	
	Description		Project
	Controls how the 3rd (TCZ) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). See Address TCX Control Mode above for details		
	If this field is set to TEXCOORDMODE_CLAMP_BORDER for 3D maps on formats without an alpha channel, samples straddling the map in the Z direction may have their alpha channels off by 1.		HSW



SAMPLER_STATE for Sample_8x8 Message

SAMPLER_STATE for Sample_8x8 Message				
Project:	HSW			
Source:	PRM			
Size (in bits):	512			
Default Value:	0x0294806C, 0x00000000, 0x39CFD1FF, 0x839F0000, 0x9A6E4000, 0x00601180, 0xFFFE2F2E, 0x00000000, 0xD82E0000, 0x8285ECEC, 0x00008282, 0x00000000, 0x02117000, 0xA38FEC96, 0x00008CC8, 0x00000000			
<p>This state definition is used only by the sample_8x8 message. This state is stored as an array of up to 4 elements, each of which contains the dwords described here. The start of each element is spaced 16 dwords apart. The first element of the array is aligned to a 32-byte boundary.</p> <p>The index with range 0-3 that selects which element is being used is multiplied by 4 to determine the Sampler Index in the message descriptor.</p>				
Programming Notes				
<ul style="list-style-type: none"> • IEF Filter Type was dropped and is assumed to be Detailed filter. • IEF Filter Size was dropped and assumed to be 5x5. • IEF bypass must always be forced to 1, if Y/G-channel is masked. • This pointer must be aligned to 512 bits. 				
DWord	Bit	Description		
0	31	Reserved Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>MBZ</td></tr></table>		MBZ
		MBZ		
	30	ChromaKey Enable Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>Enable</td></tr></table> This field enables chroma keying when accessing this particular texture map. <div style="border: 1px solid black; padding: 5px; margin-top: 5px;"> <p style="text-align: center;">Programming Notes</p> <ul style="list-style-type: none"> • For sample_8x8 instructions KEYFILTER_REPLACE_BLACK is assumed if chromakey is enabled. • For 10 bit formats only the 8 MSBs will be compared. </div>		Enable
	Enable			
29:28	ChromaKey Index Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>Enable</td></tr></table>		Enable	
	Enable			



SAMPLER_STATE for Sample_8x8 Message

		This field specifies the index of the Chroma Key Table entry associated with this Sampler. This field is a "don't care" unless ChromaKey Enable is ENABLED.	
		Value	Name
		[0,3]	
	27:23	R3c Coefficient	
		Default Value:	5
		Format:	U0.5
		IEF smoothing coefficient, see IEF map.	
	22:18	R3x Coefficient	
		Default Value:	5
		Format:	U0.5
		IEF smoothing coefficient, see IEF map.	
	17:12	Strong Edge Threshold	
		Default Value:	8
		Format:	U6
		If $EM > \text{Strong Edge Threshold}$, the basic VSA detects a strong edge.	
	11:6	Weak Edge Threshold	
		Default Value:	1
		Format:	U6
		If $\text{Strong Edge Threshold} > EM > \text{Weak Edge Threshold}$, the basic VSA detects a weak edge.	
	5:0	Gain Factor	
		Default Value:	44
		Format:	U6
		User control sharpening strength	
1	31:5	Sampler 8x8 State Pointer	
		Format:	DynamicStateOffset[31:5]
		Description	Project
		This field specifies the pointer to the SAMPLER_8x8_STATE structure. This pointer is relative to the Dynamic State Base Address .	HSW
		Programming Notes	Project
		•	



SAMPLER_STATE for Sample_8x8 Message

		<p>This field must be set to the same value in all sample_8x8 type SAMPLER_STATE instances applied to a given primitive.</p>					
		<p>PIPE_CONTROL with State/Instruction Cache Invalidate set <i>and</i> the CS Stall field set is required between primitives that use different values of this field.</p>	HSW				
	4:1	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>		Format:	MBZ		
Format:	MBZ						
	0	<p>Color Bit</p>					
2	31:27	<p>R5c Coefficient</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">7</td> </tr> <tr> <td>Format:</td> <td>U0.5</td> </tr> </table> <p>IEF smoothing coefficient, see IEF map.</p>		Default Value:	7	Format:	U0.5
	Default Value:	7					
	Format:	U0.5					
	26:22	<p>R5cx Coefficient</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">7</td> </tr> <tr> <td>Format:</td> <td>U0.5</td> </tr> </table> <p>IEF smoothing coefficient, see IEF map.</p>		Default Value:	7	Format:	U0.5
	Default Value:	7					
	Format:	U0.5					
	21:17	<p>R5x Coefficient</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">7</td> </tr> <tr> <td>Format:</td> <td>U0.5</td> </tr> </table> <p>IEF smoothing coefficient, see IEF map.</p>		Default Value:	7	Format:	U0.5
Default Value:	7						
Format:	U0.5						
16:14	<p>Strong Edge Weight</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">7</td> </tr> <tr> <td>Format:</td> <td>U3</td> </tr> </table> <p>Sharpening strength when a strong edge is found in basic VSA.</p>		Default Value:	7	Format:	U3	
Default Value:	7						
Format:	U3						
13:11	<p>Regular Weight</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">2</td> </tr> <tr> <td>Format:</td> <td>U3</td> </tr> </table> <p>Sharpening strength when a weak edge is found in basic VSA.</p>		Default Value:	2	Format:	U3	
Default Value:	2						
Format:	U3						
10:8	<p>Non Edge Weight</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1</td> </tr> <tr> <td>Format:</td> <td>U3</td> </tr> </table> <p>Sharpening strength when no edge is found in basic VSA.</p>		Default Value:	1	Format:	U3	
Default Value:	1						
Format:	U3						
7:0	<p>Global Noise Estimation</p>						



SAMPLER_STATE for Sample_8x8 Message

		Default Value:	255								
		Format:	U8								
		Global noise estimation of previous frame.									
3	31	Skin Tone Tuned IEF _ Enable									
		Default Value:	1								
		Format:	U1								
		Control bit to enable the skin tone tuned IEF.									
	30	IEF Bypass Causes IEF function to be bypassed, VSA will output neutral values.									
	29	IEF4Smooth_Enable									
		Format:	U1								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>IEF is operating as a content adaptive detail filter based on 5x5 region</td> </tr> <tr> <td>1</td> <td></td> <td>IEF is operating as a content adaptive smooth filter based on 3x3 region</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	IEF is operating as a content adaptive detail filter based on 5x5 region	1		IEF is operating as a content adaptive smooth filter based on 3x3 region
	Value	Name	Description								
	0	[Default]	IEF is operating as a content adaptive detail filter based on 5x5 region								
1		IEF is operating as a content adaptive smooth filter based on 3x3 region									
28	Enable 8-tap Adaptive Filter This is used only for RGB or YUV444 Formats.										
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Enable 8-tap Adaptive filter on G-channel. 4-tap filter on other channels.</td> </tr> <tr> <td>0</td> <td></td> <td>4-tap filter is only done on all channels.</td> </tr> </tbody> </table>	Value	Name	Description	1		Enable 8-tap Adaptive filter on G-channel. 4-tap filter on other channels.	0		4-tap filter is only done on all channels.	
Value	Name	Description									
1		Enable 8-tap Adaptive filter on G-channel. 4-tap filter on other channels.									
0		4-tap filter is only done on all channels.									
27:22	Hue_Max										
	Default Value:	14									
	Format:	U6									
	Rectangle half width.										
21:16	Sat_Max										
	Default Value:	31									
	Format:	U6									
	Rectangle half length										
15:8	Cos(alpha)										
	Format:	S0.7 2's Complement									
	Default Value: 79/128										
7:0	Sin(alpha)										



SAMPLER_STATE for Sample_8x8 Message

		Format:	S0.7 2's Complement	
Default Value: 101/128				
4	31:24	V_Mid		
	Default Value:		154	
	Format:		U8	
	Rectangle middle-point V coordinate.			
	23:16	U_Mid		
	Default Value:		110	
	Format:		U8	
	Rectangle middle-point U coordinate.			
	15	VY_STD_Enable		
	Format:		Enable	
Enables STD in the VY subspace.				
14:12	Diamond Margin			
Default Value:		4		
Format:		U3		
11	Reserved			
Format:		MBZ		
10:0	S3U			
Format:		S2.8 2's Complement		
Default Value: 0/256				
5	31	SkinDetailFactor		
	Format:		S0	
	This flag bit is in operation only when the control bit Skin Tone TunedIEF_Enable is on.			
	Value	Name	Description	
	1		sign(SkinDetailFactor) is equal to +1, and the content of the detected skin tone area is not detail revealed.	
	0	[Default]	sign(SkinDetailFactor) is equal to -1, and the content of the detected skin tone area is detail revealed.	
30:24	Diamond_du			
Default Value:		0		
Format:		S6 2's Complement		
Rhombus center shift in the sat-direction, relative to the rectangle center.				



SAMPLER_STATE for Sample_8x8 Message

	23:21	HS_margin	
		Default Value:	3
		Format:	U3
		Defines rectangle margin	
	20:13	Diamond_alpha	
		Format:	U2.6
		Default Value: 100/64	
		$1 / \tan(\beta)$	
	12:7	Diamond_Th	
		Default Value:	35
		Format:	U6
		Half length of the rhombus axis in the sat-direction.	
	6:0	Diamond_dv	
		Default Value:	0
		Format:	S6 2's Complement
		Rhombus center shift in the hue-direction, relative to the rectangle center.	
6	31:24	Y_point_4	
		Default Value:	255
		Format:	U8
		Fourth point of the Y piecewise linear membership function.	
	23:16	Y_point_3	
		Default Value:	254
		Format:	U8
		Third point of the Y piecewise linear membership function.	
	15:8	Y_point_2	
		Default Value:	47
		Format:	U8
		Second point of the Y piecewise linear membership function.	
	7:0	Y_point_1	
		Default Value:	46



SAMPLER_STATE for Sample_8x8 Message

		Format:	U8
		First point of the Y piecewise linear membership function.	
7	31:16	Reserved	
		Format:	MBZ
	15:0	INV_Margin_VYL	
		Format:	U0.16
		1/Margin_VYL = 6554/65536	
8	31:24	P1L	
		Default Value:	216
		Format:	U8
		Y Point 1 of the lower part of the detection PWLF.	
	23:16	P0L	
		Default Value:	46
Format:		U8	
	Y Point 0 of the lower part of the detection PWLF.		
	15:0	INV_Margin_VYU	
		1/Margin_VYU = 3227/65536	
9	31:24	B1L	
		Default Value:	130
		Format:	U8
		V Bias 1 of the lower part of the detection PWLF.	
	23:16	B0L	
		Default Value:	133
		Format:	U8
		V Bias 0 of the lower part of the detection PWLF.	
	15:8	P3L	
		Default Value:	236
		Format:	U8
		Y Point 3 of the lower part of the detection PWLF.	
7:0	P2L		
	Default Value:	236	



SAMPLER_STATE for Sample_8x8 Message

		Format:	U8
		Y Point 2 of the lower part of the detection PWLF.	
10	31:27	Y_Slope_2	
		Format:	U2.3
		Deafault Value: 31/8	
		Slope between points Y3 and Y4.	
	26:16	S0L	
		Format:	S2.8 2's Complement
		Deafault Value: -5/256	
	Slope 0 of the lower part of the detection PWLF.		
	15:8	B3L	
		Default Value:	130
Format:		U8	
V Bias 3 of the lower part of the detection PWLF.			
7:0	B2L		
	Default Value:	130	
	Format:	U8	
11	31:22	Reserved	
		Format:	MBZ
	21:11	S2L	
		Format:	S2.8 2's Complement
		Default Value: 0/256	
		Slope 2 of the lower part of the detection PWLF.	
	10:0	S1L	
		Format:	S2.8 2's Complement
		Default Value: 0/256	
Slope 1 of the lower part of the detection PWLF.			
12	31:27	Y_Slope1	
		Format:	U2.3
		Default Value: 31/8	



SAMPLER_STATE for Sample_8x8 Message

		Slope between points Y1 and Y2.		
13	26:19	P1U		
		Default Value:	66	
		Format:	U8	
	Y Point 1 of the upper part of the detection PWLF.			
	18:11	P0U		
		Default Value:	46	
		Format:	U8	
	Y Point 0 of the upper part of the detection PWLF.			
	10:0	S3L		
		Format:	S2.8 2's Complement	
		Default Value: 0/256		
	Slope 3 of the lower part of the detection PWLF.			
13	31:24	B1U		
		Default Value:	163	
		Format:	U8	
	V Bias 1 of the upper part of the detection PWLF.			
	23:16	B0U		
		Default Value:	143	
		Format:	U8	
	V Bias 0 of the upper part of the detection PWLF.			
	15:8	P3U		
		Default Value:	236	
		Format:	U8	
	Y Point 3 of the upper part of the detection PWLF.			
7:0	P2U			
	Default Value:	150		
	Format:	U8		
Y Point 2 of the upper part of the detection PWLF.				
14	31:27	Reserved		
		Format:	MBZ	



SAMPLER_STATE for Sample_8x8 Message

	26:16	S0U		
		Format:	S2.8 2's Complement	
		Default Value: 256/256		
			Slope 0 of the upper part of the detection PWLF.	
	15:8	B3U		
		Default Value:	140	
		Format:	U8	
			V Bias 3 of the upper part of the detection PWLF.	
	7:0	B2U		
Default Value:		200		
Format:		U8		
		V Bias 2 of the upper part of the detection PWLF.		
15	31:22	Reserved		
		Format:	MBZ	
	21:11	S2U		
		Format:	S2.8 2's Complement	
		Default Value: -179/256		
			Slope 2 of the upper part of the detection PWLF.	
	10:0	S1U		
		Format:	S2.8 2's Complement	
		Default Value: 113/256		
		Slope 1 of the upper part of the detection PWLF.		



SCISSOR_RECT

SCISSOR_RECT						
Project:	HSW					
Source:	RenderCS					
Size (in bits):	64					
Default Value:	0x00000000, 0x00000000					
<p>The viewport-specific state used by the SF unit (SCISSOR_RECT) is stored as an array of up to 16 elements, each of which contains the DWords described below. The start of each element is spaced 2 DWords apart. The location of first element of the array, as specified by Pointer to SCISSOR_RECT, is aligned to a 32-byte boundary.</p>						
DWord	Bit	Description				
0	31:16	<p>Scissor Rectangle Y Min</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>U16 Pixels from Drawing Rectangle origin (upper left corner)</td> </tr> </table> <p>Specifies Y Min coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) Y coordinates less than Y Min will be clipped out if Scissor Rectangle is enabled. NOTE: If Y Min is set to a value greater than Y Max, all primitives will be discarded for this viewport.</p>	Project:	All	Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)
	Project:	All				
Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)					
15:0	<p>Scissor Rectangle X Min</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>U16 Pixels from Drawing Rectangle origin (upper left corner)</td> </tr> </table> <p>Specifies X Min coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) X coordinates less than X Min will be clipped out if Scissor Rectangle is enabled. NOTE: If X Min is set to a value greater than X Max, all primitives will be discarded for this viewport.</p>	Project:	All	Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)	
Project:	All					
Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)					
1	31:16	<p>Scissor Rectangle Y Max</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>U16 Pixels from Drawing Rectangle origin (upper left corner)</td> </tr> </table> <p>Specifies Y Max coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) Y coordinates greater than Y Max will be clipped out if Scissor Rectangle is enabled.</p>	Project:	All	Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)
	Project:	All				
Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)					
15:0	<p>Scissor Rectangle X Max</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>U16 Pixels from Drawing Rectangle origin (upper left corner)</td> </tr> </table> <p>Specifies X Max coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) Y coordinates greater than X Max will be clipped out if Scissor Rectangle is</p>	Project:	All	Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)	
Project:	All					
Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)					



SCISSOR_RECT

	enabled.
--	----------



SF_CLIP_VIEWPORT

SF_CLIP_VIEWPORT						
Project:	HSW					
Source:	RenderCS					
Size (in bits):	512					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	Description				
0	31:0	Viewport Matrix Element m00 Format: IEEE_Float				
1	31:0	Viewport Matrix Element m11 Format: IEEE_Float				
2	31:0	Viewport Matrix Element m22 Format: IEEE_Float				
3	31:0	Viewport Matrix Element m30 Format: IEEE_Float				
4	31:0	Viewport Matrix Element m31 Format: IEEE_Float				
5	31:0	Viewport Matrix Element m32 Format: IEEE_Float				
6	31:0	Reserved Format: MBZ				
7	31:0	Reserved Format: MBZ				
8	31:0	X Min Clip Guardband Format: IEEE_Float . This 32-bit float represents the XMin guardband boundary (normalized to Viewport.XMin == -1.0f). This corresponds to the left boundary of the NDC guardband. <table border="1" style="width: 100%; margin-top: 10px;"> <tr> <td style="text-align: center;">Note:</td> <td style="text-align: center;">Project</td> </tr> <tr> <td>Note: Minimum allowed value for this field is -16384.</td> <td style="text-align: center;">HSW</td> </tr> </table>	Note:	Project	Note: Minimum allowed value for this field is -16384.	HSW
Note:	Project					
Note: Minimum allowed value for this field is -16384.	HSW					
9	31:0	X Max Clip Guardband Format: IEEE_Float This 32-bit float represents the XMax guardband boundary (normalized to				



SF_CLIP_VIEWPORT

		<p>Viewport..XMax == 1.0f). This corresponds to the right boundary of the NDC guardband.</p> <table border="1" style="width: 100%;"> <tr> <td style="text-align: center;">Note:</td> <td style="text-align: center;">Project</td> </tr> <tr> <td>Note: Maximum allowed value for this field is 16383.</td> <td>HSW</td> </tr> </table>	Note:	Project	Note: Maximum allowed value for this field is 16383.	HSW		
Note:	Project							
Note: Maximum allowed value for this field is 16383.	HSW							
10	31:0	<p>Y Min Clip Guardband</p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>IEEE_Float</td> </tr> </table> <p>This 32-bit float represents the YMin guardband boundary (normalized to Viewport.YMin == -1.0f). This corresponds to the bottom boundary of the NDC guardband.</p> <table border="1" style="width: 100%;"> <tr> <td style="text-align: center;">Note:</td> <td style="text-align: center;">Project</td> </tr> <tr> <td>Note: Minimum allowed value for this field is -16384.</td> <td>HSW</td> </tr> </table>	Format:	IEEE_Float	Note:	Project	Note: Minimum allowed value for this field is -16384.	HSW
Format:	IEEE_Float							
Note:	Project							
Note: Minimum allowed value for this field is -16384.	HSW							
11	31:0	<p>Y Max Clip Guardband</p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>IEEE_Float</td> </tr> </table> <p>This 32-bit float represents the YMax guardband boundary (normalized to Viewport.YMax == 1.0f). This corresponds to the top boundary of the NDC guardband.</p> <table border="1" style="width: 100%;"> <tr> <td style="text-align: center;">Note:</td> <td style="text-align: center;">Project</td> </tr> <tr> <td>Note: Maximum allowed value for this field is 16383.</td> <td>HSW</td> </tr> </table>	Format:	IEEE_Float	Note:	Project	Note: Maximum allowed value for this field is 16383.	HSW
Format:	IEEE_Float							
Note:	Project							
Note: Maximum allowed value for this field is 16383.	HSW							
12..15 Project: DevHSW	31:0	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ		
Project:	HSW							
Format:	MBZ							



MDP_RTW_16 - SIMD16 Render Target Data Payload

MDP_RTW_16 - SIMD16 Render Target Data Payload		
		Project: All
		Format: MDP_DW_SIMD8
		Slots [7:0] Blue
5.0-5.7	255:0	Blue[15:8]
		Project: All
		Format: MDP_DW_SIMD8
		Slots [15:8] Blue
6.0-6.7	255:0	Alpha[7:0]
		Project: All
		Format: MDP_DW_SIMD8
		Slots [7:0] Alpha
7.0-7.7	255:0	Alpha[15:7]
		Project: All
		Format: MDP_DW_SIMD8
		Slots [15:7] Alpha



SIMD16 Untyped BUFFER Surface 32-Bit Address Payload

MAP32B_USU_SIMD16 - SIMD16 Untyped BUFFER Surface 32-Bit Address Payload		
Project:	HSW	
Source:	PRM	
Size (in bits):	512	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0.0-0.7	255:0	U[7:0]
		Project: All
		Format: MACR_32b
Specifies the U channel for slots [7:0]		
1.0-1.7	255:0	U[15:8]
		Project: All
		Format: MACR_32b
Specifies the U channel for slots [15:8]		



SIMD16 Untyped BUFFER Surface 64-Bit Address Payload

MAP64B_USU_SIMD16 - SIMD16 Untyped BUFFER Surface 64-Bit Address Payload				
Project:	HSW			
Source:	PRM			
Size (in bits):	1024			
Default Value:	0x00000000, 0x00000000			
DWord	Bit	Description		
0.0-0.7	255:0	U3_U0		
		<table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> </table> <p>Specifies the U channel for slots [3:0]</p>	Project:	All
Project:	All			
Format:	MACR_64b			
1.0-1.7	255:0	U7_U4		
		<table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> </table> <p>Specifies the U channel for slots [7:4]</p>	Project:	All
Project:	All			
Format:	MACR_64b			
2.0-2.7	255:0	U11_U8		
		<table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> </table> <p>Specifies the U channel for slots [11:8]</p>	Project:	All
Project:	All			
Format:	MACR_64b			
3.0-3.7	255:0	U15_U12		
		<table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> </table> <p>Specifies the U channel for slots [15:12]</p>	Project:	All
Project:	All			
Format:	MACR_64b			



SIMD16 Untyped STRBUF Surface 32-Bit Address Payload

MAP32B_USUV_SIMD16 - SIMD16 Untyped STRBUF Surface 32-Bit Address Payload				
Project:	HSW			
Source:	PRM			
Size (in bits):	1024			
Default Value:	0x00000000, 0x00000000			
DWord	Bit	Description		
0.0-0.7	255:0	U7_U0		
		<table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MACR_32b</td> </tr> </table> <p>Specifies the U channel for slots [7:0]</p>	Project:	All
Project:	All			
Format:	MACR_32b			
1.0-1.7	255:0	U15_U8		
		<table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MACR_32b</td> </tr> </table> <p>Specifies the U channel for slots [15:8]</p>	Project:	All
Project:	All			
Format:	MACR_32b			
2.0-2.7	255:0	V7_V0		
		<table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MACR_32b</td> </tr> </table> <p>Specifies the V channel for slots [7:0]</p>	Project:	All
Project:	All			
Format:	MACR_32b			
3.0-3.7	255:0	V15_V8		
		<table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MACR_32b</td> </tr> </table> <p>Specifies the V channel for slots [15:8]</p>	Project:	All
Project:	All			
Format:	MACR_32b			



MDP_RTW_8DS - SIMD8 Dual Source Render Target Data Payload

		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src1 Red	
5.0-5.7	255:0	Src1 Green	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src1 Green	
6.0-6.7	255:0	Src1 Blue	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src1 Blue	
7.0-7.7	255:0	Src1 Alpha	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src1 Alpha	



SIMD8 Render Target Data Payload

MDP_RTW_8 - SIMD8 Render Target Data Payload		
Project:	HSW	
Source:	PRM	
Size (in bits):	1024	
Default Value:	0x00000000, 0x00000000	
DWord	Bit	Description
0.0-0.7	255:0	Red
		Project: All
		Format: MDP_DW_SIMD8
		Slots [7:0] Red
1.0-1.7	255:0	Green
		Project: All
		Format: MDP_DW_SIMD8
		Slots [7:0] Green
2.0-2.7	255:0	Blue
		Project: All
		Format: MDP_DW_SIMD8
		Slots [7:0] Blue
3.0-3.7	255:0	Alpha
		Project: All
		Format: MDP_DW_SIMD8
		Slots [7:0] Alpha



SIMD8 Untyped BUFFER Surface 32-Bit Address Payload

MAP32B_USU_SIMD8 - SIMD8 Untyped BUFFER Surface 32-Bit Address Payload						
Project:	HSW					
Source:	PRM					
Size (in bits):	256					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	U <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MACR_32b</td> </tr> </table> Specifies the U channel for slots [7:0]	Project:	All	Format:	MACR_32b
Project:	All					
Format:	MACR_32b					



SIMD8 Untyped BUFFER Surface 64-Bit Address Payload

MAP64B_USU_SIMD8 - SIMD8 Untyped BUFFER Surface 64-Bit Address Payload		
Project:	HSW	
Source:	PRM	
Size (in bits):	512	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0.0-0.7	255:0	U3_U0
		Project: All
		Format: MACR_64b
		Specifies the U channel for slots [3:0]
1.0-1.7	255:0	U7_U4
		Project: All
		Format: MACR_64b
		Specifies the U channel for slots [7:4]



SIMD8 Untyped STRBUF Surface 32-Bit Address Payload

MAP32B_USUV_SIMD8 - SIMD8 Untyped STRBUF Surface 32-Bit Address Payload		
Project:	HSW	
Source:	PRM	
Size (in bits):	512	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0.0-0.7	255:0	U
		Project: All
		Format: MACR_32b
		Specifies the U channel for slots [7:0]
1.0-1.7	255:0	V
		Project: All
		Format: MACR_32b
		Specifies the V channel for slots [7:0]



SO_DECL

DWord		Bit	Description								
SO_DECL Project: HSW Source: RenderCS Size (in bits): 16 Default Value: 0x00000000											
A list of SO_DECL structures are passed in the 3DSTATE_SO_DECL_LIST command. Each structure specifies either (a) the source and destination of an up-to-4-DWord appending write into an SO buffer, or (b) how many DWords to skip over in the destination SO buffer (i.e., a "hole" where the previous buffer contents are maintained).											
0	15:14	Reserved									
		Project:	All								
		Format:	MBZ								
	13:12	Output Buffer Slot									
		Project:	All								
		Format:	U2 Buffer Index								
	This field selects the destination output buffer slot.										
	11	Hole Flag									
		Project:	All								
		Format:	Flag								
If set, the Component Mask field indirectly specifies a number of 32-bit locations to skip over (leave unmodified in memory) in the selected output buffer. The Register Index field is ignored. The only permitted Component Mask values are as follows:											
<table border="1"> <tr> <td>0x0</td> <td>No Dwords are skipped over (SO_DECL performs no operation)</td> </tr> <tr> <td>0x1 (X)</td> <td>Skip 1 DWord</td> </tr> <tr> <td>0x3 (XY)</td> <td>Skip 2 DWords</td> </tr> <tr> <td>0x7 (XYZ)</td> <td>Skip 3 DWords</td> </tr> <tr> <td>0xF (XYZW)</td> <td>Skip 4 DWords</td> </tr> </table>		0x0	No Dwords are skipped over (SO_DECL performs no operation)	0x1 (X)	Skip 1 DWord	0x3 (XY)	Skip 2 DWords	0x7 (XYZ)	Skip 3 DWords	0xF (XYZW)	Skip 4 DWords
0x0	No Dwords are skipped over (SO_DECL performs no operation)										
0x1 (X)	Skip 1 DWord										
0x3 (XY)	Skip 2 DWords										
0x7 (XYZ)	Skip 3 DWords										
0xF (XYZW)	Skip 4 DWords										
10	Reserved										
	Project:	All									
	Format:	MBZ									
9:4	Register Index										
	Project:	All									
	Format:	U6 128-bit granular offset into the source vertex read data									



SO_DECL

If Hole Flag is clear, this field specifies the 128-bit offset into the source vertex data which supplies the source data to be written to the destination buffer, where the individual 32-component destination locations are selected by Component Mask. e.g., Register Index 0 corresponds with the first 128 bits of the data read from the vertex URB entry (as per corresponding Vertex Read Offset state)

There is only enough internal storage for the 128-bit vertex header and 32 128-bit vertex attributes.

Value	Name
[0,32]	
0h	[Default]

Programming Notes

It is the responsibility of software to map any API-visible source data specifications (e.g., vertex register number) into 128-bit granular URB read offsets.

3:0 **Component Mask**

Project:	All
Format:	MASK 4-bit Mask

This field is a 4-bit bitmask that selects which contiguous 32-bit component(s) are either written or skipped-over in the destination buffer.

If this field is zero the SO_DECL operation is effectively a no-op. No data will be appended to the destination and the destination buffer's write pointer will not be advanced.

If the **Hole Flag** is set, this field (if non-zero) indirectly specifies how much the destination buffer's write pointer should be advanced. See **Hole Flag** description above for restrictions on this field.

If the **Hole Flag** is clear, this field (if non-zero) selects which source components are to be written to the destination buffer. The components must be contiguous, e.g. YZW is legal, but XZW is not. The selected source components are written to the destination buffer starting at the current write pointer, and then the write pointer is advanced past the written data. E.g., if YZW is specified, the three (YZW) components of the source register will be written to the destination buffer at the current write pointer, and the write pointer will be advanced by 3 DWords.

Value	Name	Project
0h	[Default]	
xxx1b	SO_DECL_COMPMASK_X	All
xx1xb	SO_DECL_COMPMASK_Y	All
x1xxb	SO_DECL_COMPMASK_Z	All
1xxxb	SO_DECL_COMPMASK_W	All



SplitBaseAddress4KByteAligned

SplitBaseAddress4KByteAligned		
Source:	PRM	
Size (in bits):	32	
Default Value:	0x00000000	
Specifies a 64-bit (48-bit canonical) 4K-byte aligned memory base address.		
DWord	Bit	Description
0 Project: All	31:12	Base Address Low
		Project: All
	Format: GraphicsAddress[31:12]	
	11:0	Reserved
Project: All		
Format: MBZ		



SplitBaseAddress64ByteAligned

SplitBaseAddress64ByteAligned			
Source:	PRM		
Size (in bits):	32		
Default Value:	0x00000000		
Specifies a 64-bit (48-bit canonical) 64-byte aligned memory base address.			
DWord	Bit	Description	
0 Project: All	31:6	Base Address Low	
		Project:	All
	Format:	GraphicsAddress[31:6]	
	5:0	Reserved	
Project:		All	
		Format:	MBZ



SPR_GAMC REFERENCE POINT FORMAT

SPR_GAMC REFERENCE POINT FORMAT				
Project:	HSW			
Source:	PRM			
Size (in bits):	30			
Default Value:	0x00000000			
This format is used to determine the first 16 reference points (points 0 to 15) for sprite gamma correction. The values are represented in an unsigned 0.10 format with 0 integer and 10 fractional bits. See SPR_GAMC for sprite gamma programming information.				
DWord	Bit	Description		
0	29:20	Red Gamma Reference Point Format: <table border="1"><tr><td></td><td>U0.10</td></tr></table> This value specifies a reference point that is used for the red color channel sprite gamma correction.		U0.10
		U0.10		
	19:10	Green Gamma Reference Point Format: <table border="1"><tr><td></td><td>U0.10</td></tr></table> This value specifies a reference point that is used for the green color channel sprite gamma correction.		U0.10
	U0.10			
9:0	Blue Gamma Reference Point Format: <table border="1"><tr><td></td><td>U0.10</td></tr></table> This value specifies a reference point that is used for the blue color channel sprite gamma correction.		U0.10	
	U0.10			



SrcRegNum

SrcRegNum											
Project:	HSW										
Source:	EuIsa										
Size (in bits):	8										
Default Value:	0x00000000										
Description		Project									
<p>Register Number</p> <p>This field provides the register number for the operand. For a GRF register operand, it provides the portion of register address aligning to 256-bit. For an ARF register operand, this field is encoded such that MSBs identify the architecture register type and LSBs provide its register number.</p> <p>This field together with the corresponding SubRegNum field provides the byte aligned address for the origin of the register region. Specifically, this field provides bits [12:5] of the byte address, while SubRegNum field provides bits [4:0].</p> <p>This field applies to the destination operand and the source operands. It is ignored (or not present in the instruction word) for an immediate source operand.</p> <p>This field is present if the operand is in direct addressing mode; it is not present if the operand is register-indirect addressed.</p>		HSW									
DWord	Bit	Description									
0	7:0	<p>Source Register Number</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0-127</td> <td>If {Dst/Src0/Src1/Src2}.RegFile==GRF</td> <td></td> </tr> <tr> <td style="text-align: center;">0-0ffh</td> <td>If {Dst/Src0/Src1/Src2}.RegFile==ARF</td> <td>This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.</td> </tr> </tbody> </table>	Value	Name	Description	0-127	If {Dst/Src0/Src1/Src2}.RegFile==GRF		0-0ffh	If {Dst/Src0/Src1/Src2}.RegFile==ARF	This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.
Value	Name	Description									
0-127	If {Dst/Src0/Src1/Src2}.RegFile==GRF										
0-0ffh	If {Dst/Src0/Src1/Src2}.RegFile==ARF	This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.									



SrcSubRegNum

SrcSubRegNum											
Project:	HSW										
Source:	EuIsa										
Size (in bits):	5										
Default Value:	0x00000000										
Description		Project									
<p>Subregister Number</p> <p>This field provides the sub-register number for the operand. For a GRF register operand, it provides the byte address within a 256-bit register. For an ARF register operand, this field also provides the sub-register number according to the encoding defined for the given architecture register.</p> <p>This field together with the corresponding RegNum field provides the byte aligned address for the origin of the register region. Specifically, this field provides bits [4:0] of the byte address, while the RegNum field provides bits [12:5].</p> <p>This field applies to the destination operand and the source operands. It is ignored (or not present in the instruction word) for an immediate source operand.</p> <p>This field is present if the operand is in direct addressing mode; it is not present if the operand is register-indirect addressed.</p>		HSW									
Programming Notes											
<p>Note: The recommended instruction syntax uses subregister numbers within the GRF in units of actual data element size, corresponding to the data type used. For example for the F (Float) type, the assembler syntax uses subregister numbers 0 to 7, corresponding to subregister byte addresses of 0 to 28 in steps of 4, the element size.</p>											
DWord	Bit	Description									
0	4:0	<p>Source Sub Register Number</p> <table border="1" style="width: 100%;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0-31</td> <td>If {Dst/Src0/Src1/Src2}.RegFile==GRF</td> <td></td> </tr> <tr> <td style="text-align: center;">0-0ffh</td> <td>If {Dst/Src0/Src1/Src2}.RegFile==ARF</td> <td>This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.</td> </tr> </tbody> </table>	Value	Name	Description	0-31	If {Dst/Src0/Src1/Src2}.RegFile==GRF		0-0ffh	If {Dst/Src0/Src1/Src2}.RegFile==ARF	This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.
Value	Name	Description									
0-31	If {Dst/Src0/Src1/Src2}.RegFile==GRF										
0-0ffh	If {Dst/Src0/Src1/Src2}.RegFile==ARF	This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.									



SRD Interrupt Bit Definition

SRD Interrupt Bit Definition			
Project:	HSW		
Source:	PRM		
Size (in bits):	32		
Default Value:	0x00000000		
The SRD Interrupt Registers all share the same bit definitions from this table.			
DWord	Bit	Description	
0	31:3	Reserved	
	2	SRD Aux Error This bit is set on the rising edge of the SRD Aux error (receive error or timeout) indication.	
		Value	Name
		0b	Event Not Detected
	1b	Event Detected	
1	SRD Exit This event occurs on the first blank start after SRD exit.		
0	SRD PreWarn This event occurs two display frames prior to entering SRD.		



SW Generated BINDING_TABLE_STATE

SW Generated BINDING_TABLE_STATE				
Project:	HSW			
Source:	PRM			
Size (in bits):	32			
Default Value:	0x00000000			
<p>The binding table binds surfaces to logical resource indices used by shaders and other compute engine kernels. It is stored as an array of up to 256 elements, each of which contains one dword as defined here. The start of each element is spaced one dword apart. The first element of the binding table is aligned to a 32-byte boundary. Binding table indexes beyond 256 will automatically be mapped to entry 0 by the HW, w/ the exception of any messages which support the special indexes 240 through 255, inclusive.</p>				
DWord	Bit	Description		
0	31:5	<p>Surface State Pointer</p> <table border="1"> <tr> <td>Format:</td> <td>SurfaceStateOffset[31:5]</td> </tr> </table> <p>This 32-byte aligned address points to a surface state block. This pointer is relative to the Surface State Base Address</p>	Format:	SurfaceStateOffset[31:5]
	Format:	SurfaceStateOffset[31:5]		
4:0	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			



MDP_RTW_ZMA16 - SZ OM S0A SIMD16 Render Target Data Payload

MDP_RTW_ZMA16 - SZ OM S0A SIMD16 Render Target Data Payload						
5.0-6.7	511:0	Green <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MDP_DW_SIMD16</td></tr></table> Slots [15:0] Green	Project:	All	Format:	MDP_DW_SIMD16
Project:	All					
Format:	MDP_DW_SIMD16					
7.0-8.7	511:0	Blue <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MDP_DW_SIMD16</td></tr></table> Slots [15:0] Blue	Project:	All	Format:	MDP_DW_SIMD16
Project:	All					
Format:	MDP_DW_SIMD16					
9.0-10.7	511:0	Alpha <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MDP_DW_SIMD16</td></tr></table> Slots [15:0] Alpha	Project:	All	Format:	MDP_DW_SIMD16
Project:	All					
Format:	MDP_DW_SIMD16					
11.0-12.7	511:0	Source Depth <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MDP_DW_SIMD16</td></tr></table> Slots [15:0] Source Depth	Project:	All	Format:	MDP_DW_SIMD16
Project:	All					
Format:	MDP_DW_SIMD16					



MDP_RTW_ZMA8 - SZ OM S0A SIMD8 Render Target Data Payload

		Format:	MDP_DW_SIMD8
		Slots [7:0] Blue	
5.0-5.7	255:0	Alpha	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Alpha	
6.0-6.7	255:0	Source Depth	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Source Depth	



MDP_RTW_ZM16 - SZ OM SIMD16 Render Target Data Payload

		Format:	MDP_DW_SIMD8
		Slots [7:0] Green	
4.0-4.7	255:0	Green[15:7]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Green	
5.0-5.7	255:0	Blue[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Blue	
6.0-6.7	255:0	Blue[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Blue	
7.0-7.7	255:0	Alpha[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Alpha	
8.0-8.7	255:0	Alpha[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Alpha	
9.0-9.7	255:0	Source Depth[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Source Depth	
10.0-10.7	255:0	Source Depth[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Source Depth	



SZ OM SIMD8 Dual Source Render Target Data Payload

MDP_RTW_ZM8DS - SZ OM SIMD8 Dual Source Render Target Data Payload						
Project:	HSW					
Source:	PRM					
Size (in bits):	2560					
Default Value:	0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	oMask <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> oMask for slots [7:0] and [15:8]. Operation selects upper or lower half.	Project:	All	Format:	MDPR_OMASK
Project:	All					
Format:	MDPR_OMASK					
1.0-1.7	255:0	Src0 Red <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src0 Red	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
2.0-2.7	255:0	Src0 Green <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src0 Green	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
3.0-3.7	255:0	Src0 Blue <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> </table>	Project:	All		
Project:	All					



MDP_RTW_ZM8DS - SZ OM SIMD8 Dual Source Render Target Data Payload

		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src0 Blue	
4.0-4.7	255:0	Src0 Alpha	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src0 Alpha	
5.0-5.7	255:0	Src1 Red	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src1 Red	
6.0-6.7	255:0	Src1 Green	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src1 Green	
7.0-7.7	255:0	Src1 Blue	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src1 Blue	
8.0-8.7	255:0	Src1 Alpha	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src1 Alpha	
9.0-9.7	255:0	Source Depth	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] or [15:8] of Source Depth	



SZ OM SIMD8 Render Target Data Payload

MDP_RTW_ZM8 - SZ OM SIMD8 Render Target Data Payload						
Project:	HSW					
Source:	PRM					
Size (in bits):	1536					
Default Value:	0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	oMask <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> Slots [7:0] oMask. Upper half ignored.	Project:	All	Format:	MDPR_OMASK
Project:	All					
Format:	MDPR_OMASK					
1.0-1.7	255:0	Red <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Red	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
2.0-2.7	255:0	Green <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Green	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
3.0-3.7	255:0	Blue <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Blue	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
4.0-4.7	255:0	Alpha <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table>	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					



MDP_RTW_ZM8 - SZ OM SIMD8 Render Target Data Payload

		Slots [7:0] Alpha	
5.0-5.7	255:0	Source Depth	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Source Depth	



SZ S0A SIMD16 Render Target Data Payload

MDP_RTW_ZA16 - SZ S0A SIMD16 Render Target Data Payload		
Project:	HSW	
Source:	PRM	
Size (in bits):	3072	
Default Value:	0x00000000, 0x00000000,	
DWord	Bit	Description
0.0-0.7	255:0	Source 0 Alpha[7:0] Project: All Format: MDP_DW_SIMD8 Slots [7:0] Source 0 Alpha
1.0-1.7	255:0	Source 0 Alpha[15:8] Project: All Format: MDP_DW_SIMD8 Slots [15:8] Source 0 Alpha
2.0-2.7	255:0	Red[7:0] Project: All Format: MDP_DW_SIMD8 Slots [7:0] Red
3.0-3.7	255:0	Red[15:8] Project: All



MDP_RTW_ZA16 - SZ S0A SIMD16 Render Target Data Payload

		Format:	MDP_DW_SIMD8
		Slots [15:8] Red	
4.0-4.7	255:0	Green[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Green	
5.0-5.7	255:0	Green[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Green	
6.0-6.7	255:0	Blue[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Blue	
7.0-7.7	255:0	Blue[15:7]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Blue	
8.0-8.7	255:0	Alpha[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Alpha	
9.0-9.7	255:0	Alpha[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Alpha	
10.0-10.7	255:0	Source Depth[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Source Depth	
11.0-11.7	255:0	Source Depth[15:8]	



MDP_RTW_ZA16 - SZ S0A SIMD16 Render Target Data Payload

		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Source Depth	



SZ S0A SIMD8 Render Target Data Payload

MDP_RTW_ZA8 - SZ S0A SIMD8 Render Target Data Payload						
Project:	HSW					
Source:	PRM					
Size (in bits):	1536					
Default Value:	0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	Source 0 Alpha <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Source 0 Alpha	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
1.0-1.7	255:0	Red <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Red	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
2.0-2.7	255:0	Green <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Green	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
3.0-3.7	255:0	Blue <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Blue	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
4.0-4.7	255:0	Alpha <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table>	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					



MDP_RTW_ZA8 - SZ S0A SIMD8 Render Target Data Payload

		Slots [7:0] Alpha	
5.0-5.7	255:0	Source Depth	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Source Depth	



SZ SIMD16 Render Target Data Payload

MDP_RTW_Z16 - SZ SIMD16 Render Target Data Payload						
Project:	HSW					
Source:	PRM					
Size (in bits):	2560					
Default Value:	0x00000000, 0x00000000,					
DWord	Bit	Description				
0.0-0.7	255:0	Red[7:0] <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Red	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
1.0-1.7	255:0	Red[15:8] <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [15:8] Red	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
2.0-2.7	255:0	Green[7:0] <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Green	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
3.0-3.7	255:0	Green[15:8] <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table>	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					



MDP_RTW_Z16 - SZ SIMD16 Render Target Data Payload						
		Slots [15:8] Green				
4.0-4.7	255:0	Blue[7:0] <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Blue	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
5.0-5.7	255:0	Blue[15:8] <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [15:8] Blue	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
6.0-6.7	255:0	Alpha[7:0] <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Alpha	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
7.0-7.7	255:0	Alpha[15:8] <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [15:8] Alpha	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
8.0-8.7	255:0	Source Depth[7:0] <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Source Depth	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					
9.0-9.7	255:0	Source Depth[15:8] <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [15:8] Source Depth	Project:	All	Format:	MDP_DW_SIMD8
Project:	All					
Format:	MDP_DW_SIMD8					



SZ SIMD8 Dual Source Render Target Data Payload

MDP_RTW_Z8DS - SZ SIMD8 Dual Source Render Target Data Payload		
Project:	HSW	
Source:	PRM	
Size (in bits):	2304	
Default Value:	0x00000000, 0x00000000,	
DWord	Bit	Description
0.0-0.7	255:0	Src0 Red Project: All Format: MDP_DW_SIMD8 Slots[7:0] or [15:8] of Src0 Red
1.0-1.7	255:0	Src0 Green Project: All Format: MDP_DW_SIMD8 Slots[7:0] or [15:8] of Src0 Green
2.0-2.7	255:0	Src0 Blue Project: All Format: MDP_DW_SIMD8 Slots[7:0] or [15:8] of Src0 Blue
3.0-3.7	255:0	Src0 Alpha Project: All Format: MDP_DW_SIMD8 Slots[7:0] or [15:8] of Src0 Alpha



MDP_RTW_Z8DS - SZ SIMD8 Dual Source Render Target Data Payload

MDP_RTW_Z8DS - SZ SIMD8 Dual Source Render Target Data Payload		
4.0-4.7	255:0	Src1 Red
		Project: All
		Format: MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src1 Red
5.0-5.7	255:0	Src1 Green
		Project: All
		Format: MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src1 Green
6.0-6.7	255:0	Src1 Blue
		Project: All
		Format: MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src1 Blue
7.0-7.7	255:0	Src1 Alpha
		Project: All
		Format: MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Src1 Alpha
8.0-8.7	255:0	Source Depth
		Project: All
		Format: MDP_DW_SIMD8
		Slots [7:0] or [15:8] of Source Depth



MDP_RTW_Z8 - SZ SIMD8 Render Target Data Payload		



Thread Spawn Message Descriptor

Thread Spawn Message Descriptor				
Project:	HSW			
Source:	RenderCS			
Size (in bits):	32			
Default Value:	0x00000000			
DWord	Bit	Description		
0	31:20	Reserved		
		Format:	MBZ	
	19	Header Present		
		Format:	MBZ	
		Programming Notes		
			This bit MBZ for all Thread Spawner messages.	
	18:5	Reserved		
		Format:	MBZ	
	4	Resource Select		
		This field specifies the resource associated with the action taken by the Opcode.		
Value		Name	Description	
			Exists If	
0			Spawn a Child Thread	[Opcode] == 'Spawn Thread'
1			Spawn a Root Thread	[Opcode] == 'Spawn Thread'
0		The URB Handle is Dereferenced	[Opcode] == 'Dereference Resource'	
1		The URBHandle is NOT Dereferenced	[Opcode] == 'Dereference Resource'	
3:2	Reserved			
	Format:	MBZ		
1	Requester Type			
	This field indicates whether the requesting thread is a root thread or a child thread. If it is a root thread, when Opcode is 0, FF managed resources are dereferenced.			
	If it is a child thread and Opcode is 0, no resource is dereferenced; no action is required by the TS.			
	Value	Name		
0	Root Thread			
1	Child Thread			
0	Opcode			
	Indicates the operation performed by the message. A root thread must terminate with a message to TS (Opcode == 0 and EOT == 1).			



Thread Spawn Message Descriptor

A child thread should also terminate with such a message. A thread cannot terminate with an Opcode of "spawn thread".

Value	Name	Description
0	Dereference Resource	also used for end of thread
1	Spawn Thread	



VC1

VC1				
Project:	HSW			
Source:	VideoCS			
Size (in bits):	16			
Default Value:	0x00000000			
DWord	Bit	Description		
0	15:8	Reserved Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>MBZ</td></tr></table>		MBZ
		MBZ		
	7	Syncmarker Error This flag indicates missing sync marker SEs coded in the bit-stream.		
	6	Mbmode SE Error This flag indicates inconsistent Macroblock SEs coded in the bit-stream.		
	5	Transformtype SE Error This flag indicates inconsistent transform type SEs coded in the bit-stream.		
	4	Coefficient Error This flag indicates inconsistent Coefficient SEs coded in the bit-stream.		
	3	Motion Vector SE Error This flag indicates inconsistent Motion Vector SEs coded in the bit-stream.		
	2	Coded Block Pattern CY SE Error This flag indicates inconsistent CBPCY SEs coded in the bit-stream.		
	1	Mquant Error This flag indicates inconsistent MQUANT SEs coded in the bit-stream.		
0	MB Concealment Flag . Each pulse from this flag indicates one MB is concealed by hardware.			



VCS Hardware-Detected Error Bit Definitions

VCS Hardware-Detected Error Bit Definitions							
Project:	HSW						
Source:	VideoCS						
Size (in bits):	16						
Default Value:	0x00000000						
DWord	Bit	Description					
0	15:3	Reserved Format: MBZ					
	2	Reserved Project: HSW Format: MBZ					
	1	Reserved Format: MBZ					
	0	Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include: <ul style="list-style-type: none"> Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Instruction Error detected</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> This error indications cannot be cleared except by reset (i.e., it is a fatal error).	Value	Name	Description	1	
Value	Name	Description					
1		Instruction Error detected					



VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS

VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS																
Project:	HSW															
Source:	VideoEnhancementCS															
Size (in bits):	6															
Default Value:	0x00000000															
DWord	Bit	Description														
0	5:4	Arbitration Priority Control This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.														
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority				
		Value	Name													
		00b	Highest priority													
		01b	Second highest priority													
	10b	Third highest priority														
	11b	Lowest priority														
	3	Reserved														
	2:1	LLC/eLLC Cacheability Control (LLCCC) This is the field used in GT interface block to determine what type of access need to be generated to uncore. For the cases where the LLCCC is set, cacheable transaction are generated to enable LLC/eLLC usage for particular stream.														
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>PTE</td> <td>Use PTE values</td> </tr> <tr> <td>01b</td> <td>UC</td> <td>UC - uncacheable</td> </tr> <tr> <td>10b</td> <td>LLC/eLLC WB cacheable</td> <td>LLC/eLLC WB cacheable</td> </tr> <tr> <td>11b</td> <td>eLLC WB cacheable</td> <td>eLLC WB cacheable (UC in LLC)</td> </tr> </tbody> </table>	Value	Name	Description	00b	PTE	Use PTE values	01b	UC	UC - uncacheable	10b	LLC/eLLC WB cacheable	LLC/eLLC WB cacheable	11b	eLLC WB cacheable
Value		Name	Description													
00b		PTE	Use PTE values													
01b		UC	UC - uncacheable													
10b	LLC/eLLC WB cacheable	LLC/eLLC WB cacheable														
11b	eLLC WB cacheable	eLLC WB cacheable (UC in LLC)														
Programming Notes																
<i>Exceptions:</i> <ol style="list-style-type: none"> If a surface is cacheable in L3, evictions from L3 would ignore LLC/eLLC cacheability control (LLCCC) field and assumes the access to be cacheable in LLC/eLLC. LLCCC field is a HINT however there are edge cases where it may not be followed. The resulting line is not guaranteed to land up in the target cache. 																
0	L3 Cacheability Control (L3CC) Not used for VEBOX and ignored.															



VEBOX_ACE_LACE_STATE

VEBOX_ACE_LACE_STATE			
Project:	HSW		
Source:	VideoEnhancementCS		
Size (in bits):	416		
Default Value:	0x00000068, 0x4C382410, 0x9C887460, 0xEBD8C4B0, 0x604C3824, 0xB09C8874, 0x0000D8C4, 0x04000400, 0x04000400, 0x04000400, 0x04000400, 0x04000400, 0x00000400		
This state structure contains the IECP State Table Contents for ACE state.			
DWord	Bit	Description	
0	31:12	Reserved	
		Project:	HSW
		Format:	MBZ
	11:7	Reserved	
		Format:	MBZ
	6:2	Skin Threshold	
		Format:	U5
		Used for Y analysis (min/max) for pixels which are higher than skin threshold.	
		Value	Name
		[1,31]	
26	[Default]		
1	Full Image Histogram		
	Default Value:	0	
	Project:	HSW	
	Format:	Enable	
Used to ignore the area of interest for full image histogram. This applies to all statistics that are affected by AOI (Area of Interest).			
0	ACE Enable		
	Format:	Enable	
1	31:24	Y3	
		Default Value:	76
	Format:	U8	
The value of the y_pixel for point 3 in PWL.			
	23:16	Y2	



VEBOX_ACE_LACE_STATE

		Default Value:	56
		Format:	U8
		The value of the y_pixel for point 2 in PWL.	
	15:8	Y1	
		Default Value:	36
		Format:	U8
	The value of the y_pixel for point 1 in PWL.		
	7:0	Ymin	
		Default Value:	16
Format:		U8	
The value of the y_pixel for point 0 in PWL.			
2	31:24	Y7	
		Default Value:	156
		Format:	U8
	The value of the y_pixel for point 7 in PWL.		
	23:16	Y6	
		Default Value:	136
		Format:	U8
	The value of the y_pixel for point 6 in PWL.		
	15:8	Y5	
		Default Value:	116
		Format:	U8
	The value of the y_pixel for point 5 in PWL.		
	7:0	Y4	
		Default Value:	96
		Format:	U8
	The value of the y_pixel for point 4 in PWL.		
3	31:24	Ymax	
		Default Value:	235
		Format:	U8
The value of the y_pixel for point 11 in PWL.			



VEBOX_ACE_LACE_STATE

	23:16	Y10	Default Value:	216
			Format:	U8
		The value of the y_pixel for point 10 in PWL.		
	15:8	Y9	Default Value:	196
			Format:	U8
		The value of the y_pixel for point 9 in PWL.		
	7:0	Y8	Default Value:	176
			Format:	U8
		The value of the y_pixel for point 8 in PWL.		
4	31:24	B4	Default Value:	96
			Format:	U8
		The value of the bias for point 4 in PWL.		
	23:16	B3	Default Value:	76
			Format:	U8
		The value of the bias for point 3 in PWL.		
	15:8	B2	Default Value:	56
			Format:	U8
		The value of the bias for point 2 in PWL.		
	7:0	B1	Default Value:	36
			Format:	U8
		The value of the bias for point 1 in PWL.		
5	31:24	B8	Default Value:	176
			Format:	U8
		The value of the bias for point 8 in PWL.		



VEBOX_ACE_LACE_STATE

		VEBOX_ACE_LACE_STATE		
	23:16	B7		
		Default Value:	156	
		Format:	U8	
	The value of the bias for point 7 in PWL.			
	15:8	B6		
		Default Value:	136	
		Format:	U8	
	The value of the bias for point 6 in PWL.			
	7:0	B5		
Default Value:		116		
Format:		U8		
The value of the bias for point 5 in PWL.				
6	31:16	Reserved		
		Format:	MBZ	
	15:8	B10		
		Default Value:	216	
		Format:	U8	
	The value of the bias for point 10 in PWL.			
7:0	B9			
	Default Value:	196		
	Format:	U8		
The value of the bias for point 9 in PWL.				
7	31:27	Reserved		
		Format:	MBZ	
	26:16	S1		
		Default Value:	1024	
		Format:	U1.10	
		The value of the slope for point 1 in PWL		
The default is 1024/1024				
15:11	Reserved			
	Format:	MBZ		



VEBOX_ACE_LACE_STATE

	10:0	S0	
		Default Value:	1024
		Format:	U1.10
		The value of the slope for point 0 in PWL	
		The default is 1024/1024	
8	31:27	Reserved	
		Format:	MBZ
	26:16	S3	
		Default Value:	1024
		Format:	U1.10
		The value of the slope for point 3 in PWL	
		The default is 1024/1024	
	15:11	Reserved	
		Format:	MBZ
	10:0	S2	
		Default Value:	1024
		Format:	U1.10
	The value of the slope for point 2 in PWL		
	The default is 1024/1024		
9	31:27	Reserved	
		Format:	MBZ
	26:16	S5	
		Default Value:	1024
		Format:	U1.10
		The value of the slope for point 5 in PWL	
		The default is 1024/1024	
	15:11	Reserved	
		Format:	MBZ
	10:0	S4	
		Default Value:	1024
		Format:	U1.10
	The value of the slope for point 4 in PWL		



VEBOX_ACE_LACE_STATE

VEBOX_ACE_LACE_STATE		
		The default is 1024/1024
10	31:27	Reserved
		Format: MBZ
	26:16	S7
		Default Value: 1024
		Format: U1.10
		The value of the slope for point 7 in PWL The default is 1024/1024
	15:11	Reserved
		Format: MBZ
	10:0	S6
		Default Value: 1024
Format: U1.10		
The default is 1024/1024		
11	31:27	Reserved
		Format: MBZ
	26:16	S9
		Default Value: 1024
		Format: U1.10
		The value of the slope for point 9 in PWL The default is 1024/1024
	15:11	Reserved
		Format: MBZ
	10:0	S8
		Default Value: 1024
Format: U1.10		
The value of the slope for point 8 in PWL The default is 1024/1024		
12	31:16	Reserved
		Project: HSW
		Format: MBZ



VEBOX_ACE_LACE_STATE

	15:11	Reserved	
		Format:	MBZ
	10:0	S10	
		Default Value:	1024
		Format:	U1.10
		The value of the slope for point 10 in PWL.	



VEBOX_ALPHA_AOI_STATE

VEBOX_ALPHA_AOI_STATE								
Project:	HSW							
Source:	VideoEnhancementCS							
Size (in bits):	96							
Default Value:	0x00000000, 0x00030000, 0x00030000							
This state structure contains the IECP State Table Contents for Fixed Alpha and Area of Interest state.								
DWord	Bit	Description						
0	31:17	Reserved Format: MBZ						
	16	Alpha from State Select Format: U1 Enumerated type <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>alpha is taken from message</td> </tr> <tr> <td>1</td> <td>alpha is taken from state</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> If the input format does not have alpha available and the output format provides alpha, this bit should be set to 1. This should be 0 when Alpha Plane Enable is 1.	Value	Name	0	alpha is taken from message	1	alpha is taken from state
	Value	Name						
	0	alpha is taken from message						
	1	alpha is taken from state						
15:12	Reserved Format: MBZ							
11:0	Color Pipe Alpha Format: U12							
1	31:30	Reserved Format: MBZ						
	29:16	AOI Max X Default Value: 3 Format: U14 Area of Interest Minimum X - The ACE histogram and Skin Tone Detection statistic gathering will occur within the MinX/MinY to MaxX/MaxY area (inclusive). This value must be a multiple of 4 minus 1.						
	15:14	Reserved Format: MBZ						
	13:0	AOI Min X						



VEBOX_ALPHA_AOI_STATE

		Default Value:	0
		Format:	U14
		This value must be a multiple of 4.	
2	31:30	Reserved	
		Format:	MBZ
	29:16	AOI Max Y	
		Default Value:	3
		Format:	U14
		This value must be a multiple of 4 minus 1.	
	15:14	Reserved	
		Format:	MBZ
	13:0	AOI Min Y	
		Default Value:	0
	Format:	U14	
		This value must be a multiple of 4.	



VEBOX_Ch_Dir_Filter_Coefficient

VEBOX_Ch_Dir_Filter_Coefficient		
Project:	HSW	
Source:	PRM	
Size (in bits):	64	
Default Value:	0x00000000, 0x00000000	
DWord	Bit	Description
0..1	63:56	Filter Coefficient[7] Format: S1.6 2's Complement Range: [-2, +2)
	55:48	Filter Coefficient[6] Format: S1.6 2's Complement Range: [-2, +2)
	47:40	Filter Coefficient[5] Format: S1.6 2's Complement Range: [-2, +2)
	39:32	Filter Coefficient[4] Format: S1.6 2's Complement Range: [-2, +2)
	31:24	Filter Coefficient[3] Format: S1.6 2's Complement Range: [-2, +2)
	23:16	Filter Coefficient[2] Format: S1.6 2's Complement Range: [-2, +2)
	15:8	Filter Coefficient[1] Format: S1.6 2's Complement Range: [-2, +2)
	7:0	Filter Coefficient[0] Format: S1.6 2's Complement



VEBOX_Ch_Dir_Filter_Coefficient

Range: [-2, +2)



VEBOX_CSC_STATE

VEBOX_CSC_STATE																
Project:	HSW															
Source:	VideoEnhancementCS															
Size (in bits):	256															
Default Value:	0x00002000, 0x00000000, 0x00000400, 0x00000000, 0x00000400, 0x00000000, 0x00000000, 0x00000000															
This state structure contains the IECPC State Table Contents for CSC state.																
DWord	Bit	Description														
0	31:29	Reserved Format: MBZ														
	28:16	C1 Default Value: 0 Format: S2.10 2's complement Transform coefficient.														
	15:3	C0 Default Value: 1024 Format: S2.10 2's complement Transform coefficient.														
	2	Reserved Format: MBZ														
	1	YUV_Channel_Swap Default Value: 0 Format: Enable This bit should only be used with RGB output formats. When this bit is set, the YUV channels are swapped into the output RGB channels as shown in the following table: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th></th> <th colspan="2">YUV_Channel_Swap</th> </tr> </thead> <tbody> <tr> <td></td> <td>0</td> <td>1</td> </tr> <tr> <td>Y</td> <td>R</td> <td>G</td> </tr> <tr> <td>U</td> <td>G</td> <td>B</td> </tr> <tr> <td>V</td> <td>B</td> <td>R</td> </tr> </tbody> </table>		YUV_Channel_Swap			0	1	Y	R	G	U	G	B	V	B
	YUV_Channel_Swap															
	0	1														
Y	R	G														
U	G	B														
V	B	R														
Programming Notes																
In previous projects [Pre-DevHSW], the yuv_in and yuv_out state variables were used to offset																



VEBOX_CSC_STATE

		<p>the YUV values by $\frac{1}{2}$ of their range before (for yuv_in) and after (for yuv_out) color space conversion; in addition yuv_out swapped the YUV channels. The same effect is accomplished on [DevHSW+], with the per channel Offset in and Offset out state variables in combination with the YUV_Channel_Swap bit.</p>					
	0	<p>Transform Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable			
Format:	Enable						
1	31:26	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
	Format:	MBZ					
	25:13	C3	<table border="1"> <tr> <td>Default Value:</td> <td>0</td> </tr> <tr> <td>Format:</td> <td>S2.10 2's complement</td> </tr> </table> <p>Transform coefficient.</p>	Default Value:	0	Format:	S2.10 2's complement
		Default Value:	0				
		Format:	S2.10 2's complement				
	12:0	C2	<table border="1"> <tr> <td>Default Value:</td> <td>0</td> </tr> <tr> <td>Format:</td> <td>S2.10 2's complement</td> </tr> </table> <p>Transform coefficient.</p>	Default Value:	0	Format:	S2.10 2's complement
Default Value:		0					
Format:	S2.10 2's complement						
31:26	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
2	25:13	C5	<table border="1"> <tr> <td>Default Value:</td> <td>0</td> </tr> <tr> <td>Format:</td> <td>S2.10 2's complement</td> </tr> </table> <p>Transform coefficient.</p>	Default Value:	0	Format:	S2.10 2's complement
		Default Value:	0				
		Format:	S2.10 2's complement				
	12:0	C4	<table border="1"> <tr> <td>Default Value:</td> <td>1024</td> </tr> <tr> <td>Format:</td> <td>S2.10 2's complement</td> </tr> </table> <p>Transform coefficient.</p>	Default Value:	1024	Format:	S2.10 2's complement
		Default Value:	1024				
	Format:	S2.10 2's complement					
31:26	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
3	25:13	C7	<table border="1"> <tr> <td>Default Value:</td> <td>0</td> </tr> <tr> <td>Format:</td> <td>S2.10 2's complement</td> </tr> </table> <p>Transform coefficient.</p>	Default Value:	0	Format:	S2.10 2's complement
		Default Value:	0				
		Format:	S2.10 2's complement				
	12:0	C6					



VEBOX_CSC_STATE

		Default Value:	0
		Format:	S2.10 2's complement
		Transform coefficient.	
4	31:13	Reserved	
		Format:	MBZ
	12:0	C8	
		Default Value:	1024
		Format:	S2.10 2's complement
		Transform coefficient.	
5	31:22	Reserved	
		Format:	MBZ
	21:11	Offset Out 1	
		Default Value:	0
		Format:	S10 2's complement
		Offset out for Y/R.	
	10:0	Offset in 1	
		Default Value:	0
		Format:	S10 2's complement
		Offset in for Y/R.	
6	31:22	Reserved	
		Format:	MBZ
	21:11	Offset out 2	
		Default Value:	0
		Format:	S10 2's complement
		Offset out for U/G.	
	10:0	Offset in 2	
		Default Value:	0
		Format:	S10 2's complement
		Offset in for U/G.	
7	31:22	Reserved	
		Format:	MBZ
	21:11	Offset out 3	



VEBOX_CSC_STATE

		Default Value:	0
		Format:	S10 2's complement
		Offset out for V/B.	
	10:0	Offset in 3	
		Default Value:	0
		Format:	S10 2's complement
		Offset in for V/B.	



VEBOX_DNDI_STATE

VEBOX_DNDI_STATE				
Project:	HSW			
Source:	VideoEnhancementCS			
Size (in bits):	320			
Default Value:	0x00000000, 0x00000800, 0x00000000, 0x04950100, 0x407D0000, 0x00000000, 0x00000000, 0x00000000, 0x1050645A, 0x00000000			
This state command is used by the <i>Denoise and Deinterlacer Functions</i> .				
DWord	Bit	Description		
0	31:0	Reserved		
		Format: MBZ		
1	31:24	Denoise STAD Threshold		
		Format: U8 Threshold for denoise sum of temporal absolute differences.		
	23:16	Dnmh_history_max		
		Format: U8 Maximum allowed value for denoise history.		
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[128,240]</td> <td></td> </tr> </tbody> </table>	Value	Name
Value	Name			
[128,240]				
15:12	Reserved			
	Format: MBZ			
11:8	dnmh_delta[3:0]			
	Default Value: 8			
	Format: U4 MAX: 15			
7:0	Denoise ASD Threshold			
	Format: U8 Threshold for denoise absolute sum of differences.			
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,63]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,63]
Value	Name			
[0,63]				
2	31:30	Reserved		
	Format: MBZ			
	29:24	Temporal Difference Threshold		



VEBOX_DNDI_STATE

VEBOX_DNDI_STATE									
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U6</td> </tr> <tr> <td colspan="2" style="text-align: center;">Programming Notes</td> </tr> <tr> <td colspan="2"> Temporal Difference Threshold minus Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16, except when both thresholds are set to 0. </td> </tr> </table>	Format:	U6	Programming Notes		Temporal Difference Threshold minus Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16, except when both thresholds are set to 0.		
	Format:	U6							
	Programming Notes								
	Temporal Difference Threshold minus Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16, except when both thresholds are set to 0.								
	23:22	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ					
	Format:	MBZ							
	21:16	Low Temporal Difference Threshold <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U6</td> </tr> <tr> <td colspan="2" style="text-align: center;">Programming Notes</td> </tr> <tr> <td colspan="2"> Temporal Difference Threshold minus Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16, except when both thresholds are set to 0. </td> </tr> </table>	Format:	U6	Programming Notes		Temporal Difference Threshold minus Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16, except when both thresholds are set to 0.		
	Format:	U6							
	Programming Notes								
	Temporal Difference Threshold minus Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16, except when both thresholds are set to 0.								
15:13	STMM C2 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U3</td> </tr> <tr> <td colspan="2">Bias for divisor in STMM equation.</td> </tr> <tr> <td style="text-align: center;">Value</td> <td style="text-align: center;">Name</td> </tr> <tr> <td>[0,7]</td> <td>representing values [1,8]</td> </tr> </table>	Format:	U3	Bias for divisor in STMM equation.		Value	Name	[0,7]	representing values [1,8]
Format:	U3								
Bias for divisor in STMM equation.									
Value	Name								
[0,7]	representing values [1,8]								
12:8	Denoise Moving Pixel Threshold <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U5</td> </tr> <tr> <td colspan="2">Threshold for number of moving pixels to declare a block to be moving.</td> </tr> <tr> <td style="text-align: center;">Value</td> <td style="text-align: center;">Name</td> </tr> <tr> <td>[0,16]</td> <td></td> </tr> </table>	Format:	U5	Threshold for number of moving pixels to declare a block to be moving.		Value	Name	[0,16]	
Format:	U5								
Threshold for number of moving pixels to declare a block to be moving.									
Value	Name								
[0,16]									
7:0	Denoise Threshold for Sum of Complexity Measure <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U8</td> </tr> </table>	Format:	U8						
Format:	U8								
3	31:30	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ					
	Format:	MBZ							
	29:24	good_neighbor_th[5:0] <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U6</td> </tr> <tr> <td colspan="2">Maximum difference from current pixel for neighboring pixels to be considered a good neighbor. MAX:63</td> </tr> <tr> <td style="text-align: center;">Value</td> <td style="text-align: center;">Name</td> </tr> <tr> <td>4</td> <td>[Default] Depending on GNE of previous frame</td> </tr> </table>	Format:	U6	Maximum difference from current pixel for neighboring pixels to be considered a good neighbor. MAX:63		Value	Name	4
Format:	U6								
Maximum difference from current pixel for neighboring pixels to be considered a good neighbor. MAX:63									
Value	Name								
4	[Default] Depending on GNE of previous frame								
23:20	CAT_slope_minus_1 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U4</td> </tr> <tr> <td colspan="2">Determines the slope of the Content Adaptive Threshold. +1 added internally to get CAT_slope.</td> </tr> <tr> <td style="text-align: center;">Value</td> <td style="text-align: center;">Name</td> </tr> <tr> <td></td> <td></td> </tr> </table>	Format:	U4	Determines the slope of the Content Adaptive Threshold. +1 added internally to get CAT_slope.		Value	Name		
Format:	U4								
Determines the slope of the Content Adaptive Threshold. +1 added internally to get CAT_slope.									
Value	Name								



VEBOX_DNDI_STATE

		9	[Default]	CAT_slope value = 10	
4	19:16	SAD_Tight_th			
		Default Value:	5		
	Format:	U4			
	15:14	smooth_mv_th			
		Format:	U2		
	13:12	Reserved			
		Format:	MBZ		
	11:8	bne_edge_th[3:0]			
		Default Value:	1		
		Format:	U4		
		Threshold for detecting an edge in block noise estimate. MAX:15			
	7:0	Block Noise Estimate Noise Threshold			
Format:		U8			
Threshold for noise maximum/minimum.					
		Value	Name		
	[0,31]				
4	31	STMM Blending Constant Select			
		Format:	U1		
			Value	Name	
		0	Use Minimum STMM for stmm_md_th		
	1	Use Maximum STMM for stmm_md_th			
	30:24	STMM_trc1			
		Default Value:	64		
		Format:	U7		
	Blending constant across time for large values of STMM				
	23:16	STMM_trc2			
Default Value:		125			
Format:		U8			
Blending constant across time for small values of STMM					
15:14	Reserved				
	Format:	MBZ			



VEBOX_DNDI_STATE

	13:8	VECM_mul												
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U6</td> </tr> </table> <p>Multiplier for VECM. Determines the strength of the vertical edge complexity measure.</p>		Format:	U6										
Format:	U6													
	7:0	Maximum STMM												
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U8</td> </tr> </table> <p>Largest allowed STMM in blending equations</p>		Format:	U8										
Format:	U8													
5	31:24	Minimum STMM												
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U8</td> </tr> </table> <p>Smallest allowed STMM in blending equations</p>		Format:	U8										
	Format:	U8												
	23:22	STMM Shift Down												
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U2</td> </tr> </table> <p>Amount to shift STMM down (quantize to fewer bits)</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Shift by 4</td> </tr> <tr> <td>1</td> <td>Shift by 5</td> </tr> <tr> <td>2</td> <td>Shift by 6</td> </tr> <tr> <td>3</td> <td>Reserved</td> </tr> </tbody> </table>		Format:	U2	Value	Name	0	Shift by 4	1	Shift by 5	2	Shift by 6	3	Reserved
	Format:	U2												
	Value	Name												
	0	Shift by 4												
	1	Shift by 5												
	2	Shift by 6												
3	Reserved													
21:20	STMM Shift Up													
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U2</td> </tr> </table> <p>Amount to shift STMM up (set range).</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Shift by 6</td> </tr> <tr> <td>1</td> <td>Shift by 7</td> </tr> <tr> <td>2</td> <td>Shift by 8</td> </tr> <tr> <td>3</td> <td>Reserved</td> </tr> </tbody> </table>		Format:	U2	Value	Name	0	Shift by 6	1	Shift by 7	2	Shift by 8	3	Reserved	
Format:	U2													
Value	Name													
0	Shift by 6													
1	Shift by 7													
2	Shift by 8													
3	Reserved													
19:16	STMM Output Shift													
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U4</td> </tr> </table> <p>Amount to shift output of STMM blend equation</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0, 16]</td> <td></td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <tr> <td>Programming Notes</td> </tr> <tr> <td>The value of this field must satisfy the following equation: $stmm_max - stmm_min = 2 ^ stmm_output_shift$</td> </tr> </table>		Format:	U4	Value	Name	[0, 16]		Programming Notes	The value of this field must satisfy the following equation: $stmm_max - stmm_min = 2 ^ stmm_output_shift$					
Format:	U4													
Value	Name													
[0, 16]														
Programming Notes														
The value of this field must satisfy the following equation: $stmm_max - stmm_min = 2 ^ stmm_output_shift$														
15:8	SDI Threshold													



VEBOX_DNDI_STATE

		Format:	U8	
		Threshold for angle detection in SDI algorithm.		
	7:0	SDI Delta		
		Format:	U8	
		Delta value for angle detection in SDI algorithm.		
6	31:24	SDI Fallback Mode 1 T1 Constant		
		Format:	U8	
	23:16	SDI Fallback Mode 1 T2 Constant		
		Format:	U8	
	15:8	SDI Fallback Mode 2 Constant (Angle2x1)		
		Format:	U8	
	7:0	FMD Temporal Difference Threshold		
		Format:	U8	
7	31:24	FMD #1 Vertical Difference Threshold		
		Format:	U8	
	23:16	FMD #2 Vertical Difference Threshold		
		Format:	U8	
	15:14	CAT_th1		
		Default Value:		0
		Format:		U2
	13:8	FMD Tear Threshold		
		Format:	U6	
7	MCDI Enable Use Motion Compensated Deinterlace algorithm. Ignored if DI Enable is off.			
6	Progressive DN			
	Format:	Enable		
	Indicates that the denoise algorithm should assume progressive input when filtering neighboring pixels. DI Enable must be disabled when this field is enabled			
	Value	Name		
0	DN assumes interlaced video and filters alternate lines together			
1	DN assumes progressive video and filters neighboring lines together			
5:4	Reserved			
	Format:	MBZ		
3	DN/DI Top First			



VEBOX_DNDI_STATE

VEBOX_DNDI_STATE												
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> <tr> <td colspan="2">Indicates the top field is first in sequence, otherwise bottom is first</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td style="text-align: center;">0</td> <td>Bottom field occurs first in sequence</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Top field occurs first in sequence</td> </tr> </table>	Format:	Enable	Indicates the top field is first in sequence, otherwise bottom is first		Value	Name	0	Bottom field occurs first in sequence	1	Top field occurs first in sequence	
	Format:	Enable										
Indicates the top field is first in sequence, otherwise bottom is first												
Value	Name											
0	Bottom field occurs first in sequence											
1	Top field occurs first in sequence											
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">2:0</td> <td>Reserved</td> </tr> <tr> <td colspan="2">Format: MBZ</td> </tr> </table>	2:0	Reserved	Format: MBZ								
2:0	Reserved											
Format: MBZ												
8	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">31:29</td> <td>Reserved</td> </tr> <tr> <td colspan="2">Format: MBZ</td> </tr> </table>	31:29	Reserved	Format: MBZ								
	31:29	Reserved										
	Format: MBZ											
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">28:23</td> <td>Dnmh_history_init[5:0]</td> </tr> <tr> <td colspan="2">Default Value: 32</td> </tr> <tr> <td colspan="2">Format: U6</td> </tr> <tr> <td colspan="2">Initial value for Denoise history for both Luma and Chroma (Dnmh_history_init * 4) <= (Dnmh_history_max)</td> </tr> </table>	28:23	Dnmh_history_init[5:0]	Default Value: 32		Format: U6		Initial value for Denoise history for both Luma and Chroma (Dnmh_history_init * 4) <= (Dnmh_history_max)				
	28:23	Dnmh_history_init[5:0]										
	Default Value: 32											
	Format: U6											
	Initial value for Denoise history for both Luma and Chroma (Dnmh_history_init * 4) <= (Dnmh_history_max)											
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">22:19</td> <td>NeighborPixel_th</td> </tr> <tr> <td colspan="2">Default Value: 10</td> </tr> <tr> <td colspan="2">Format: U4</td> </tr> </table>	22:19	NeighborPixel_th	Default Value: 10		Format: U4						
	22:19	NeighborPixel_th										
Default Value: 10												
Format: U4												
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">18</td> <td>Reserved</td> </tr> <tr> <td colspan="2">Format: MBZ</td> </tr> </table>	18	Reserved	Format: MBZ									
18	Reserved											
Format: MBZ												
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">17:16</td> <td>FMD for 2nd field of previous frame</td> </tr> <tr> <td colspan="2">Format: U2</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td style="text-align: center;">0</td> <td>Deinterlace (not progressive output)</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Put together with previous field in sequence (1st field of previous frame)</td> </tr> <tr> <td style="text-align: center;">2</td> <td>Put together with next field in sequence (1st field of current frame)</td> </tr> </table>	17:16	FMD for 2nd field of previous frame	Format: U2		Value	Name	0	Deinterlace (not progressive output)	1	Put together with previous field in sequence (1st field of previous frame)	2	Put together with next field in sequence (1st field of current frame)
17:16	FMD for 2nd field of previous frame											
Format: U2												
Value	Name											
0	Deinterlace (not progressive output)											
1	Put together with previous field in sequence (1st field of previous frame)											
2	Put together with next field in sequence (1st field of current frame)											
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">15:10</td> <td>MC_pixel_consistency_th</td> </tr> <tr> <td colspan="2">Default Value: 25</td> </tr> <tr> <td colspan="2">Format: U6</td> </tr> </table>	15:10	MC_pixel_consistency_th	Default Value: 25		Format: U6							
15:10	MC_pixel_consistency_th											
Default Value: 25												
Format: U6												
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">9:8</td> <td>FMD for 1st field of current frame</td> </tr> <tr> <td colspan="2">Format: U2</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td style="text-align: center;">0</td> <td>Deinterlace (not progressive output)</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Put together with previous field in sequence (2nd field of previous frame)</td> </tr> </table>	9:8	FMD for 1st field of current frame	Format: U2		Value	Name	0	Deinterlace (not progressive output)	1	Put together with previous field in sequence (2nd field of previous frame)		
9:8	FMD for 1st field of current frame											
Format: U2												
Value	Name											
0	Deinterlace (not progressive output)											
1	Put together with previous field in sequence (2nd field of previous frame)											



VEBOX_DNDI_STATE

		2	Put together with next field in sequence (2nd field of current frame)	
	7:4	SAD_THB		
		Default Value:		5
		Format:		U4
	3:0	SAD_THA		
		Default Value:		10
		Format:		U4
9	31:24	Reserved		
		Format:		MBZ
	23:16	Chr_dnmh_stad_th		
		Format:		U8
	Chroma Denoise STAD Threshold. Threshold for denoise sum of temporal absolute differences.			
	15:13	Reserved		
		Format:		MBZ
	12	Chroma Denoise Enable		
		Value	Name	
		1	The U and V chroma channels will be denoise filtered.	
		0	The U and V channels will be passed to the next stage after DN unchanged. Chroma BNE is still output.	
	11:6	Chr_temp_diff_th		
		Format:		U6
	Chroma Temporal Difference Threshold.			
	Programming Notes			
	Chroma Temporal Difference Threshold - Chroma Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16.			
	5:0	Chr_temp_diff_low		
		Format:		U6
	Chroma Low Temporal Difference Threshold.			
	Programming Notes			
	Chroma Temporal Difference Threshold - Chroma Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16.			



VEBOX_Filter_Coefficient

VEBOX_Filter_Coefficient		
Project:	HSW	
Source:	PRM	
Size (in bits):	8	
Default Value:	0x00000000	
DWord	Bit	Description
0	7:0	2's Complement Filter Coefficient Format: S1.6 2's Complement Range: [-2, +2)



VEBOX_GAMUT_STATE

VEBOX_GAMUT_STATE								
Project:	HSW							
Source:	VideoEnhancementCS							
Size (in bits):	1216							
Default Value:	0x01B40000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x09050201, 0x412A1A10, 0x00BB8860, 0x3526170D, 0x8B725B47, 0x00DFC1A5, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x654F371E, 0x00000000, 0x00EDDBC8, 0x21140A03, 0x755C4331, 0x00D7B493, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0CD2911F, 0xB0000334, 0x00000000							
DWord	Bit	Description						
0	31:25	Reserved Format: MBZ						
	24:16	A(r) Default Value: 436 Format: U9 Gain_factor_R (default: 436, preferred range: 256-511)						
	15	Global Mode Enable The gain factor derived from state CM(w) <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Advance Mode</td> </tr> <tr> <td>1</td> <td>Basic Mode</td> </tr> </tbody> </table>	Value	Name	0	Advance Mode	1	Basic Mode
	Value	Name						
	0	Advance Mode						
	1	Basic Mode						
14:10	Reserved Format: MBZ							
9:0	CM(w) Format: U10 WeightingFactorForGain_factor (only enabled when the GlobalModeEnable is on)							
1	31:26	Reserved Format: MBZ						
	25:16	CM(s) Format: U2.8 AccurateColorComponentScaling (default: 640/256, preferred range: [512-1023]/256)						



VEBOX_GAMUT_STATE

		The default is 640/256	
	15	Reserved	
		Format:	MBZ
	14:8	A(g)	
		Format:	U7
		Gain_factor_G (default: 26/256, preferred range: [26-127]/256)	
		The default is 26/256	
	7	Reserved	
		Format:	MBZ
	6:0	A(b)	
		Format:	U7
		Gain_factor_B (default: 26/256, preferred range: [26-127]/256)	
		The default is 26/256	
2	31:26	Reserved	
		Format:	MBZ
	25:16	R(s)	
		Format:	U2.8
		RedScaling (default: 768/256, preferred range: [512-1023]/256)	
		The default is 768/256	
	15:8	CM(i)	
		Format:	U0.8
		AccurateColorComponentOffset (default: 192/256, preferred range: [0-192]/256)	
		The default is 192/256	
	7:0	R(i)	
		Format:	U0.8
		RedOffset (default: 128/256, preferred range: [0-128]/256)	
		The default is 128/256	
3	31	Reserved	
		Format:	MBZ
	30:16	C1	
		Format:	S2.12



VEBOX_GAMUT_STATE

		Coefficient of 3x3 Transform matrix	
		The default is 1141/4096	
	15	Reserved	
		Format:	MBZ
	14:0	C0	
		Format:	S2.12
		Coefficient of 3x3 Transform matrix	
		The default is 2792/4096	
4	31	Reserved	
		Format:	MBZ
	30:16	C3	
		Format:	S2.12
		Coefficient of 3x3 Transform matrix	
		The default is 71/4096	
	15	Reserved	
		Format:	MBZ
	14:0	C2	
		Format:	S2.12
		Coefficient of 3x3 Transform matrix	
		The default is 34/4096	
5	31	Reserved	
		Format:	MBZ
	30:16	C5	
		Format:	S2.12
		Coefficient of 3x3 Transform matrix	
		The default is -52/4096	
	15	Reserved	
		Format:	MBZ
	14:0	C4	
		Format:	S2.12
		Coefficient of 3x3 Transform matrix	



VEBOX_GAMUT_STATE

		The default is 3663/4096		
6	31	Reserved		
		Format:	MBZ	
	30:16	C7		
		Format:	S2.12	
		Coefficient of 3x3 Transform matrix The default is 168/4096		
7	15	Reserved		
		Format:	MBZ	
	14:0	C6		
		Format:	S2.12	
		Coefficient of 3x3 Transform matrix The default is -12/4096		
8	31:15	Reserved		
		Format:	MBZ	
	14:0	C8		
		Format:	S2.12	
		Coefficient of 3x3 Transform matrix The default is 3434/4096		
8	31:24	PWL_Gamma_Point 4		
		Default Value:	9	
		Format:	U8	
	Point 4 for PWL for gamma correction			
	23:16	PWL_Gamma_Point 3		
		Default Value:	5	
		Format:	U8	
	Point 3 for PWL for gamma correction			
	15:8	PWL_Gamma_Point 2		
Default Value:		2		
Format:		U8		
Point 2 for PWL for gamma correction				



VEBOX_GAMUT_STATE

	7:0	PWL_Gamma_Point 1	
		Default Value:	1
		Format:	U8
		Point 1 for PWL for gamma correction	
9	31:24	PWL_Gamma_Point 8	
		Default Value:	65
		Point 8 for PWL for gamma correction	
	23:16	PWL_Gamma_Point 7	
		Default Value:	42
		Point 7 for PWL for gamma correction	
	15:8	PWL_Gamma_Point 6	
		Default Value:	26
		Point 6 for PWL for gamma correction	
	7:0	PWL_Gamma_Point 5	
		Default Value:	16
		Point 5 for PWL for gamma correction	
10	31:24	Reserved	
		Format:	MBZ
	23:16	PWL_Gamma_Point 11	
		Default Value:	187
		Format:	U8
		Point 11 for PWL for gamma correction	
	15:8	PWL_Gamma_Point 10	
		Default Value:	136
		Format:	U8
		Point 10 for PWL for gamma correction	
	7:0	PWL_Gamma_Point 9	
		Default Value:	96
		Format:	U8
		Point 9 for PWL for gamma correction	
11	31:24	PWL_Gamma_Bias_4	



VEBOX_GAMUT_STATE

		Default Value:	53	
		Format:	U8	
		Bias 4 for PWL for gamma correction		
23:16	PWL_Gamma_Bias_3	Default Value:	38	
		Format:	U8	
		Bias 3 for PWL for gamma correction		
15:8	PWL_Gamma_Bias_2	Default Value:	23	
		Format:	U8	
		Bias 2 for PWL for gamma correction		
7:0	PWL_Gamma_Bias_1	Default Value:	13	
		Format:	U8	
		Bias 1 for PWL for gamma correction		
12	31:24	PWL_Gamma_Bias_8		
		Default Value:	139	
		Format:	U8	
		Bias 8 for PWL for gamma correction		
	23:16	PWL_Gamma_Bias_7	Default Value:	114
			Format:	U8
			Bias 7 for PWL for gamma correction	
	15:8	PWL_Gamma_Bias_6	Default Value:	91
			Format:	U8
			Bias 6 for PWL for gamma correction	
	7:0	PWL_Gamma_Bias_5	Default Value:	71
			Format:	U8
			Bias 5 for PWL for gamma correction	



VEBOX_GAMUT_STATE

13	31:24	Reserved	Format:	MBZ
	23:16	PWL_Gamma_Bias_11	Default Value:	223
			Format:	U8
			Bias 11 for PWL for gamma correction	
15:8	PWL_Gamma_Bias_10	Default Value:	193	
		Format:	U8	
		Bias 10 for PWL for gamma correction		
7:0	PWL_Gamma_Bias_9	Default Value:	165	
		Format:	U8	
		Bias 9 for PWL for gamma correction		
14	31:28	Reserved	Format:	MBZ
	27:16	PWL_Gamma_Slope_1	Format:	U4.8
			Slope 1 for PWL for gamma correction	
			The default is 2560/256	
	15:12	Reserved	Format:	MBZ
11:0	PWL_Gamma_Slope_0	Format:	U4.8	
		Slope 0 for PWL for gamma correction		
		The default is 3328/256		
15	31:28	Reserved	Format:	MBZ
	27:16	PWL_Gamma_Slope_3	Format:	U4.8
Slope 3 for PWL for gamma correction				



VEBOX_GAMUT_STATE

		The default is 960/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_Gamma_Slope_2	
		Format:	U4.8
		Slope 2 for PWL for gamma correction	
		The default is 1280/256	
16	31:28	Reserved	
		Format:	MBZ
	27:16	PWL_Gamma_Slope_5	
		Format:	U4.8
		Slope 5 for PWL for gamma correction	
		The default is 512/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_Gamma_Slope_4	
		Format:	U4.8
	Slope 4 for PWL for gamma correction		
	The default is 658/256		
17	31:28	Reserved	
		Format:	MBZ
	27:16	PWL_Gamma_Slope_7	
		Format:	U4.8
		Slope 7 for PWL for gamma correction	
		The default is 278/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_Gamma_Slope_6	
		Format:	U4.8
	Slope 6 for PWL for gamma correction		
	The default is 368/256		



VEBOX_GAMUT_STATE

18	31:28	Reserved	Format:	MBZ	
	27:16	PWL_Gamma_Slope_9	Format:	U4.8	
		Slope 9 for PWL for gamma correction			
		The default is 179/256			
	15:12	Reserved	Format:	MBZ	
11:0	PWL_Gamma_Slope_8	Format:	U4.8		
	Slope 8 for PWL for gamma correction				
	The default is 215/256				
19	31:28	Reserved	Format:	MBZ	
	27:16	PWL_Gamma_Slope_11	Format:	U4.8	
		Slope 11 for PWL for gamma correction			
		The default is 124/256			
	15:12	Reserved	Format:	MBZ	
11:0	PWL_Gamma_Slope_10	Format:	U4.8		
	Slope 10 for PWL for gamma correction				
	The default is 151/256				
20	31:24	PWL_INV_GAMMA_Point 4	Default Value:	101	
		Format:	U8		
		Point 4 for PWL for inverse gamma correction			
	23:16	PWL_INV_GAMMA_Point 3	Default Value:	79	
		Format:	U8		
Point 3 for PWL for inverse gamma correction					



VEBOX_GAMUT_STATE

VEBOX_GAMUT_STATE								
	15:8	PWL_INV_GAMMA_Point 2 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">55</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> Point 2 for PWL for inverse gamma correction	Default Value:	55	Format:	U8		
	Default Value:	55						
Format:	U8							
7:0	PWL_INV_GAMMA_Point 1 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">30</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> Point 1 for PWL for inverse gamma correction	Default Value:	30	Format:	U8			
Default Value:	30							
Format:	U8							
21	31:24	PWL_INV_GAMMA_Point 8 <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> Point 8 for PWL for inverse gamma correction <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>181</td> <td></td> </tr> </tbody> </table>	Format:	U8	Value	Name	181	
	Format:	U8						
	Value	Name						
	181							
	23:16	PWL_INV_GAMMA_Point 7 <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> Point 7 for PWL for inverse gamma correction <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>162</td> <td></td> </tr> </tbody> </table>	Format:	U8	Value	Name	162	
Format:	U8							
Value	Name							
162								
15:8	PWL_INV_GAMMA_Point 6 <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> Point 6 for PWL for inverse gamma correction <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>141</td> <td></td> </tr> </tbody> </table>	Format:	U8	Value	Name	141		
Format:	U8							
Value	Name							
141								
7:0	PWL_INV_GAMMA_Point 5 <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> Point 5 for PWL for inverse gamma correction <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>122</td> <td></td> </tr> </tbody> </table>	Format:	U8	Value	Name	122		
Format:	U8							
Value	Name							
122								
	Reserved <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Format:	MBZ					
Format:	MBZ							
22	31:24	Reserved <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Format:	MBZ				
	Format:	MBZ						
23:16	PWL_INV_GAMMA_Point 11 <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">237</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> Point 11 for PWL for inverse gamma correction	Default Value:	237	Format:	U8			
Default Value:	237							
Format:	U8							



VEBOX_GAMUT_STATE

VEBOX_GAMUT_STATE					
	15:8	PWL_INV_GAMMA_Point 10			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">219</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Point 10 for PWL for inverse gamma correction</p>	Default Value:	219	Format:
Default Value:	219				
Format:	U8				
	7:0	PWL_INV_GAMMA_Point 9			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">200</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Point 9 for PWL for inverse gamma correction</p>	Default Value:	200	Format:
Default Value:	200				
Format:	U8				
23	31:24	PWL_INV_GAMMA_Bias_4			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">33</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Bias 4 for PWL for inverse gamma correction</p>	Default Value:	33	Format:
	Default Value:	33			
	Format:	U8			
23:16	PWL_INV_GAMMA_Bias_3				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">20</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Bias 3 for PWL for inverse gamma correction</p>	Default Value:	20	Format:	U8
Default Value:	20				
Format:	U8				
15:8	PWL_INV_GAMMA_Bias_2				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Bias 2 for PWL for inverse gamma correction</p>	Default Value:	10	Format:	U8
Default Value:	10				
Format:	U8				
7:0	PWL_INV_GAMMA_Bias_1				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">3</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Bias 1 for PWL for inverse gamma correction</p>	Default Value:	3	Format:	U8
Default Value:	3				
Format:	U8				
24	31:24	PWL_INV_GAMMA_Bias_8			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">117</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Bias 8 for PWL for inverse gamma correction</p>	Default Value:	117	Format:
Default Value:	117				
Format:	U8				
	23:16	PWL_INV_GAMMA_Bias_7			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">92</td> </tr> </table>	Default Value:	92	
Default Value:	92				



VEBOX_GAMUT_STATE

		Format:	U8
		Bias 7 for PWL for inverse gamma correction	
	15:8	PWL_INV_GAMMA_Bias_6	
		Default Value:	67
		Format:	U8
		Bias 6 for PWL for inverse gamma correction	
	7:0	PWL_INV_GAMMA_Bias_5	
		Default Value:	49
		Format:	U8
		Bias 5 for PWL for inverse gamma correction	
25	31:24	Reserved	
		Format:	MBZ
	23:16	PWL_INV_GAMMA_Bias_11	
		Default Value:	215
		Format:	U8
		Bias 11 for PWL for inverse gamma correction	
	15:8	PWL_INV_GAMMA_Bias_10	
		Default Value:	180
		Format:	U8
		Bias 10 for PWL for inverse gamma correction	
	7:0	PWL_INV_GAMMA_Bias_9	
		Default Value:	147
		Format:	U8
		Bias 9 for PWL for inverse gamma correction	
26	31:28	Reserved	
		Format:	MBZ
	27:16	PWL_INV_GAMMA_Slope_1	
		Format:	U4.8
		Slope 1 for PWL for gamma correction	
		The default is 72/256	
	15:12	Reserved	



VEBOX_GAMUT_STATE

		Format:	MBZ
	11:0	PWL_INV_GAMMA_Slope_0	
		Format:	U4.8
		Slope 0 for PWL for gamma correction	
		The default is 26/256	
27	31:28	Reserved	
		Format:	MBZ
	27:16	PWL_INV_GAMMA_Slope_3	
		Format:	U4.8
		Slope 3 for PWL for gamma correction	
		The default is 151/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_INV_GAMMA_Slope_2	
		Format:	U4.8
		Slope 2 for PWL for gamma correction	
		The default is 107/256	
28	31:28	Reserved	
		Format:	MBZ
	27:16	PWL_INV_GAMMA_Slope_5	
		Format:	U4.8
		Slope 5 for PWL for gamma correction	
		The default is 243/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_INV_GAMMA_Slope_4	
		Format:	U4.8
		Slope 4 for PWL for gamma correction	
		The default is 195/256	
29	31:28	Reserved	
		Format:	MBZ



VEBOX_GAMUT_STATE

	27:16	PWL_INV_GAMMA_Slope_7	Format:	U4.8
			Slope 7 for PWL for gamma correction	
			The default is 337/256	
	15:12	Reserved	Format:	MBZ
	11:0	PWL_INV_GAMMA_Slope_6	Format:	U4.8
			Slope 6 for PWL for gamma correction	
			The default is 305/256	
	30	31:28	Reserved	Format:
	27:16	PWL_INV_GAMMA_Slope_9	Format:	U4.8
			Slope 9 for PWL for gamma correction	
			The default is 445/256	
	15:12	Reserved	Format:	MBZ
	11:0	PWL_INV_GAMMA_Slope_8	Format:	U4.8
			Slope 8 for PWL for gamma correction	
			The default is 404/256	
	31	31:28	Reserved	Format:
	27:16	PWL_INV_GAMMA_Slope_11	Format:	U4.8
			Slope 11 for PWL for gamma correction	
			The default is 555/256	
	15:12	Reserved	Format:	MBZ
	11:0	PWL_INV_GAMMA_Slope_10	Format:	U4.8



VEBOX_GAMUT_STATE

		Slope 10 for PWL for gamma correction	
		The default is 498/256	
32	31	Reserved	
		Format:	MBZ
	30:16	Offset_in_G	
		Default Value:	0
		Format:	S14
		The input offset for green component	
33	15	Reserved	
		Format:	MBZ
	14:0	Offset_in_R	
		Default Value:	0
		Format:	S14
		The input offset for red component	
33	31	Reserved	
		Format:	MBZ
	30:16	Offset_out_B	
		Format:	S2.12
		The input offset for green component	
	The default is -1246/4096		
34	15	Reserved	
		Format:	MBZ
	14:0	Offset_in_B	
		Default Value:	0
		Format:	S14
		The input offset for red component	
34	31	Reserved	
		Format:	MBZ
	30:16	Offset_out_G	
	Format:	S2.12	
	The input offset for green component		



VEBOX_GAMUT_STATE

		The default is -983/4096	
	15	Reserved	
		Format:	MBZ
	14:0	Offset_out_R	
		Format:	S2.12
		The input offset for red component	
		The default is -974/4096	
35	31	Reserved	
		Format:	MBZ
	30	FullRangeMappingEnable	
		Value	Name
		0	Basic Mode [Default]
		1	Advance Mode
	29:20	d(in,default)	
	Default Value:	205	
	Format:	U10	
	InnerTriangleMappingLength		
19:10	d(out, default)		
	Default Value:	164	
	Format:	U10	
	OuterTriangleMappingLength		
9:0	d1(out)		
	Default Value:	287	
	Format:	U10	
	OuterTriangleMappingLengthBelow		
36	31	xvYccDecEncEnable	
		This bit is valid only when ColorGamutCompressionnEnable is on.	
		Value	Name
		1	Both xvYcc decode and xvYcc encode are enabled [Default]
		0	To disable both xvYcc decode and xvYcc encode
30:28	CompressionLineShift		
	Value	Name	
	3	[Default]	



VEBOX_GAMUT_STATE

		[0,4]	
	27:10	Reserved	
		Format:	MBZ
	9:0	d1(in)	
		Default Value:	820
		Format:	U10
		InnerTriangleMappingLengthBelow	
37	31:30	GCC BasicModeSelection	
		Value	Name
			Description
		00b	Default
		01b	Scaling Factor Used along with Dword66 Bits 28:11
		10b	Single Axis Gamma Correction Used along with Dword67 Bit 29
		11b	Scaling factor with fixed luma Used along with Dword37 Bits 28:11
	29	LumaChormaOnlyCorrection	
		Value	Name
		0	Luma Only Correction [Default]
		1	Chorma Only Correction
	28:25	Reserved	
		Project:	DevHSW+
		Format:	MBZ
	24:11	BasicModeScalingFactor	
		Project:	DevHSW+
		Format:	U2.12
		Used when FullRangeMappingEnable is in basic mode and base mode selection bit is set to scaling factor.	
	10:1	Reserved	
		Format:	MBZ
	0	Cpi Override	
		Value	Name
		0	[Default]
		1	Override Cpi calculation



VEBOX_IECP_STATE

Project: All		Project:	All
		Format:	VEBOX_PROCAMP_STATE
For description of this state, refer to <i>ProcAmp State Section</i> .			
55..62 Project: DevHSW	255:0	CSC State	
		Project:	HSW
		Format:	VEBOX_CSC_STATE
For description of this state, refer to <i>CSC State section</i> .			
63..65 Project: DevHSW	95:0	Alpha/AOI State	
		Project:	HSW
		Format:	VEBOX_ALPHA_AOI_STATE
For description of this state, refer to <i>Alpha/AOI State[DevHSW] Section</i> .			
66..74 Project: HSW	287:0	Reserved	
		Project:	HSW
		Format:	MBZ
75..76 Project: HSW	63:0	Reserved	
		Project:	HSW
		Format:	MBZ
77..88 Project: HSW	383:0	Reserved	
		Project:	HSW
		Format:	MBZ
89..96 Project: HSW	255:0	Reserved	
		Project:	HSW
		Format:	MBZ



VEBOX_PROCAMP_STATE

VEBOX_PROCAMP_STATE		
Project:	HSW	
Source:	VideoEnhancementCS	
Size (in bits):	64	
Default Value:	0x01000001, 0x01000000	
This state structure contains the IECF State Table Contents for ProcAmp state.		
DWord	Bit	Description
0	31:28	Reserved Format: MBZ
	27:17	Contrast Default Value: 80h = 1.0 in fixed point U4.7 Format: U4.7 Contrast magnitude.
	16:13	Reserved Format: MBZ
	12:1	Brightness Default Value: 0 or 0.0 Format: S7.4 2's complement Brightness magnitude.
	0	PROCAMP Enable Default Value: 1 Format: Enable
1	31:16	Cos_c_s Default Value: 256 Format: S7.8 2's complement UV multiplication cosine factor.
	15:0	Sin_c_s Default Value: 0 Format: S7.8 2's complement UV multiplication sine factor.



VEBOX_RGB_TO_GAMMA_CORRECTION

VEBOX_RGB_TO_GAMMA_CORRECTION			
Source:	VideoEnhancementCS		
Size (in bits):	64		
Default Value:	0x00000000, 0x00000000		
Color depth is 16 bits.			
DWord	Bit	Description	
0..1	63:48	B-ch Corrected Value	
		Default Value:	0h
		Format:	U16
	47:32	G-ch Corrected Value	
		Default Value:	0h
		Format:	U16
	31:16	R-ch Corrected Value	
		Default Value:	0h
		Format:	U16
	15:0	Pixel Value	
		Default Value:	0h
		Format:	U16



VEBOX_STD_STE_STATE

VEBOX_STD_STE_STATE			
Project:	HSW		
Source:	VideoEnhancementCS		
Size (in bits):	928		
Default Value:	0x9A6E39F0, 0x400D3C65, 0x000C9180, 0xFE2F2E00, 0x0003FFFF, 0x00140000, 0xD82E0640, 0x8285ECEC, 0x07FB8282, 0x00000000, 0x02117000, 0xA38FEC96, 0x0100C8C8, 0x003A6871, 0x01478000, 0x0107C306, 0x1291F008, 0x00094855, 0x1C1BD100, 0x03802008, 0x0002A980, 0x00080180, 0x0007CFF5, 0x18D1F07C, 0x000800BD, 0x1C080100, 0x03800000, 0x0008012B, 0x0008012B		
This state structure contains the state used by the STD/STE function.			
DWord	Bit	Description	
0	31:24	V_Mid	
		Default Value:	154
		Format:	U8
		Rectangle middle-point V coordinate.	
	23:16	U_Mid	
		Default Value:	110
		Format:	U8
		Rectangle middle-point U coordinate.	
	15:10	Hue_Max	
		Default Value:	14
		Format:	U6
		Rectangle half width.	
	9:4	Sat_Max	
		Default Value:	31
		Format:	U6
		Rectangle half length.	
	3	Reserved	
		Format:	MBZ
	2	Output Control	
		Value	Name
0		Output Pixels	



VEBOX_STD_STE_STATE

		1	Output STD Decisions	
	1	STE Enable		
		Format:	Enable	
	0	STD Enable		
		Format:	Enable	
		Programming Notes		
		This needs to be enabled if 'STD Score Output' is enabled.		
1	31	Reserved		
		Project:	HSW	
		Format:	MBZ	
	30:28	Diamond Margin		
		Default Value:	4	
		Format:	U3	
	27:21	Diamond_du		
		Default Value:	0	
	Format:	S6 2's complement		
		Rhombus center shift in the sat-direction, relative to the rectangle center.		
20:18	HS_margin			
	Default Value:	3		
	Format:	U3		
		Defines rectangle margin.		
17:10	Cos(α)			
	Default Value:	79		
	Format:	S0.7 2's complement		
		The default is 79/128		
9:8	Reserved			
	Format:	MBZ		
7:0	Sin(α)			
	Default Value:	101		
	Format:	S0.7 2's complement		
		The default is 101/128		
2	31:21	Reserved		



VEBOX_STD_STE_STATE

		Format:	MBZ
	20:13	Diamond_alpha	
		Default Value:	100
		Format:	U2.6
		$1/\tan(\beta)$ The default is 100/64	
	12:7	Diamond_Th	
		Default Value:	35
		Format:	U6
		Half length of the rhombus axis in the sat-direction.	
	6:0	Diamond_dv	
		Default Value:	0
		Format:	S6 2's complement
		Rhombus center shift in the hue-direction, relative to the rectangle center.	
3	31:24	Y_point_3	
		Default Value:	254
		Format:	U8
		Third point of the Y piecewise linear membership function.	
	23:16	Y_point_2	
		Default Value:	47
		Format:	U8
		Second point of the Y piecewise linear membership function.	
	15:8	Y_point_1	
		Default Value:	46
		Format:	U8
		First point of the Y piecewise linear membership function.	
	7	VY_STD_Enable	
		Format:	Enable
		Enables STD in the VY subspace.	
	6:0	Reserved	
		Format:	MBZ



VEBOX_STD_STE_STATE

4	31:18	Reserved	
		Format:	MBZ
	17:13	Y_Slope_2	
		Default Value:	31
		Format:	U2.3
		Slope between points Y3 and Y4.	
		The default is 31/8	
	12:8	Y_Slope_1	
		Default Value:	31
		Format:	U2.3
		Slope between points Y1 and Y2.	
		The default is 31/8	
7:0	Y_point_4		
	Default Value:	255	
	Format:	U8	
	Fourth point of the Y piecewise linear membership function.		
5	31:16	INV_Skin_types_margin	
		Default Value:	20 Skin_Type_margin
	Format:	U0.16	
	1/(2* Skin_types_margin)		
15:0	INV_Margin_VYL		
	Format:	U0.16	
1 / Margin_VYL		1/ Margin_VYL = 3300/65536	
6	31:24	P1L	
		Default Value:	216
		Format:	U8
		Y Point 1 of the lower part of the detection PWLF.	
	23:16	POL	
		Default Value:	46
Format:	U8		
Y Point 0 of the lower part of the detection PWLF.			



VEBOX_STD_STE_STATE

VEBOX_STD_STE_STATE						
	15:0	INV_Margin_VYU <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">1600</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U0.16</td> </tr> </table> <p>1 / Margin_VYU = 1600/65536</p>	Default Value:	1600	Format:	U0.16
		Default Value:	1600			
Format:	U0.16					
7	31:24	B1L <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">130</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> <p>V Bias 1 of the lower part of the detection PWLF.</p>	Default Value:	130	Format:	U8
		Default Value:	130			
	Format:	U8				
	23:16	B0L <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">133</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> <p>V Bias 0 of the lower part of the detection PWLF.</p>	Default Value:	133	Format:	U8
Default Value:		133				
Format:	U8					
15:8	P3L <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">236</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> <p>Y Point 3 of the lower part of the detection PWLF.</p>	Default Value:	236	Format:	U8	
	Default Value:	236				
Format:	U8					
7:0	P2L <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">236</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> <p>Y Point 2 of the lower part of the detection PWLF.</p>	Default Value:	236	Format:	U8	
	Default Value:	236				
Format:	U8					
8	31:27	Reserved <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Format:	MBZ		
		Format:	MBZ			
	26:16	S0L <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">FFBh</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">S2.8 2's complement</td> </tr> </table> <p>Slope 0 of the lower part of the detection PWLF. The default is -5/256</p>	Default Value:	FFBh	Format:	S2.8 2's complement
Default Value:		FFBh				
Format:	S2.8 2's complement					
15:8	B3L <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">130</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U8</td> </tr> </table> <p>V Bias 3 of the lower part of the detection PWLF.</p>	Default Value:	130	Format:	U8	
Default Value:	130					
Format:	U8					



VEBOX_STD_STE_STATE

VEBOX_STD_STE_STATE						
	7:0	<p>B2L</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">130</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>V Bias 2 of the lower part of the detection PWLF.</p>	Default Value:	130	Format:	U8
Default Value:	130					
Format:	U8					
9	31:22	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
	21:11	<p>S2L</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0</td> </tr> <tr> <td>Format:</td> <td>S2.8 2's complement</td> </tr> </table> <p>The default is 0/256</p>	Default Value:	0	Format:	S2.8 2's complement
Default Value:	0					
Format:	S2.8 2's complement					
10:0	<p>S1L</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0</td> </tr> <tr> <td>Format:</td> <td>S2.8 2's complement</td> </tr> </table> <p>Slope 1 of the lower part of the detection PWLF.</p> <p>The default is 0/256</p>	Default Value:	0	Format:	S2.8 2's complement	
Default Value:	0					
Format:	S2.8 2's complement					
10	31:27	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
	26:19	<p>P1U</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">66</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Y Point 1 of the upper part of the detection PWLF.</p>	Default Value:	66	Format:	U8
	Default Value:	66				
Format:	U8					
18:11	<p>POU</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">46</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Y Point 0 of the upper part of the detection PWLF.</p>	Default Value:	46	Format:	U8	
Default Value:	46					
Format:	U8					
10:0	<p>S3L</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0</td> </tr> <tr> <td>Format:</td> <td>S2.8 2's complement</td> </tr> </table> <p>Slope 3 of the lower part of the detection PWLF.</p> <p>The default is 0/256</p>	Default Value:	0	Format:	S2.8 2's complement	
Default Value:	0					
Format:	S2.8 2's complement					
11	31:24	<p>B1U</p>				



VEBOX_STD_STE_STATE

		Default Value:	163
		Format:	U8
		V Bias 1 of the upper part of the detection PWLF.	
	23:16	B0U	
		Default Value:	143
		Format:	U8
		V Bias 0 of the upper part of the detection PWLF.	
	15:8	P3U	
		Default Value:	236
		Format:	U8
		Y Point 3 of the upper part of the detection PWLF.	
	7:0	P2U	
		Default Value:	150
		Format:	U8
		Y Point 2 of the upper part of the detection PWLF.	
12	31:27	Reserved	
		Format:	MBZ
	26:16	S0U	
		Default Value:	256
		Format:	S2.8 2's complement
		Slope 0 of the upper part of the detection PWLF.	
		The default is 256/256	
	15:8	B3U	
		Default Value:	200
		Format:	U8
		V Bias 3 of the upper part of the detection PWLF.	
	7:0	B2U	
		Default Value:	200
		Format:	U8
		V Bias 2 of the upper part of the detection PWLF.	
13	31:22	Reserved	



VEBOX_STD_STE_STATE

		Format:	MBZ
	21:11	S2U	
		Default Value:	F4Dh
		Format:	S2.8 2's complement
		Slope 2 of the upper part of the detection PWLF.	
		The default is -179/256	
	10:0	S1U	
		Default Value:	113
		Format:	S2.8
		Slope 1 of the upper part of the detection PWLF.	
		The default is 113/256	
14	31:28	Reserved	
		Format:	MBZ
	27:20	Skin_types_margin	
		Default Value:	20
		Format:	U8
		Skin types Y margin Restrict Skin_types_thresh >= Skin_types_margin > 0 Restrict (Skin_types_thresh + Skin_types_margin) <= 255	
	19:12	Skin_types_thresh	
		Default Value:	120
		Format:	U8
		Skin types Y margin Restrict Skin_types_thresh >= Skin_types_margin > 0 Restrict (Skin_types_thresh + Skin_types_margin) <= 255	
	11	Skin_Types_Enable	
		Default Value:	0 Disable
		Format:	Enable
		Treat differently bright and dark skin types	
	10:0	S3U	
		Default Value:	0
		Format:	S2.8 2's complement



VEBOX_STD_STE_STATE

		Slope 3 of the upper part of the detection PWLF.	
		The default is 0/256	
15	31	Reserved	
		Format:	MBZ
	30:21	SATB1	
		Default Value:	8
		Format:	S7.2 2's complement
		First bias for the saturation PWLF (bright skin).	
	The default is 8/4		
	20:14	SATP3	
		Default Value:	31
		Format:	S6 2's complement
	Third point for the saturation PWLF (bright skin).		
	13:7	SATP2	
		Default Value:	6
		Format:	S6 2's complement
	Second point for the saturation PWLF (bright skin).		
	6:0	SATP1	
		Default Value:	6
		Format:	S6 2's complement
	First point for the saturation PWLF (bright skin).		
16	31	Reserved	
		Format:	MBZ
	30:20	SATS0	
		Default Value:	297
		Format:	U3.8
	Zeroth slope for the saturation PWLF (bright skin)		
	The default is 297/256		
	19:10	SATB3	
		Default Value:	124
		Format:	S7.2 2's complement



VEBOX_STD_STE_STATE

		Third bias for the saturation PWLF (bright skin)	
		The default is 124/4	
	9:0	SATB2	
		Default Value:	8
		Format:	S7.2 2's complement
		Second bias for the saturation PWLF (bright skin)	
		The default is 8/4	
17	31:22	Reserved	
		Format:	MBZ
	21:11	SATS2	
		Default Value:	297
		Format:	U3.8
		Second slope for the saturation PWLF (bright skin)	
		The default is 297/256	
	10:0	SATS1	
		Default Value:	85
		Format:	U3.8
	First slope for the saturation PWLF (bright skin)		
	The default is 85/256		
18	31:25	HUEP3	
		Default Value:	14
		Format:	S6 2's complement
		Third point for the hue PWLF (bright skin)	
	24:18	HUEP2	
		Default Value:	6
		Format:	S6 2's complement
		Second point for the hue PWLF (bright skin)	
	17:11	HUEP1	
	Default Value:	7Ah -6	
	Format:	S6 2's complement	
	First point for the hue PWLF (bright skin)		



VEBOX_STD_STE_STATE

	10:0	SATS3	
		Default Value:	256
		Format:	U3.8
		Third slope for the saturation PWLF (bright skin)	
		The default is 256/256	
19	31:30	Reserved	
		Format:	MBZ
	29:20	HUEB3	
		Default Value:	56
		Format:	S7.2 2's complement
		Third bias for the hue PWLF (bright skin)	
		The default is 56/4	
	19:10	HUEB2	
		Default Value:	8
		Format:	S7.2 2's complement
		Second bias for the hue PWLF (bright skin)	
		The default is 8/4	
	9:0	HUEB1	
		Default Value:	8
		Format:	S7.2 2's complement
	First bias for the hue PWLF (bright skin)		
	The default is 8/4		
20	31:22	Reserved	
		Format:	MBZ
	21:11	HUES1	
		Default Value:	85
		Format:	U3.8
		First slope for the hue PWLF (bright skin)	
		The default is 85/256	
	10:0	HUES0	
	Default Value:	384	
	Format:	U3.8	



VEBOX_STD_STE_STATE

		Zeroth slope for the hue PWLF (bright skin) The default is 384/256	
21	31:22	Reserved Format: MBZ	
	21:11	HUES3 Default Value: 256 Format: U3.8	
		Third slope for the hue PWLF (bright skin) The default is 256/256	
10:0	HUES2 Default Value: 384 Format: U3.8		
		Second slope for the hue PWLF (bright skin) The default is 384/256	
22	31	Reserved Format: MBZ	
	30:21	SATB1_DARK Default Value: 0 Format: S7.2 2's complement	
		First bias for the saturation PWLF (dark skin) The default is 0/4	
	20:14	SATP3_DARK Default Value: 31 Format: S6 2's complement	
		Third point for the saturation PWLF (dark skin)	
13:7	SATP2_DARK Default Value: 31 Format: S6 2's complement		
	Second point for the saturation PWLF (dark skin)		
6:0	SATP1_DARK Default Value: FF5h		



VEBOX_STD_STE_STATE

		Format:	S6 2's complement	
		First point for the saturation PWLF (dark skin) Default Value: -11		
23	31	Reserved		
		Format:	MBZ	
	30:20	SATS0_DARK		
		Default Value:	397	
		Format:	U3.8	
		Zeroth slope for the saturation PWLF (dark skin)		
		The default is 397/256		
	19:10	SATB3_DARK		
		Default Value:	124	
		Format:	S7.2 2's complement	
Third bias for the saturation PWLF (dark skin)				
The default is 124/4				
9:0	SATB2_DARK			
	Default Value:	124		
	Format:	S7.2 2's complement		
	Second bias for the saturation PWLF (dark skin)			
	The default is 124/4			
24	31:22	Reserved		
		Format:	MBZ	
	21:11	SATS2_DARK		
		Default Value:	256	
		Format:	U3.8	
		Second slope for the saturation PWLF (dark skin)		
		The default is 256/256		
	10:0	SATS1_DARK		
		Default Value:	189	
		Format:	U3.8	
First slope for the saturation PWLF (dark skin)				



VEBOX_STD_STE_STATE

		The default is 189/256	
25	31:25	HUEP3_DARK	
		Default Value:	14
		Format:	S6 2's complement
		Third point for the hue PWLF (dark skin).	
	24:18	HUEP2_DARK	
		Default Value:	2
		Format:	S6 2's complement
		Second point for the hue PWLF (dark skin).	
	17:11	HUEP1_DARK	
		Default Value:	0
		Format:	S6 2's complement
		First point for the hue PWLF (dark skin).	
10:0	SATS3_DARK		
	Default Value:	256	
	Format:	U3.8	
	Third slope for the saturation PWLF (dark skin)		
	The default is 256/256		
26	31:30	Reserved	
		Format:	MBZ
	29:20	HUEB3_DARK	
		Default Value:	56
		Format:	S7.2 2's complement
		Third bias for the hue PWLF (dark skin).	
		The default is 56/4	
	19:10	HUEB2_DARK	
		Default Value:	0
		Format:	S7.2 2's complement
		Second bias for the hue PWLF (dark skin).	
The default is 0/4			
9:0	HUEB1_DARK		



VEBOX_STD_STE_STATE

		Default Value:	0
		Format:	S7.2 2's complement
		First bias for the hue PWLF (dark skin).	
		The default is 0/4	
27	31:22	Reserved	
		Format:	MBZ
	21:11	HUES1_DARK	
		Default Value:	256
		Format:	U3.8
		First slope for the hue PWLF (dark skin).	
		The default is 256/256	
	10:0	HUES0_DARK	
		Default Value:	299
	Format:	U3.8	
	Zeroth slope for the hue PWLF (dark skin).		
	The default is 299/256		
28	31:22	Reserved	
		Format:	MBZ
	21:11	HUES3_DARK	
		Default Value:	256
		Format:	U3.8
		Third slope for the hue PWLF (dark skin).	
		The default is 256/256	
	10:0	HUES2_DARK	
		Default Value:	299
	Format:	U3.8	
	Second slope for the hue PWLF (dark skin).		
	The default is 299/256		



VEBOX_TCC_STATE

VEBOX_TCC_STATE			
Project:	HSW		
Source:	VideoEnhancementCS		
Size (in bits):	352		
Default Value:	0xDCDCDC00, 0xDCDCDC00, 0x1E34CC91, 0x3E3CCE91, 0x02E80195, 0x0197046B, 0x01790174, 0x00096000, 0x00000000, 0x03030000, 0x009201C0		
This state structure contains the IECP State Table Contents for TCC state.			
DWord	Bit	Description	
0	31:24	SatFactor3	
		Default Value:	220
		Format:	U1.7
		The saturation factor for yellow. The default is 220/128	
	23:16	SatFactor2	
		Default Value:	220
		Format:	U1.7
		The saturation factor for red. The default is 220/128	
	15:8	SatFactor1	
		Default Value:	220
		Format:	U1.7
		The saturation factor for magenta. The default is 220/128	
7	TCC Enable		
	Format:	Enable	
6:0	Reserved		
	Format:	MBZ	
1	31:24	SatFactor6	
		Default Value:	220
		Format:	U1.7



VEBOX_TCC_STATE

		The saturation factor for blue.	
		The default is 220/128	
	23:16	SatFactor5	
		Default Value:	220
		Format:	U1.7
		The saturation factor for cyan.	
		The default is 220/128	
	15:8	SatFactor4	
		Default Value:	220
		Format:	U1.7
		The saturation factor for green.	
		The default is 220/128	
	7:0	Reserved	
		Format:	MBZ
2	31:30	Reserved	
		Format:	MBZ
	29:20	BaseColor3	
		Default Value:	483
		Format:	U10
		Base Color 3 - this value must be greater than BaseColor2	
	19:10	BaseColor2	
		Default Value:	307
		Format:	U10
		Base Color 2 - this value must be greater than BaseColor1	
	9:0	BaseColor1	
		Default Value:	145
		Format:	U10
		Base Color 1	
3	31:30	Reserved	
		Format:	MBZ
	29:20	BaseColor6	
		Default Value:	995



VEBOX_TCC_STATE

		Format:	U10
		Base Color 6 - this value must be greater than BaseColor5	
	19:10	BaseColor5	
		Default Value:	819
		Format:	U10
		Base Color 5 - this value must be greater than BaseColor4	
	9:0	BaseColor4	
		Default Value:	657
		Format:	U10
		Base Color 4 - this value must be greater than BaseColor3	
4	31:16	ColorTransitSlope23	
		Default Value:	744
		Format:	U0.16
		The calculation result of $1 / (BC3 - BC2)$ [1/62]	
	15:0	ColorTransitSlope2	
		Default Value:	405
		Format:	U0.16
		The calculation result of $1 / (BC2 - BC1)$ [1/57]	
5	31:16	ColorTransitSlope45	
		Default Value:	407
		Format:	U0.16
	The calculation result of $1 / (BC5 - BC4)$ [1/57]		
	15:0	ColorTransitSlope34	
		Default Value:	1131
Format:		U0.16	
The calculation result of $1 / (BC4 - BC3)$ [1/61]			
6	31:16	ColorTransitSlope61	
		Default Value:	377
		Format:	U0.16
	The calculation result of $1 / (BC1 - BC6)$ [1/62]		
	15:0	ColorTransitSlope56	



VEBOX_TCC_STATE

		Default Value:	372	
		Format:	U0.16	
		The calculation result of 1 / (BC6 - BC5) [1/62]		
7	31:22	ColorBias3		
		Default Value:	0	
		Format:	U2.8	
			Color bias for BaseColor3.	
	21:12	ColorBias2		
		Default Value:	150	
		Format:	U2.8	
		Color bias for BaseColor2.		
			The default is 150/256	
	11:2	ColorBias1		
		Default Value:	0	
		Format:	U2.8	
		Color bias for BaseColor1.		
1:0	Reserved			
	Format:	MBZ		
8	31:22	ColorBias6		
		Default Value:	0	
		Format:	U2.8	
			Color bias for BaseColor6.	
	21:12	ColorBias5		
		Default Value:	0	
		Format:	U2.8	
			Color bias for BaseColor5.	
	11:2	ColorBias4		
		Default Value:	0	
		Format:	U2.8	
			Color bias for BaseColor4.	
1:0	Reserved			



VEBOX_TCC_STATE			
		Format: MBZ	
9	31	Reserved Format: MBZ	
	30:24	UV Threshold Default Value: 3 Format: U7 Low UV threshold.	
		23:19	Reserved Format: MBZ
		18:16	UV Threshold Bits Default Value: 3 Format: U3 Low UV transition width bits.
	15:13		Reserved Format: MBZ
	12:8	STE Threshold Default Value: 0 Format: U5 Skin tone pixels enhancement threshold.	
		7:3	Reserved Format: MBZ
		2:0	STE Slope Bits Default Value: 0 Format: U3 Skin tone pixels enhancement slope bits.
	10		31:16
		15:9	
8:0		UVMaxColor	



VEBOX_TCC_STATE

		Default Value:	448
		Format:	U9
		The maximum absolute value of the legal UV pixels. Used for the SFs2 calculation.	



VEBOX_VERTEX_TABLE

```
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
```



VEBOX_VERTEX_TABLE

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
 0x00000000, 0x00000000

DWord	Bit	Description						
0..511	31:28	Reserved Format: MBZ						
	27:16	Vertex table entry 0 - Lv (12 bits) <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">100h-ED6h</td> <td></td> <td>Range for Vertices BT601 and BT709</td> </tr> </tbody> </table>	Value	Name	Description	100h-ED6h		Range for Vertices BT601 and BT709
	Value	Name	Description					
	100h-ED6h		Range for Vertices BT601 and BT709					
	15:12	Reserved Format: MBZ						
	11:0	Vertex table entry 0 - Cv (12 bits) <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">400h-A00h</td> <td></td> <td>Range for Vertices BT601 and BT709</td> </tr> </tbody> </table>	Value	Name	Description	400h-A00h		Range for Vertices BT601 and BT709
	Value	Name	Description					
	400h-A00h		Range for Vertices BT601 and BT709					



VECS Hardware-Detected Error Bit Definitions

VECS Hardware-Detected Error Bit Definitions							
Project:	HSW						
Source:	VideoEnhancementCS						
Size (in bits):	16						
Default Value:	0x00000000						
DWord	Bit	Description					
0	15:3	Reserved Format: MBZ					
	2	Reserved Project: HSW Format: MBZ					
	1	Reserved Format: MBZ					
	0	Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include: <ul style="list-style-type: none"> Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Instruction Error detected</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> This error indications cannot be cleared except by reset (i.e., it is a fatal error).	Value	Name	Description	1	
Value	Name	Description					
1		Instruction Error detected					



VERTEX_BUFFER_STATE

VERTEX_BUFFER_STATE				
Project:	HSW			
Source:	RenderCS			
Size (in bits):	128			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
<p>This structure is used in 3DSTATE_VERTEX_BUFFERS to set the state associated with a VB. The VF function will use this state to determine how/where to extract vertex element data for all vertex elements associated with the VB. The VERTEX_BUFFER_STATE structure is 4 DWords for both INSTANCEDATA and VERTEXDATA buffers. A VB is defined as a 1D array of vertex data structures, accessed via a computed index value. The VF function therefore needs to know the starting address of the first structure (index 0) and size of the vertex data structure.</p>				
Programming Notes			Project	
Vertex element accesses which straddle or go past the VB's End Address will return 0's for all elements.			HSW	
DWord	Bit	Description		
0	31:26	Vertex Buffer Index		
		Project:	HSW	
		Format:	U6 Index	
		This field contains an index value which selects the VB state being defined.		
		Value	Name	
		[0,32]		
	25:21	Reserved		
		Project:	All	
		Format:	MBZ	
	20	Buffer Access Type		
Project:		HSW		
This field determines how vertex element data is extracted from this VB. This control applies to all vertex elements associated with this VB.				
Value		Name	Description	Project
00b		VERTEXDATA	For SEQUENTIAL vertex access, each vertex of an instance is sourced from sequential structures within the VB. For RANDOM vertex access, each vertex of an instance is looked up (separately) via a computed index value	All
01b	INSTANCEDATA	Each vertex of an instance is sourced with the same (instance) data. Subsequent instances may be sourced with the same or different data, depending on Instance Data Step Rate.	All	
19:16	Vertex Buffer Memory Object Control State			



VERTEX_BUFFER_STATE

		Project:	All		
		Format:	MEMORY_OBJECT_CONTROL_STATE		
		Specifies the memory object control state for this vertex buffer.			
15	Reserved				
		Project:	All		
		Format:	MBZ		
14	Address Modify Enable				
		Project:	HSW		
	If set, the Buffer Starting Address and End Address fields are used to update the state of this buffer. If clear, those fields are ignored and the previously-programmed values are maintained.				
13	Null Vertex Buffer				
		Project:	HSW		
		Format:	Enable		
	This field enabled causes any fetch for vertex data to return 0.				
12	Vertex Fetch Invalidate				
		Default Value:	0h		
		Project:	HSW		
	Invalidate the Vertex overfetch cache when this bit is set. For multiple vertex buffer state structures in one packet, this bit may be set only once in the entire packet.				
	Note:				Project
	Note: The Vertex Fetch Invalidate must never be set to 1. To invalidate the vertex fetch cache a pipe_control must be used.				HSW
11:0	Buffer Pitch				
		Format:	U12 Count of bytes		
	This field specifies the pitch in bytes of the structures accessed within the VB. This information is required in order to access elements in the VB via a structure index.				
	Value	Name	Description	Project	
	[0,2048]		Bytes	HSW	
	Programming Notes				
	<ul style="list-style-type: none"> • Different VERTEX_BUFFER_STATE structures can refer to the same memory region using different Buffer Pitch values. • See note on 64-bit float alignment in Buffer Starting Address. 				



VERTEX_BUFFER_STATE

1	31:0	Buffer Starting Address	
		Format:	GraphicsAddress[31:0]
		Description	
		<p>This field contains the byte-aligned Graphics Address of the first element of interest within the VB. Software must program this value with the combination (sum) of the base address of the memory resource and the byte offset from the base address to the starting structure within the buffer.</p> <p>If the Address ModifyEnable bit is clear, this field is ignored and the previous value of Buffer Starting Address for this buffer is maintained.</p>	
		Programming Notes	
		<p>64-bit floating point values must be 64-bit aligned in memory, or UNPREDICTABLE data will be fetched. When accessing an element containing 64-bit floating point values, the Buffer Starting Address and Source Element Offset values must add to a 64-bit aligned address, and BufferPitch must be a multiple of 64-bits.</p> <p>VBs can only be allocated in linear (not tiled) graphics memory.</p> <p>As computed index values are, by definition, interpreted as unsigned values, there is no issue with accesses to locations before (lower address value) the start of the buffer. However, these wrapped indices are subject to Max Index checking (see below).</p>	
2	31:0	End Address	
		Project:	HSW
		Format:	GraphicsAddress[31:0]U32
		Description	
		Project	
		<p>This field defines the address of the last valid byte in this particular VB. Access of a vertex element which either straddles or is beyond this address will return 0's for any data read.</p> <p>If the Address ModifyEnable bit is clear, this field is ignored and the previous value of End Address for this buffer is maintained.</p>	
		Value	Name
		[0,FFFFFFFFh]	
		0h	[Default]
3	31:0	Instance Data Step Rate	
		Format:	U32
		<p>This field only applies to INSTANCEDATA buffers - it is ignored (but still present) for VERTEXDATA buffers.</p> <p>Only after the number of instances specified by this field is generated is new (sequential)</p>	



VERTEX_BUFFER_STATE

	<p>instance data provided. This process continues for each group of instances defined in the draw command. For example, a value of 1 in this field causes new instance data to be supplied with each sequential (instance) group of vertices. A value of 2 causes every other instance group of vertices to be provided with new instance data. The special value of 0 causes all vertices of all instances generated by the draw command to be provided with the same instance data. (The same effect can be achieved by setting this field to its maximum value.)</p>
--	---



VERTEX_ELEMENT_STATE

VERTEX_ELEMENT_STATE					
Project:	HSW				
Source:	RenderCS				
Size (in bits):	64				
Default Value:	0x00000000, 0x00000000				
Description			Project		
<p>This structure is used in 3DSTATE_VERTEX_ELEMENTS to set the state associated with a vertex element. A vertex element is defined as an entity supplying from 1 to 4 DWord vertex components to be stored in the vertex URB entry. The number of supported vertex elements is:</p>					
[DevHSW]: 34			HSW		
<p>The VF function will use this state, and possibly the state of the associated vertex buffer, to fetch/generate the source vertex element data, perform any required format conversions, padding with zeros, and store the resulting destination vertex element data into the vertex URB entry.</p>					
Programming Notes					
The SourceElementFormat needs to be a single-component format with an element which has edge flag enabled.					
DWord	Bit	Description			
0	31:26	Vertex Buffer Index			
		Project:	HSW		
		Format:	U6		
		This field specifies which vertex buffer the element is sourced from.			
		Value	Name		
		[0,32]	Up to 33 VBs are supported		
		Programming Notes			
		It is possible for a vertex element to include only internally-generated data (VertexID, etc.), in which case the associated vertex buffer state is ignored.			
		25		Valid	
				Project:	HSW
Format:	Boolean				
Value	Name			Description	Project
1h	TRUE			this vertex element is used in vertex assembly	All
0h	FALSE			this vertex element is not used.	All
24:16		Source Element Format			



VERTEX_ELEMENT_STATE

		Project:	All
		Format:	SURFACE_FORMAT
		Range: Valid formats are found in the 3D Primitive Processing FormatConversion portion of the vertex fetch chapter.	
		Format: The encoding of this field is identical the Surface Format field of the SURFACE_STATE structure, as described in the Sampler chapter.	
		This field specifies the format in which the memory-resident source data for this particular vertex element is stored in the memory buffer. This only applies to elements stored with VFCOMP_STORE_SRC component control. (All other component types have an explicit format).	
15	Edge Flag Enable		
		Project:	HSW
		Format:	Enable
		Description	Project
		<p>When ENABLED, the source element is interpreted as an EdgeFlag for the vertex. If the source element is zero, the EdgeFlag will be set to FALSE. If the source element is non-zero, the EdgeFlag will be set to TRUE. The EdgeFlag bit will travel down the fixed function pipeline along with the vertex handle, etc. and not be stored in the vertex data like the other vertex elements. Refer to the fixed function descriptions for how this EdgeFlag affects rendering.</p> <p>Edge flags are supported for the following primitive topology types only, otherwise EdgeFlagEnable must not be ENABLED.</p> <ul style="list-style-type: none"> • 3DPRIM_TRILIST* • 3DPRIM_TRISTRIP* • 3DPRIM_TRIFAN* • 3DPRIM_POLYGON <p>If this bit is DISABLED for all valid VERTEX_ELEMENTS, the vertex will be assigned a default EdgeFlag of TRUE.</p>	
		Edge flags are supported for all primitive topology types.	
		Programming Notes	
		<ul style="list-style-type: none"> • This bit must only be ENABLED on the last valid VERTEX_ELEMENT structure. • When set, Component 0 Control must be set to VFCOMP_STORE_SRC, and Component 1-3 Control must be set to VFCOMP_NOSTORE. 	
14:12	Reserved		
		Project:	All
		Format:	MBZ



VERTEX_ELEMENT_STATE

	11:0	Source Element Offset	
		Project:	All
		Format:	U12 byte offset
		Byte offset of the source vertex element data in the structures comprising the vertex buffer.	
		Value	Name
		[0,4095]	
		Programming Notes	
		See note on 64-bit float alignment in Buffer Starting Address.	
1	31	Reserved	
		Project:	All
		Format:	MBZ
	30:28	Component 0 Control	
		Project:	All
		Format:	3D_Vertex_Component_Control
		Refer to the 3D_Vertex_Component_Control table below	
	27	Reserved	
		Project:	All
		Format:	MBZ
26:24	Component 1 Control		
	Format:	3D_Vertex_Component_Control	
	Refer to the 3D_Vertex_Component_Control table below		
23	Reserved		
	Project:	All	
	Format:	MBZ	
22:20	Component 2 Control		
	Format:	3D_Vertex_Component_Control	
	Refer to the 3D_Vertex_Component_Control table below		
19	Reserved		
	Project:	All	
	Format:	MBZ	
18:16	Component 3 Control		
	Format:	3D_Vertex_Component_Control	
	Refer to the 3D_Vertex_Component_Control table below		



VERTEX_ELEMENT_STATE		
	15:8	Reserved
		Project: All
		Format: MBZ
	7:0	Reserved
		Project: HSW
		Format: MBZ



VFE_STATE_EX

VFE_STATE_EX			
Project:	HSW		
Source:	RenderCS		
Size (in bits):	256		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description	
0	31:8	Reserved	
	7:0	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:
Format:	MBZ		
1	31:0	VFE Control This field is used by VFE depending on the mode of operation. See the following tables for details. If VFE Mode = AVC-IT or AVC-MC, this field is valid as defined in Table 1 13. If VFE Mode = VC1-IT, this field is valid as defined in Table 1 14. Otherwise, this field is reserved.	
2	31:0	Interface Descriptor Remap Table This field contains the interface descriptor remap table entries for the first 8 kernel indices. Each table entry has 4 bits, providing a remapping range of [0, 15]. The input of this table is the Interface Descriptor Offset within the MEDIA_OBJECT or MEDIA_OBJECT_EX command. As the table is limited to map the first 16 values, any Interface Descriptor Offset greater than 15 is not remapped. Bits 31:28: Remap for index = 7 Bits 27:24: Remap for index = 6 Bits 23:20: Remap for index = 5 Bits 19:16: Remap for index = 4 Bits 15:12: Remap for index = 3 Bits 11:8: Remap for index = 2 Bits 7:4: Remap for index = 1 Bits 3:0: Remap for index = 0	
3	31:0	Interface Descriptor Remap Table (cont) This field contains the interface descriptor remap table entries for the next 8 kernel indices (index = 8...15). Each	



VFE_STATE_EX

		<p>table entry has 4 bits, providing a remapping range of [0, 15].</p> <p>Bits 31:28: Remap for index = 15 Bits 27:24: Remap for index = 14 Bits 23:20: Remap for index = 13 Bits 19:16: Remap for index = 12 Bits 15:12: Remap for index = 11 Bits 11:8: Remap for index = 10 Bits 7:4: Remap for index = 9 Bits 3:0: Remap for index = 8</p>							
4	31	<p>Scoreboard Enable This field enables and disables the hardware scoreboard in the Media Pipeline. If this field is cleared, hardware ignores the following scoreboard state fields.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Scoreboard disabled</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Scoreboard enabled</td> </tr> </tbody> </table>	Value	Name	0	Scoreboard disabled	1	Scoreboard enabled	
	Value	Name							
	0	Scoreboard disabled							
	1	Scoreboard enabled							
	30	<p>Scoreboard Type This field selects the type of scoreboard in use.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Stalling Scoreboard</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Reserved (for Non-stalling scoreboard)</td> </tr> </tbody> </table>	Value	Name	0	Stalling Scoreboard	1	Reserved (for Non-stalling scoreboard)	
Value	Name								
0	Stalling Scoreboard								
1	Reserved (for Non-stalling scoreboard)								
29:8	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ								
7:0	<p>Scoreboard Mask</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td>Boolean</td> </tr> </table> <p>Each bit indicates the corresponding dependency scoreboard is enabled. The scoreboard is based on the relative (X, Y) distance from the current threads' (X, Y) position.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 20%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,7]</td> <td>Bit n</td> <td>Score n is enabled</td> </tr> </tbody> </table>	Format:	Boolean	Value	Name	Description	[0,7]	Bit n	Score n is enabled
Format:	Boolean								
Value	Name	Description							
[0,7]	Bit n	Score n is enabled							
5	31:28	<p>Scoreboard 3 Delta Y</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td>S3</td> </tr> </table> <p>Relative vertical distance of the dependent instance assigned to scoreboard 3, in the form of 2's compliment.</p>	Format:	S3					
Format:	S3								
	27:24	<p>Scoreboard 3 Delta X</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td>S3</td> </tr> </table> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 3, in the form of 2's compliment.</p>	Format:	S3					
Format:	S3								



VFE_STATE_EX		
	23:16	Scoreboard 2 Delta (X, Y)
	15:8	Scoreboard 1 Delta (X, Y)
	7:0	Scoreboard 0 Delta (X, Y)
6	31:24	Scoreboard 7 Delta (X, Y)
	23:16	Scoreboard 6 Delta (X, Y)
	15:8	Scoreboard 5 Delta (X, Y)
	7:0	Scoreboard 4 Delta (X, Y)
7	31:0	Reserved
		Format: MBZ