

© 2013 Intel Corporation

Intel Open Source Graphics Programmer's Reference Manual (PRM) for the 2013 Intel® Core™ Processor Family, including Intel HD Graphics, Intel Iris™ Graphics and Intel Iris Pro Graphics

Volume 2c: Command Reference: Registers (Haswell)



Copyright

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2013, Intel Corporation. All rights reserved.



Command Reference: Registers

Table of Contents

Execute Condition Code Register	23
Ring Buffer Tail	25
Ring Buffer Head	27
Ring Buffer Start	29
Ring Buffer Control	30
Render/Video Semaphore Sync Register	34
Render/Blitter Semaphore Sync Register	35
Render/Video Enhancement Semaphore Sync Register	36
NOP Identification Register	37
Hardware Status Mask Register	38
Render Mode Register for Software Interface	39
Thread Mode Register	42
Interrupt Mask Register	45
Error Identity Register	46
Error Mask Register	47
Error Status Register	48
Instruction Parser Mode Register	49
Control Register for Power Management	53
RCS Batch Buffer State Register	55
Second Level Batch Buffer Head Pointer Register	57
Second Level Batch Buffer State Register	58
Mode Register for GAFS	60
Pending Head Pointer Register	61
Second Level Batch Buffer Head Pointer Preemption Register	63
Batch Buffer Head Pointer Register	64
Batch Buffer Head Pointer Preemption Register	66
RING_BUFFER_HEAD_PREEMPT_REG	68
Batch Buffer Start Head Pointer Register	70
Batch Address Difference Register	72



Batch Offset Register	73
Resource Streamer Preemption Status	74
Batch Buffer Start Head Pointer Register for Upper DWord	76
Watchdog Counter Control	77
Render Watchdog Counter Threshold	78
Watchdog Counter Threshold	79
Current Context Register	80
Render Watchdog Counter	82
Context Sizes	83
Resource Streamer Context Offset	85
URB Context Offset	86
Predicate Rendering Data Result 2	87
PPGTT Directory Cacheline Valid Register	88
Matched Context ID Reset Register	89
Count Active Channels Dispatched	90
Graphics Mode Register	91
CS Power Management FSM	94
PS Invocation Count for Slice0	98
PS Depth Count for Slice0	99
PS Invocation Count for Slice1	100
PS Depth Count for Slice1	101
HS Invocation Counter	102
DS Invocation Counter	103
IA Vertices Count	104
Primitives Generated By VF	105
VS Invocation Counter	106
GS Invocation Counter	107
GS Primitives Counter	108
Clipper Invocation Counter	109
Clipper Primitives Counter	110
PS Invocation Count	111
PS Depth Count	112
Panartad Timastama Count	112



Observation Architecture Control	114
Observation Architecture Status Register 1	116
Observation Architecture Status Register 2	118
Observation Architecture Buffer	120
Predicate Rendering Temporary Register0	122
Predicate Rendering Temporary Register1	123
Predicate Rendering Data Storage	124
Predicate Rendering Data Result	125
Predicate Rendering Data Result 1	126
Auto Draw End Offset	127
Load Indirect Start Vertex	128
Load Indirect Vertex Count	129
Load Indirect Instance Count	130
Load Indirect Start Instance	131
Load Indirect Base Vertex	132
VF Scratch Pad	133
BTB Not Consumed By RCS	135
DX9 Constants Not Consumed By RCS	136
Gather Constants Not Consumed By RCS	137
BTP Commands Parsed By RCS	138
DX9 Constants Prsed By RCS	139
CSPREEMPT	140
Context Semaphore Sync Registers	141
GPGPU Dispatch Dimension X	142
GPGPU Dispatch Dimension Y	143
GPGPU Dispatch Dimension Z	144
CS General Purpose Registers 0-15	145
Semaphore General Sync Registers	146
Observation Architecture Start Trigger 5	147
VF Scratch Pad	148
Observation Architecture Report Trigger 2	150
Observation Architecture Report Trigger 6	154
Customizable Event Creation 0-0	157



Customizable Event Creation 1-0	159
Customizable Event Creation 2-0	161
Customizable Event Creation 3-0	163
Aggregate_Perf_Counter_A31	165
Customizable Event Creation 4-0	166
Customizable Event Creation 5-0	168
Customizable Event Creation 6-0	170
Customizable Event Creation 7-0	172
Aggregate Perf Counter A0	174
Aggregate Perf Counter A1	175
Aggregate Perf Counter A2	176
Aggregate Perf Counter A3	177
Aggregate Perf Counter A5	178
Aggregate Perf Counter A7	179
Aggregate Perf Counter A8	180
Aggregate Perf Counter A9	181
Aggregate Perf Counter A10	182
Aggregate Perf Counter A11	183
Aggregate Perf Counter A12	184
Aggregate Perf Counter A13	185
Aggregate Perf Counter A14	186
Aggregate Perf Counter A15	187
Aggregate Perf Counter A16	188
Aggregate Perf Counter A17	189
Aggregate Perf Counter A18	190
Aggregate Perf Counter A21	191
Aggregate Perf Counter A22	192
Aggregate Perf Counter A23	
Aggregate Perf Counter A24	194
Aggregate Perf Counter A25	195
Aggregate Perf Counter A26	196
Aggregate Perf Counter A27	197
Aggregate Port Counter A28	100



Aggregate Perf Counter A29	199
Aggregate Perf Counter A30	200
Aggregate_Perf_Counter_A32	201
Aggregate_Perf_Counter_A33	202
Aggregate_Perf_Counter_A34	203
Aggregate_Perf_Counter_A35	204
Aggregate_Perf_Counter_A36	205
Aggregate_Perf_Counter_A38	206
Aggregate_Perf_Counter_A40	207
Aggregate_Perf_Counter_A42	208
Aggregate_Perf_Counter_A43	209
Aggregate_Perf_Counter_A44	210
Boolean_Counter_B0	211
Boolean_Counter_B1	212
Boolean_Counter_B2	213
Boolean_Counter_B3	214
Boolean_Counter_B4	215
Boolean_Counter_B5	216
Boolean_Counter_B6	217
Boolean_Counter_B7	218
Depth/Early Depth TLB Partitioning Register	219
Color/Depth Write FIFO Watermarks	220
Main Graphic ECO Chicken Register	221
Private PAT	224
Priority Field in Programmable Arbitration for Miss	225
Priority Field in Programmable Arbitration for Hit-NP	226
Priority Field in Programmable Arbitration for Hit	228
Priority Field in Programmable Arbitration for Hit-NP	229
GAC_GAM Arbitration Counters Register 0	231
GAC_GAM Arbitration Counters Register 1	232
Goto Field in Programmable Arbitration for Hit0	233
Goto Field in Programmable Arbitration for Hit1	234
Goto Field in Programmable Arbitration for Hit2	235



Goto Field in Programmable Arbitration for Hit3	236
Goto Field in Programmable Arbitration for Hit-NP0	. 238
Goto Field in Programmable Arbitration for Hit-NP1	. 239
Goto Field in Programmable Arbitration for Hit-NP2	240
Goto Field in Programmable Arbitration for Hit-NP3	241
GAC_GAM RO Arbitration Register 0	242
GAC_GAM RO Arbitration Register 1	243
GAC_GAM RO Arbitration Register 2	244
GAC_GAM RO Arbitration Register 3	245
GAC_GAM R Arbitration Register 0	246
GAC_GAM R Arbitration Register 1	247
GAC_GAM R Arbitration Register 2	248
GAC_GAM R Arbitration Register 3	249
GAC_GAM WR Arbitration Register 0	250
GAC_GAM WR Arbitration Register 1	251
GAC_GAM WR Arbitration Register 2	252
GAC_GAM WR Arbitration Register 3	253
Section 0 of TLBPEND Entry	254
Internal GAM State	255
Section 1 of TLBPEND Entry	256
PPGTT Page Fault Data Registers	258
Fault Switch Out	259
Section 2 of TLBPEND Entry	260
Valid Bit Vector 0 for TLBPEND registers	261
Valid Bit Vector 1 for TLBPEND registers	262
Ready Bit Vector 0 for TLBPEND registers	263
Ready Bit Vector 1 for TLBPEND registers	264
Valid Bit Vector 0 for MTTLB	265
Valid Bit Vector 1 for MTTLB	266
Valid Bit Vector 0 for MTVICTLB	267
Valid Bit Vector 1 for MTVICTLB	268
Valid Bit Vector 0 for RCZTLB	269
Valid Bit Vector 1 for RCZTLB	270



Valid Bit Vector 0 for RCC	. 271
Valid Bit Vector 1 for RCC	. 272
Valid Bit Vector 2 for RCC	. 273
Valid Bit Vector 3 for RCC	. 274
MT Virtual Page Address Registers	. 275
VIC Virtual page Address Registers	. 276
RCC Virtual page Address Registers	. 277
RCZ Virtual Page Address Registers	. 278
Stream Output Num Primitives Written Counter	. 279
Stream Output Primitive Storage Needed Counters	. 280
Stream Output Write Offsets	. 281
Cache Mode Register 0	. 282
Cache Mode Register 1	. 285
GT Mode Register	. 289
FBC_RT_BASE_ADDR_REGISTER	. 292
SAMPLER Mode Register	. 294
Conditional Debug Value	. 295
VCS Execute Condition Code Register	. 296
Video/Blitter Semaphore Sync Register	. 297
Video/Render Semaphore Sync Register	. 298
Video Codec/Video Enhancement Semaphore Sync Register	. 299
VCS IDLE Max Count	. 300
VCS Hardware Status Mask Register	. 301
VCS Mode Register for Software Interface	. 302
Mode Register for GAC	. 304
VCS Interrupt Mask Register	. 305
VCS Error Identity Register	. 306
VCS Error Mask Register	. 307
VCS Error Status Register	. 308
VCS Instruction Parser Mode Register	. 309
Batch Buffer State Register	. 311
Pending Head Pointer Register	. 314
Batch Buffer Head Pointer Register	. 316



2nd Level Batch Buffer Address	318
VCS Counter for the bit stream decode engine	319
VCS Threshold for the counter of bit stream decode engine	320
VCS Ring Buffer Next Context ID Register	321
VCS Context Sizes	322
VCS PPGTT Directory Cacheline Valid Register	323
Video Mode Register	324
VCS Reported Timestamp Count	326
MFD Error Status	327
Bitstream Output Minimal Size Padding Count Report Register	328
MFD Picture Parameter	329
MFX Pipeline Status Flags	330
MFX Frame Performance Count	332
MFX Slice Performance Count	333
MFX Frame Macroblock Count	334
MFX Frame BitStream SE/BIN Count	335
MFX_Memory_Latency_Count1	336
MFX Memory Latency Count2	337
MFX Memory Latency Count3	338
MFX Memory Latency Count4	339
MFX Frame Row-Stored/BitStream Read Count	340
MFX Frame Motion Comp Read Count	341
MFX Frame Motion Comp Miss Count	342
Reported Bitstream Output Byte Count per Frame Register	343
Reported Bitstream Output Bit Count for Syntax Elements Only Register	344
Reported Bitstream Output CABAC Bin Count Register	345
MFC_AVC_CABAC_INSERTION_COUNT	346
MFC Image Status Mask	347
MFC Image Status Control	348
MFC QP Status Count	349
VCS_PREEMPTION_HINT_UDW	350
Bitstream Output Byte Count Per Slice Report Register	351
Ritstream Output Rit Count for the last Syntax Flement Report Register	352



PAK_Stream-Out Report (Warnings)	353
PAK_Stream-Out Report (Errors)	354
PAK Report Running Status	355
MFC_AVC Bitstream Decoding Front-End Parsing Logic Error Counter	356
TLBPEND Control Register	. 357
GAC_GAB Arbitration Counters Register 1	359
Media Arbiter Error Report Register	. 362
VCS Section 0 of TLBPEND Entry	. 364
VCS Section 1 of TLBPEND Entry	. 365
VCS Section 2 of TLBPEND Entry	. 367
VCS Valid Bit Vector 0 for TLBPEND Registers	. 368
VCS Valid Bit Vector 1 for TLBPEND Registers	. 369
VCS Ready Bit Vector 0 for TLBPEND Registers	. 370
VCS Ready Bit Vector 1 for TLBPEND Registers	. 371
Valid Bit Vector 0 for TLB064	. 372
Valid Bit Vector 1 for TLB064	373
Valid Bit Vector 0 for TLB132	. 374
Valid Bit Vector 1 for TLB132	375
Valid Bit Vector 0 for TLB232	376
Valid Bit Vector 1 for TLB232	377
Valid Bit Vector 0 for TLB304	. 378
Valid Bit Vector 1 for TLB304	379
TLB064_VA Virtual Page Address Registers	380
TLB132_VA Virtual Page Address Registers	. 381
TLB232_VA Virtual Page Address Registers	382
TLB304_VA Virtual Page Address Registers	. 383
VECS Execute Condition Code Register	. 384
Video Enhancement/Blitter Semaphore Sync Register	385
Video Enhancement/Render Semaphore Sync Register	386
Video Enhancement/Video Semaphore Sync Register	387
VECS Sleep State and PSMI Control	. 388
VECS IDLE Max Count	. 390
VECS NOP Identification Register	391



VECS Hardware Status Mask Register	392
VECS Mode Register for Software Interface	393
VECS Interrupt Mask Register	395
VECS Error Identity Register	396
VECS Error Mask Register	397
VECS Error Status Register	398
VECS Instruction Parser Mode Register	399
Batch Buffer State Register	401
Pending Head Pointer Register	404
Batch Buffer Head Pointer Register	406
VECS Threshold for the Counter of Video Enhancement Engine	408
VECS Context Sizes	409
VECS ECO Scratch Pad	410
VECS PPGTT Directory Cacheline Valid Register	412
VCES Idle Switch Delay	413
Video Enhancement Mode Register	414
VECS Reported Timestamp Count	416
BCS Execute Condition Code Register	417
Blitter/Render Semaphore Sync Register	418
Blitter/Video Semaphore Sync Register	419
Blitter/Video Enhancement Semaphore Sync Register	420
BCS Sleep State and PSMI Control	421
BCS IDLE Max Count	423
BCS Hardware Status Mask Register	424
BCS Mode Register for Software Interface	425
Mode Register for GAB	427
BCS Interrupt Mask Register	428
BCS Error Identity Register	429
BCS Error Mask Register	430
BCS Error Status Register	431
BCS Instruction Parser Mode Register	432
Batch Buffer State Register	434
Panding Haad Painter Pagister	127



Batch Buffer Head Pointer Register	439
BCS Watchdog Counter Threshold	441
Ring Buffer Current Context ID Register	442
BCS Ring Buffer Next Context ID Register	443
BCS SW Control	444
BCS PPGTT Directory Cacheline Valid Register	446
Blitter Mode Register	447
BCS Reported Timestamp Count	449
GAB unit Control Register	450
GAB Error Reporting Register	451
BCS Section 0 of TLBPEND entry	452
BCS Section 1 of TLBPEND entry	453
BCS Valid Bit Vector for TLBPEND registers	454
BCS Ready Bit Vector for TLBPEND Registers	455
Valid Bit Vector for BCS TLB	456
Valid Bit Vector for BLB TLB	457
Valid Bit Vector for CTX TLB	458
Valid Bit Vector for PD TLB	459
BCS TLB Virtual Page Address Registers	460
BLBTLB_VA Virtual page Address Registers	461
CTXTLB_VA Virtual page Address Registers	462
PDTLB_VA Virtual page Address Registers	463
VGA_CONTROL	464
FUSE_STRAP	467
FUSE_STRAP2	470
FUSE_STRAP3	471
FUSE_STRAP4	473
DE_POWER1	474
DE_POWER2	476
FBC_CFB_BASE	477
FBC_CTL	478
IPS_CTL	481
IPS STATUS	483



Display Engine Interrupt Bit Definition	484
GT Interrupts	487
Power Management Interrupts	488
HOTPLUG_CTL	489
HPD_PULSE_CNT	491
HPD_FILTER_CNT	492
ERR_INT	493
DE_RRMR	497
TIMESTAMP_CTR	499
Audio Codec Interrupt Bit Definition	500
ARB_CTL	502
ARB_CTL2	504
WM_PIPE	506
WM_LP	508
WM_LP_SPR	510
WM_MISC	511
WM_LINETIME	512
PWR_WELL_CTL1	514
PWR_WELL_CTL2	515
SPLL_CTL	516
WRPLL_CTL	518
PORT_CLK_SEL	521
CDCLK_FREQ	523
NDE_RSTWRN_OPT	524
BLC_PWM_CTL	526
BLC_PWM_DATA	529
BLM_HIST_CTL	531
BLM_HIST_BIN	533
BLM_HIST_GUARD	535
BLC_PWM2_CTL	537
BLC_PWM_DATA	539
BLC_MISC_CTL	541
LITTI DIN CTI	5/2



CSC_COEFF	544
CSC_MODE	546
CSC_PREOFF	547
CSC_POSTOFF	549
CGE_CTRL	551
CGE_WEIGHT	552
PAL_LGC – Pipe A-C Legacy Palettes 0-255	555
PAL_PREC_INDEX	557
PAL_PREC_DATA	559
PAL_GC_MAX	561
PAL_EXT_GC_MAX	563
SWF – Software Flags 0-36	565
GTSCRATCH	566
PIPE_HTOTAL	567
PIPE_HBLANK	569
PIPE_HSYNC	571
PIPE_VTOTAL	573
PIPE_VBLANK	575
PIPE_VSYNC	577
PIPE_SRCSZ	579
PIPE_VSYNCSHIFT	581
PIPE_MULT	583
DATAM	585
DATAN	587
LINKM	589
LINKN	591
VIDEO_DIP_CTL	593
VIDEO_DIP_GCP	596
VIDEO_DIP_DATA	598
VIDEO_DIP_ECC	601
PIPE_DDI_FUNC_CTL	604
PIPE_MSA_MISC	609
PIPE MSA MISC	611



DDI_BUF_CTL	613
DDI_AUX_CTL	617
DDI_AUX_DATA	620
DP_TP_CTL	621
DP_TP_STATUS	625
SRD_CTL	629
SRD_AUX_CTL	632
SRD_AUX_DATA	634
SRD_IMR	635
SRD_IIR	636
SRD_STATUS	637
DDI_BUF_TRANS	640
AUD_CONFIG	643
AUD_MISC_CTRL	645
AUD_VID_DID	647
AUD_RID	648
AUD_M_CTS_ENABLE	649
AUD_PWRST	651
AUD_EDID_DATA	653
AUD_INFOFR	655
AUD_PIN_PIPE_CONN_ENTRY_LNGTH	656
AUD_PIPE_CONN_SEL_CTRL	658
AUD_DIP_ELD_CTRL_ST	659
AUD_PIN_ELD_CP_VLD	662
GTC_CPU_CTL	668
GTC_CPU_MISC	670
GTC_CPU_DDA_M	671
GTC_CPU_DDA_N	672
GTC_CPU_LIVE	673
GTC_CPU_REMOTE_CURR	674
GTC_CPU_LOCAL_CURR	675
GTC_CPU_REMOTE_PREV	676
CTC CDILLOCAL DDEV	677



GTC_CPU_IMR	678
GTC_CPU_IIR	679
PF_PWR_GATE	680
PF_WIN_POS	682
PF_WIN_SZ	684
PF_CTRL	686
DISPIO_CR_TX_BMU_CR4	689
PIPE_MSA_MISC	690
PIPE_SCANLINE	692
PIPE_SCANLINECOMP	694
PIPE_CONF	697
PIPE_FRMCNT	701
PIPE_FLIPCNT	702
PIPE_FRMTMSTMP	703
PIPE_FLIPTMSTMP	704
CUR_CTL	705
CUR_BASE	709
CUR_POS	711
CUR_PAL	713
CUR_FBC_CTL	715
PLANE_SURFLIVE	717
PRI_CTL	720
PRI_STRIDE	724
PRI_SURF	726
PRI_OFFSET	728
PRI_LEFT_SURF	730
SPR_CTL	732
SPR_STRIDE	738
SPR_POS	740
SPR_SIZE	742
- SPR KEYMSK	746



SPR_KEYMAX	750
SPR_OFFSET	752
SPR_LEFT_SURF	754
SPR_GAMC	756
SPR_GAMC16	760
SPR_GAMC17	762
SFUSE_STRAP	764
South Display Engine Interrupt Bit Definition	766
SHOTPLUG_CTL	769
SHPD_PULSE_CNT	772
SHPD_FILTER_CNT	774
SERR_INT	775
GPIO_CTL	776
GMBUS0	780
GMBUS1	782
GMBUS2	785
GMBUS3	788
GMBUS4	789
GMBUS5	791
SBI_ADDR	792
SBI_DATA	793
SBI_CTL_STAT	794
PIXCLK_GATE	796
GTCCLK_EN	797
RAWCLK_FREQ	798
PP_STATUS	799
PP_CONTROL	801
PP_ON_DELAYS	803
PP_OFF_DELAYS	804
PP_DIVISOR	805
SBLC_PWM_CTL1	807
SBLC_PWM_CTL2	809
LITOTAL	010



HBLANK	811
HSYNC	812
VTOTAL	813
VBLANK	814
VSYNC	815
VSYNCSHIFT	816
DAC_CTL	817
DP_AUX_CTL	820
DP_AUX_DATA	824
GTC_CTL	825
GTC_MISC	828
GTC_DDA_M	830
GTC_DDA_N	831
GTC_PCH_IMR	832
GTC_PCH_IIR	833
GTC_SLAVE_RX_PREV	834
GTC_SLAVE_TX_PREV	835
GTC_PORT_CTL	836
GTC_PORT_RX_CURR	838
GTC_PORT_TX_CURR	839
GTC_PORT_CTL	840
GTC_PORT_RX_CURR	842
GTC_PORT_TX_CURR	843
GTC_PORT_CTL	844
GTC_PORT_RX_CURR	846
GTC_PORT_TX_CURR	847
TRANS_CONF	848
FDI_RX_CTL	850
FDI_RX_MISC	854
FDI_RX_IIR	856
FDI_RX_IMR	857
FDI_RX_TUSIZE	858
Graphics Memory Fence Table Registers 0-15	859



LCPLL_CTL	863
Global Capabilities, Minor and Major Version	869
Output Payload and Input payload Capability	871
Global Control	873
Wake Enable and Wake Status	875
Global Status	876
Output/Input Stream Payload Capability	877
Interrupt Control	878
Interrupt Status	880
Wall Clock Counter	882
Stream Synchronization	883
CORB (Command Output Ring Buffer)- Lower Base Address	885
CORB (Command Output Ring Buffer)- Upper Base Address	886
CORB Read/Write Pointers	887
CORB Control_Status_Size	889
RIRB (Response Input Ring Buffer)-Lower Base Address	891
RIRB (Response Input Ring Buffer)-Upper Base Address	892
RIRB Write Pointer and Interrupt Count	893
RIRB Control, Status and Size	895
Immediate Command Output Interface	898
Immediate Response Input Interface	899
Immediate Command Status	900
DMA Position Lower Base Address	902
DMA Position Upper Base Address	903
Output Stream Descriptor Control and Status	904
Output Stream Descriptor Link Position in Current Buffer	908
Output Stream Descriptor Cyclic Buffer Length	909
Output Stream Descriptor Last Valid Index	910
Output Stream Descriptor FIFO Data and Format	911
Output Stream Descriptor Buffer Descriptor List Pointer Lower	914
Output Stream Descriptor Buffer Descriptor List Pointer Upper	915
Output Stream Descriptor Control and Status	916
Output Stream Descriptor Link Position in Current Buffer	920



Output Stream Descriptor Cyclic Buffer Length	921
Output Stream Descriptor Last Valid Index	922
Output Stream Descriptor FIFO Data and Format	923
Output Stream Descriptor Buffer Descriptor List Pointer Lower	926
Output Stream Descriptor Buffer Descriptor List Pointer Upper	927
Output Stream Descriptor Control and Status	928
Output Stream Descriptor Link Position in Current Buffer	932
Output Stream Descriptor Cyclic Buffer Length	933
Output Stream Descriptor Last Valid Index	934
Output Stream Descriptor FIFO Data and Format	935
Output Stream Descriptor Buffer Descriptor List Pointer Lower	938
Output Stream Descriptor Buffer Descriptor List Pointer Upper	939
Extended Mode 4	940
Extended Mode 5	941
DMA Position in Buffer	942
Wall Clock Counter Alias	943
Output Stream Descriptor Link Position in Current Buffer Alias	944
Vendor Defined ID and Device ID	945
Command and Status	946
CLASS	950
CLS	951
Display HD Audio Lower Base Address	952
Display HD Audio Upper Base Address	953
Subsystem Vendor ID and SubSystem ID	954
Capabilities Pointer	955
Interrupt Line and Interrupt Pin	956
Power Management Capability ID and Capabilities	957
Power Management Control and Status	959
MSI Cap ID and Message Control	961
MSI Message Base Address	963
MSI Message Data	964
PCI Express Cap ID and Control	965
Device Canabilities	967





Execute Condition Code Register

EXCC - Execute Condition Code Register Register Space: MMIO: 0/2/0 Project: **HSW** Source: RenderCS Default Value: 0x00000000 Access: R/W,RO Size (in bits): 32 Trusted Type: 1 Address: 02028h

This register contains user defined and hardware generated conditions that are used by MI_WAIT_FOR_EVENT commands. An MI_WAIT_FOR_EVENT instruction excludes the executing ring from arbitration if the selected event evaluates to a 1, while instruction is discarded if the condition evaluates to a 0. Once excluded a ring is enabled into arbitration when the selected condition evaluates to a 0.

This register also contains control for the invalidation of indirect state pointers on context restore.

DWord	Bit	Description		
0	31:16	Mask Bits		
		Format:	Mask[15:0]	
		These bits serves as a write enable for bi	its 15:0. If this re	egister is written with any of these bits
		clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.		
	15:12	Reserved		
		Project:		HSW
		Format:		MBZ
	11	Pending Indirect State Dirty Bit		
		Project:		HSW
		Access:		RO
		This field keeps track of whether or not a		•
		the current context. Clears either on a cobit is Read Only.	ontext save or e	xplicitly through a flush command. This
	10:7	Pending Indirect State Counter		
		Project:		HSW
		This field keeps track of the maximum now when the register is saved/restored, it sa		



EXCC - Execute Condition Code Register			
	6:5	Reserved	
		Format:	MBZ
	4:0	User Defined Condition Codes The software may signal a Stream Semaphore by setting to match the bit field specified in a WAIT_FOR_EVENT (See	



Ring Buffer Tail

	RING_BUFFER_TAIL - Ring Buffer Tail
Register Space:	MMIO: 0/2/0
Project:	HSW
Source:	PRM
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	02030h
Name:	RCS Ring Buffer Tail
ShortName:	RCS_RING_BUFFER_TAIL
Address:	12030h
Name:	VCS Ring Buffer Tail
ShortName:	VCS_RING_BUFFER_TAIL
Address:	1A030h
Name:	VECS Ring Buffer Tail
ShortName:	VECS_RING_BUFFER_TAIL
Valid Projects:	[DevHSW+]
Address:	22030h
Name:	BCS Ring Buffer Tail
ShortName:	BCS_RING_BUFFER_TAIL

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information.

Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

Ring Buffer Tail Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.

DWord	Bit	Description		
0	31:21	Reserved		
		Format:		MBZ
	20:3	Fail Offset		
		Format:	GraphicsAddress[20:3]	



RING_BUFFER_TAIL - Ring Buffer Tail

This field is written by software to specify where the valid instructions placed in the ring buffer end. The value written points to the QWord past the last valid QWord of instructions. In other words, it can be defined as the next QWord that software will write instructions into. Software must write subsequent instructions to QWords following the Tail Offset, possibly wrapping around to the top of the buffer (i.e., software can't skip around within the buffer). Note that all DWords prior to the location indicated by the **Tail Offset** must contain valid instruction data - which may require instruction padding by software. See **Head Offset** for more information.

2:0 Reserved

Format: MBZ



Ring Buffer Head

	RING_BUFFER_HEAD - Ring Buffer Head
Register Space:	MMIO: 0/2/0
Project:	HSW
Source:	PRM
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	02034h
Name:	RCS Ring Buffer Head
ShortName:	RCS_RING_BUFFER_HEAD
Address:	12034h
Name:	VCS Ring Buffer Head
ShortName:	VCS_RING_BUFFER_HEAD
Address:	1A034h
Name:	VECS Ring Buffer Head
ShortName:	VECS_RING_BUFFER_HEAD
Valid Projects:	[DevHSW+]
Address:	22034h
Name:	BCS Ring Buffer Head
ShortName:	BCS_RING_BUFFER_HEAD

This register is used to define and operate the ring buffer mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

Ring Buffer Head Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.

DWord	Bit	Description		
0	31:21	Wrap Count		
		Format: U11 count of ring buffer wraps		
		This field is incremented by 1 whenever the Head Offset wraps from the end of the buffer back to the start (i.e., whenever it wraps back to 0). Appending this field to the Head Offset field		
		effectively creates a virtual 4GB Head "Pointer" which can be used as a tag associated with instructions placed in a ring buffer. The Wrap Count itself will wrap to 0 upon overflow.		



	RING_BUFFER_HEAD - Ring Buffer Head			
20:2	Head Offset			
	Format:	GraphicsAddress[20:2]	DWord Offset	
			struction DWord to be parsed. Software will initialize rsed once the RB is enabled. (Writing the Head Offset	
		•	osequently, the device will increment this offset as it	
	executes instructions - until it reaches the QWord specified by the Tail Offset . At this point the			
	ring buffer i	s considered "empty".		
			ramming Notes	
	A RB can b	e enabled empty or containing	some number of valid instructions.	
1	Reserved			
	Format:		MBZ	
0	Reserved			
	Project:	HSW		
	Source:	ource: BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS		
	Exists If:	//BCS, VCS, VCS2, VECS		
	Format:	MBZ		
0	Wait for Co	ondition Indicator		
	Project:		HSW	
	Source:		RenderCS	
	Exists If:		//RCS	
		d only value used to indicate was conditional code to be cleared	hether or not the command streamer is currently d from 0x2028	



Ring Buffer Start

	RING_BUFFER_START - Ring Buffer Start
Register Space:	MMIO: 0/2/0
Project:	HSW
Source:	PRM
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	02038h
Name:	RCS Ring Buffer Start
ShortName:	RCS_RING_BUFFER_START
Address:	12038h
Name:	VCS Ring Buffer Start
ShortName:	VCS_RING_BUFFER_START
Address:	1A038h
Name:	VECS Ring Buffer Start
ShortName:	VECS_RING_BUFFER_START
Valid Projects:	[DevHSW+]
Address:	22038h
Name:	BCS Ring Buffer Start
ShortName:	BCS_RING_BUFFER_START

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

DWord	Bit	Description		
0	31:12	Starting Address		
		Format: GraphicsAddress[31:12]RingBuffer		
		This field specifies Bits 31:12 of the 4KB-aligned starting Graphics Address of the ring buffer. Address bits 31 down to 29 must be zero. All ring buffer pages must map to Main Memory (uncached) pages. Ring Buffer addresses are always translated through the global GTT.		
	11:0	Reserved		
		Format: MBZ		



Ring Buffer Control

	RING_BUFFER_CTL - Ring Buffer Control	
Register Space:	MMIO: 0/2/0	
Project:	HSW	
Source:	PRM	
Default Value:	0x0000000	
Access:	R/W	
Size (in bits):	32	
Address:	0203Ch	
Name:	RCS Ring Buffer Control	
ShortName:	RCS_RING_BUFFER_CTL	
Address:	1203Ch	
Name:	VCS Ring Buffer Control	
ShortName:	VCS_RING_BUFFER_CTL	
Address:	1A03Ch	
Name:	VECS Ring Buffer Control	
ShortName:	VECS_RING_BUFFER_CTL	
Valid Projects:	[DevHSW+]	
Address:	2203Ch	
Name:	BCS Ring Buffer Control	
ShortName:	BCS_RING_BUFFER_CTL	
	Description	Project
instructions to the c ring buffer is defined offset, and control in of the parameters sp	used to define and operate the ring buffer mechanism which can be used to pass ommand interface. The buffer itself is located in a physical memory region. The d by a 4 Dword register set that includes starting address, length, head offset, tail information. Refer to the Programming Interface chapter for a detailed description becified in this ring buffer register set, restrictions on the placement of ring buffer rules, and in how the ring buffer can be used to pass instructions.	
Ring Buffer Head a Buffer can be enab	and Tail Offsets must be properly programmed before it is enabled. A Ring led when empty.	
Graphics Engine doesn't go IDLE when head offset is not equal to tail offset when ring buffer is disabled. PSMI controller waits for HW to go Idle as part of the PSMI flow. When PSMI flow happens in middle of ring buffer initialization where in Head offset is not equal to Tail offset and Ring Buffer disabled, PMSI flow will hang waiting for Graphics Engine to go IDLE. (During ring buffer initialization SW programs Head and Tail offsets prior to enabling Ring Buffer). In order to avoid this dead lock PSMI controller must detect this case and program head and tail offset to be equal to allow Graphics		



		RING_BU	JFFER_CTL - I	Ring Buff	er Control	
Engine to go IDLE, before exiting PSMI flow original head and tail offsets should be restored.						
DWord	Bit	Description				
0	31:21	Reserved				
		Format:			MBZ	
	20:12	Buffer Length				
		Format:	U9-1 in 4 KB pa	ages - 1		
		This field is written b page = 4 KB, 1FFh =		ngth of the ring	g buffer in 4 KB Pages.Range =	[0 = 1
		Value	Name		Description	
		0		1 page = 4 KB		
		1FFh		512 pages = 2	МВ	
	11	RBWait				
			Des	cription		Project
		waiting. Software ca	n write a "1" to clear t event and this bit is cl	his bit, write of	instruction and is currently "0" has no effect. When the will be terminated and the RB	
		RenderCS: RBWait is Async Flip Pending.	not set on executing	WAIIT_FOR_EV	ENT instruction waiting on	HSW
	10	Semaphore Wait				
				cription		Project
		Indicates that this riccompare and is curr		_SEMAPHORE_N	MBOX instruction with register	HSW
	9	Reserved				
		Format:			MBZ	
	8	Reserved				
		Project:			HSW	
		Format:			MBZ	
	7:3	Reserved				
		Format:			MBZ	
	2:1	Automatic Report F	lead Pointer			
		Project:		HSW		
		Source:		RenderCS		
		Exists If:		//RCS		
		"Head Pointer" regist	ter (register DWord 1)	to the correspo	reporting" (write) of this ring b onding location within the Hard or enabled at 4KB, 64KB or 128I	dware



RING_BUFFER_CTL - Ring Buffer Control

boundaries within the ring buffer.				
Value	Name	Description		
0h	MI_AUTOREPORT_OFF	Automatic reporting disabled		
1h	MI_AUTOREPORT_64KBMI_AUTOREPORT_4KB	Report every 16 pages (64KB) when the Per-Process Virtual Address Space bit is set, the ring buffer reports every 4KB.		
2h	Reserved			
3h	MI_AUTOREPORT_128KB	Report every 32 pages (128KB)		

Programming Notes

When the Per-Process Virtual Address Space bit is set and automatic head reporting is desired, this field must be set to option 1 since the ring buffer will be only 16KB in size. The head pointer will be reported to the head pointer location in the Per-Process Hardware Status Page when it passes each 4KB page boundary. When the above-mentioned bit is reset, reporting will behave just as on the prior devices (as documented above), and option 1 will report on 64KB boundary.

2:1 Automatic Report Head Pointer

Source:	BlitterCS, VideoCS, VideoEnhancementCS
Exists If:	//BCS, VCS, VCS2, VECS

Description	Project
This field is written by software to control the automatic "reporting" (write) of this ring	
buffer's "Head Pointer" register (register DWord 1) to the corresponding location	
within the Hardware Status Page. Automatic reporting can either be disabled or	
enabled at 4KB, 64KB or 128KB boundaries within the ring buffer.	
When the Per-Process Virtual Address Space bit is set and automatic head reporting	HSW
is desired, this field must be set to option 2 since the ring buffer will be only 16KB in	
size. The head pointer will be reported to the head pointer location in the Per-Process	
Hardware Status Page when it passes each 4KB page boundary. When the above-	
mentioned bit is set, reporting will behave just as on the prior devices (as documented	
above), and option 2 is not legal.	

Value	Name	Description	
0	MI_AUTOREPORT_OFF	Automatic reporting disabled	
1	MI_AUTOREPORT_64KB	Report every 16 pages (64KB)	
2	MI_AUTOREPORT_4KB	Report every page (4KB) This mode must not be enabled in Ring Buffer mode of scheduling to minimize the auto reports.	
3	MI_AUTOREPORT_128KB	Report every 32 pages (128KB)	
D: D # F 11			

0 Ring Buffer Enable



RING_BUFFER_CTL - Ring Buffer Control

Format: Enable

This field is used to enable or disable this ring buffer. It can be enabled or disabled regardless of whether there are valid instructions pending. If disabled and the ring head equals ring tail, all state currently loaded in hardware is considered invalid.

Programming Notes	Project	
Ring Buffer Mode of Scheduling: SW must follow the below programming notes during SW initialization phase or while enabling render engine's ring buffer for the first time, this would be coming out of boot, standby, hibernate or reset. This flow must be also followed during ring replay when ring buffer is disabled and enabled during debug.		
 SW must set the Force Wakeup bit to prevent GT from entering C6. SW must dispatch workload (dummy context) to initialize render engine with default state such that any context switches that occur subsequently (Power Save) will save and restore coherent device state. Indirect pointers used in 3D states must point to valid graphics surface existing in memory. PP_DCLV followed by PP_DIR_BASE register should be programmed as part of initialization workload if PPGTT is enabled in GFX_MODE register. 		
SW must ensure all the register (MMIO) initialization/programming through CPU happens in this block or latter, this ensures the MMIO state is save/restored on subsequent context switches (Power Sequences).		
Once the render engine is programmed with valid state and the configuration, Force Wakeup bit should be reset to enable C6 entry.		



Render/Video Semaphore Sync Register

RVSYNC - Render/Video Semaphore Sync Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 02040h

This register is written by VCS, read by CS.

9		, ,
DWord	Bit	Description
0	31:0	Semaphore Data
		Semaphore data for synchronization between render engine and blitter engine.



Render/Blitter Semaphore Sync Register

RBSYNC - Render/Blitter Semaphore Sync Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 02044h

This register is written by BCS, read by CS.

····s · eg.s ·		million by 200, round by Co.	
DWord	Bit	Description	
0	31:0	Semaphore Data	
		Semaphore data for synchronization between render engine and blitter engine.	



Render/Video Enhancement Semaphore Sync Register

RVESYNC - Render/Video Enhancement Semaphore Sync Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 02048h

This register is written by VECS, read by CS.

_		
DWord	Bit	Description
0	31:0	Semaphore Data
		Semaphore data for synchronization between render engine and video enhancement engine.



NOP Identification Register

NOPID - NOP Identification Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Size (in bits): 32
Trusted Type: 1

Address: 02094h

Description	Project
Access: RW	HSW
The NOPID register contains the Noop Identification value specified by the last MI_NOOP instruction that enabled this register to be updated.	

DWord	Bit	Description		
0	31:22	Reserved		
		Format:	MBZ	
	21:0	Reserved		



Hardware Status Mask Register

HWSTAM - Hardware Status Mask Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0xFFFFFFF

Access: R/W,RO

Size (in bits): 32

Trusted Type: 1

Address: 02098h

The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are mask bits that prevent the corresponding bits in the Interrupt Status Register from generating a Hardware Status Write (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.

Programming Notes

- To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).
- At most 1 bit can be unmasked at any given time.

DWord	Bit	Description				
0	31:0	Hardware Status Mask Register				
		Default Value:	FFFFFFFh			
		Format:	Array of Masks			
		fer to the Interrupt Control Register section for bit definitions. Reserved bits are RO.				



Render Mode Register for Software Interface

	MI_r	MOD	E - Render	Mode Regis	ter for	Software Interface				
Register Space: MMIO: 0/2/0										
Project:		Н	ISW							
Source:	purce: RenderCS									
Default Value: 0x00000000										
Access:		R	/W							
Size (in b	its):	3	2							
Address:		0	209Ch							
The MI_N function.		register	contains information	on that controls sof	tware interfa	ace aspects of the Memory Interface				
DWord	Bit			De	scription					
0	31:16	Masks								
		Format	t:	Ma	sk[15:0]					
		A 1 in a	bit in this field allo	ws the modification	n of the cor	responding bit in Bits 15:0				
-	15	Suspen	Suspend Flush							
		Format: U1								
		Value	Name		г	Description				
		0h	No Delay	HW will not delay flush, this bit will get cleared by						
	[Default] MI_SUSPEND_FLUSH as well					will get cleared by				
		1h	Delay Flush	Suspend flush is a	ctive					
		Programming Notes								
		This sh	ould only be writte			JSPEND_FLUSH. It is considered				
			-	ftware through MM	_					
	14	Async I	Flip Performance i	mode						
		Project	:			HSW				
		Format	:			U1				
		Value	Na	me		Description				
		0h	Performance mod [Default]	e enabled	The stall of the flip event is in the windower					
		1h	Performance mod	e disabled	The stall o	f the flip event is in the command				



MI MODE - Render Mode Register for Software Interface Project Programming Notes HSW This bit must be set to '1' on all projects disabling Async Flip Performance mode. When Async Flip Performance mode is enabled stall is in the Windower allowing the commands following the MI_WAIT_FOR_EVENT to be parsed by command streamer, this breaks the usage model of controlling the display message generation in display engine using MI LOAD REGISTER IMMEDIATE commands from ring buffer. 13 Flush Performance mode Project: **HSW** U1 Format: **Value** Name **Description** 0h run fast restore [Default] No NonPipelined SV flush. 1h run slow legacy restore With NonPipelined SV flush. 12 Reserved Project: DevHSW+ Format: MBZ **Invalidate UHPTR enable** Format: Enable If bit set H/W clears the valid bit of UHPTR (2134h, bit 0) when current active head pointer is equal to UHPTR. 10 Reserved Project: **HSW** Format: MBZ **Rings Idle** Format: U1 Read Only Status bit **Value Description** Name 0h Not Idle [Default] Parser not Idle or Ring Arbiter not Idle. 1h Idle Parser Idle and Ring Arbiter Idle. **Programming Notes** Writes to this bit are not allowed. 8 Stop Rings Format: U1 **Value** Name **Description**



MI_	MOD	E - Rende	er Mode Register	for	Software Interface	
	0h	[Default]	Normal Operation.			
	1h		Parser is turned off and Ring arbitration is turned off.			
			Programmin	g Not	tes	
				omma	and Parser to Idle. Software must read a	
	Softwa	re must clear th	is bit for Rings to resume no	rmal	operation.	
7	Reserve	ed				
	Project	•			HSW	
	Format	•			MBZ	
6	Vertex	Shader Timer	Dispatch Enable			
	Project	•		HSW	1	
	Format	·•		Enab	ole	
	Value	Name	Description			
	0h	Disable [Default]	Disable the timer for dispator Vertex shader will try to colle		single vertices from the vertex shader. vertices before a dispatch	
	1h	Enable	Enable the timer for dispatch shader thread after the time		ingle vertices. Dispatch a single vertex res.	
5	Reserve	ed				
	Format	·.			MBZ	
4	Reserve	ed				
	Project	:			HSW	
	Format	:			MBZ	
3:1	Reserve	ed				
	Project	:			HSW	
	Format				MBZ	
0	Mask IIR disable					
	Format	.	С	Disable	e	
	interrup	t acknowledge		ending	es interrupts in the IIR register if an g. Setting this bit to a 1 allows interrupts acknowledge is pending.	



Thread Mode Register

		FF_MOD	E - Thread Mode F	Regist	er			
Register	Register Space: MMIO: 0/2/0							
Project:								
Source:								
Default \	/alue:	0x00000000 [NOVA	LIDPROJECTS]					
		0x00A01010 [NOVA	-					
		0x28A00000 [NOVA						
		0x28A01010 [HSW]						
Access:		R/W						
Size (in b	oits):	32						
Address:		020A0h						
This regi	ster is	used to program the FF sh	ader Mode.					
DWord	Bit		Description					
0	31	Reserved				_		
		Project:		HSW				
		Format:	MBZ					
	30	Reserved				-		
		Project:						
		Format:		MBZ				
	29:26	DS Hit Max Value						
		Format:	ormat: U4					
			Description			Project		
		If the number of hits reaches the DS Hit Max Value and there is a pending miss to be						
		dispatched, the DS will dispatch the pending miss vertex as a single dispatch. Programming the value beyond the range will have undefined behavior.						
		Programming the value L	beyond the range will have unde	eimed be	navior.	HSW		
		Value	Name		Project			
		10	[Default]		HSW			
		[1,11]			HSW			
	25:20	VS Hit Max Value						
		Format:			U6			
			Description			Project		
			= -34ha.a					



		FF_N	ИOD	DE - Threa	d Mod	de R	Regist	er	
		f the number of hits reaches the VS Hit Max Value and there is a pending miss to be dispatched, the VS will dispatch the pending miss vertex as a single dispatch.							
	Progra	Programming the value beyond the range will have undefined behavior.						HSW	
		Value			Name			Project	
	10 [1,26]			[Default]				HSW	
19	DS Ref	erence Cou	nt Full	l Force Miss Ena	ble			I	
	Project	t:				HSW			
	Forma	t:				Enab	le		
	Value	Name	0 1	hit to the DC or of			ription		
	On a hit to the DS cache and the associated handle's reference count is f [Default] then stall until a derefernce.					it is tuii			
	On a hit to the DS cache and the associated handle's reference contains then force the cycle as a miss and allocate a new handle.						nt is full		
				Program					Projec
			led to	improve perform	nance of c	lomaii	n point th	nru put in DS	HSW
18:16	Project				DevHSW	<i>l</i> ,			
	Forma				MBZ				
15	VS Refe	erence Cou	nt Full	I Force Miss Ena	ble				
	Project						HSW		
	Forma	t:					U1		
	Value	Name				Desc	ription		
	[0,1]								
	0b	[Default]	-	hit to the VS cach stall until a derefe		e asso	ciated ha	ndle's reference cour	nt is full
	1b	On a hit to the VS cache and the associated handle's reference count is further force the cycle as a miss and allocate a new handle.					it is full		
	Programming Notes					Proje			
	The VS	Reference	Count	Full Force Miss E	nable mu	st ren	nain at th	e default value of 0.	HSW
14:13	Reserv								
	Project				DevHSW	/+			
	Forma	t:			MBZ				



	FF_MODE - Thread	d Mo	de R	egister	
12	Reserved				
	Default Value:		1h		
	Project:		DevHS\	W+	
	Format:		Must B	e One	
11:7	Reserved				
	Format:			MBZ	
6:5	Reserved				
	Project:	Project: DevHSW			
	Format:	MBZ			
4	Reserved				
	Default Value:			1h	
	Project:		DevHS\	W+	
	Format: Mu			Must Be One	
3:0	Reserved				
	Format:		MBZ		



Interrupt Mask Register

IMR - Interrupt Mask Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0xFFFFFFF

Access: R/W,RO

Size (in bits): 32

Address: 020A8h

The IMR register is used by software to control which Interrupt Status Register bits are masked or unmasked. Unmasked bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. Masked bits will not be reported in the IIR and therefore cannot generate CPU interrupts.

DWord	Bit	Description						
0	31:0	Interrupt M	Interrupt Mask Bits					
		Format: In	at: InterruptMask[32] Refer to the Interrupt Control Register section for bit definitions.					
			d contains a bit mask which selects which interrupt bits (from the ISR) are reported in Reserved bits in the Interrupt Control Register are RO.					
		Valu	ie	Name	Description			
		FFFF FFFFh		[Default]				
		0h Not Masked Will be reported in the IIR			Will be reported in the IIR			
		1h		Masked	Will not be reported in the IIR			



Error Identity Register

	EIR - Error Identity Register							
Register Space: MMIO: 0/2/0								
Project:		HSW						
Source:		RenderCS						
Default \	/alue:	0x00000000						
Access:		R/W,RO						
Size (in b	oits):	32						
Address		020B0h						
register	will cau	ise the Master Error bit in the IS	of Hardware-Detected Error Condition bits. Any bit set in this R to be set. The EIR register is also used by software to clear ate bit(s)), except for the unrecoverable bits described.)					
DWord	Bit		Description					
0	31:16	Reserved						
		Format:	MBZ					
	15:0	Error Identity Bits	ror Identity Bits					
		Format: Array of Error condit	ormat: Array of Error condition bits See the table titled Hardware-Detected Error Bits.					
This register contains the persistent values of ESR error status bits EMR register. (See Table Table 3-3. Hardware-Detected Error Bits). bits in this register is reported in the Master Error bit of the Interru clear an error condition, software must first clear the error by writir in this field. If required, software should then proceed to clear the I Reserved bits are RO.			3-3. Hardware-Detected Error Bits). The logical OR of all (defined) n the Master Error bit of the Interrupt Status Register. In order to re must first clear the error by writing a 1 to the appropriate bit(s)					
		Value	Name					
1h		1h	Error occurred					
Programming Notes								
Writing a 1 to a set bit will cause that error condition to be cleared. However, n Table Error bit (Bit 4) nor the Instruction Error bit (Bit 0) can be cleared except be a fatal error).								



Error Mask Register

EMR - Error Mask Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x000000FF

Access: R/W,RO

Size (in bits): 32

Address: 020B4h

The EMR register is used by software to control which Error Status Register bits are masked or unmasked. Unmasked bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. Masked bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts. Reserved bits are RO.

DWord	Bit	Description						
0	31:8	Reserved						
		Format:		Must Be One				
			P	Programming Notes				
		These bits a	re not implemented in F	HW and must be set to '1'				
	7:0	Error Mask I	Bits					
		Format: Arr	•	ask bits See the table titled Hardware-Detected Error				
		This register reported in t		t selects which error condition bits (from the ESR) are				
		Value	Name	Description				
		FFh	[Default]					
		0h	Not Masked	Will be reported in the EIR				
		1h	Masked	Will not be reported in the EIR				



Error Status Register

ESR - Error Status Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 020B8h

The ESR register contains the current values of all Hardware-Detected Error condition bits (these are all by definition persistent). The EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set bits must be cleared by software) and thereby causing a Master Error interrupt condition to be reported in the ISR.

DWord	Bit	Description					
0	31:16	Reserved	Reserved				
		Format: MBZ					
	15:0	Error Status Bits					
		Format: Array of e	error condition bits See the table ti	tled Hardware-Detected Error Bits.			
		This register contain	ins the non-persistent values of all	hardware-detected error condition			
		bits.					
		Value Name					
		1h Error Condition Detected					



Instruction Parser Mode Register

INSTPM - Instruction Parser Mode Register

Register Space: MMIO: 0/2/0

Project: HSW Source: RenderCS

Default Value: 0x00000000 [NOVALIDPROJECTS]

0x00006000 [NOVALIDPROJECTS]

0x00006080 [HSW]

Access: R/W,RO
Size (in bits): 32
Trusted Type: 1

Address: 020C0h

The INSTPM register is used to control the operation of the Instruction Parser. Certain classes of instructions can be disabled (ignored) - often useful for detecting performance bottlenecks. Also, Synchronizing Flush operations can be initiated - useful for ensuring the completion (vs. only parsing) of rendering instructions.

Programming Notes

- If an instruction type is disabled, the parser will read those instructions but not process them.
- Error checking will be performed even if the instruction is ignored.
- All Reserved bits are implemented.
- This Register is saved and restored as part of Context.

DWord	Bit	D	Description
0	31:16	Mask Bits	
		Format: M	1ask[15:0]
			bits 15:0. If this register is written with any of these 15:0 will not be modified. Reading these bits always
	15	Reserved	
		Project:	HSW
		Access:	RO
		Format:	MBZ



INSTPM - Instruction Parser Mode Register 14:13 **Predicate Enable** Project: **HSW** This field sets the Predicate Enable status in render command streamer when parsed. Value **Description Name Project** 0h **Predicate Always** Following Commands will be NOOPED by RCS/RS **HSW** unconditionally. Predicate Reset Following Commands will be NOOPED by RCS/RS only if 1h **HSW** the MI_PREDICATE_STATUS_2 is clear. 2h **Predicate Set** Following Commands will be NOOPED by RCS/RS only if HSW the MI PREDICATE STATUS 2 is set. 3h Predicate Disable Predication is Disabled and RCS/RS will process commands **HSW** [Default] as usual. **Programming Notes** SW must use MI SET PREDICATE instead of MMIO access. 12 Reserved **HSW** Project: 11 **CLFLUSH Toggle HSW** Project: RO Access: Format: U1 This bit changes polarity each time the MI_CLFLUSH command completes. This bit is Read Only. 10 Reserved Project: **HSW** Format: MBZ 9 **TLB Invalidate** Project: **HSW** Format: U1 If set, this bit allows the command stream engine to invalidate the 3D render TLBs. This bit is valid only with the Sync flush enable. Note: GFX soft resets do not invalidate TLBs, it is up to GFX driver to explicitly invalidate TLBs post reset. 8 **Memory Sync Enable** Project: **HSW** Format: U1 If set, this bit allows the command stream engine to write out the data from the local caches to memory. This bit is valid only with the Sync flush enable



7	INSTPM - Instruction Force Sync Command Ordering		J
,	Default Value:		1b
	Project:		HSW
	Format:		Enable
	By default, driver/OS synchronizatio	n commands (MI_ST(
	execute out of order with respect to forces ordering of these commands	3D state and 3D prin	nitive commands. When set, this bit
6	CONSTANT_BUFFER Address Offs	et Disable	
	Project:	HSW	
	Format:	Disable	e
	When this bit is clear, the 3DSTATE_	CONSTANT_* Buffers	s' Starting Address is used as a
	DynamicStateOffset. That is, it serve	s as an offset from th	ne Dynamic State Base Address. Accesse
	will be subject to Dynamic State boo	unds checking.	·
	When this bit is set, the 3DSTATE_C	ONSTANT_* Buffers'	Starting Address is used as a true
	GraphicsAddress (not an offset). No	bounds checking wil	l be performed during access.
5	Sync Flush Enable		
	Project:		HSW
	Format:		U1
	This field is used to request a Sync F	lush operation. The o	device will automatically clear this bit
	before completing the operation. Se	ee Sync Flush (Progra	mming Environment).
		Programming No	tes
	Stop Rings bit in register MI	_MODE. Only after ob tting this bit. Once th	suing this command by setting the oserving Rings Idle set in MI_MODE can his bit becomes clear again, indicating d by clearing Stop Rings.
4	Reserved		
	Project:		HSW
3	Media Instruction Disable		
	Project:		HSW
	Format:		U1
	This bit instructs the Renderer instrunct execute them. Format = Disable	·	and error-check Media instructions, bu
2	3D Rendering Instruction Disable		
	Project:		HSW
	Format:		U1



	INSTPM - Instruction Parse	er M	ode Register
	instructions, but not execute them. This bit must a Disable is set. Setting this bit without setting 3D S Format = Disable	•	· · · · · · · · · · · · · · · · · · ·
1	3D State Instruction Disable		
	Project:	HSW	
	Format:	Disable	e
0	Texture Palette Load Instruction Disable		
	Project:		HSW
	Format:		U1
	This bit instructs the Renderer instruction parser t instructions, but not execute them. Format = Disa	-	e and error-check Texture Palette Load



Control Register for Power Management

WAIT_FOR_RC6_EXIT - Control Register for Power Management Register Space: MMIO: 0/2/0 Project: **HSW** Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1 Address: 020CCh **DWord** Bit **Description** 0 31:16 **Mask Bits** Format: Mask[15:0] This register gets power context Must be set to modify corresponding bit in Bits 15:0. (All save/restored. Bit[0] contents of implemented bits) this register doesn't get save/restored. 15:14 Reserved Format: MBZ 13:9 Reserved Project: **HSW** Format: MBZ 8 **Render Inhibit** Disable Format: Value **Name Description** 0h Disabled When not Set CS doesn't take any special [Default] action. 1h Enabled When Set CS will not save/restore render context as part of power context save/restore. Render context includes RS context as well if enabled. **Programming Notes** If this bit is set S/W should set Resource Streamer Context Enable (Bit[7] of this register)as well. 7 **Resource Streamer Context Enable**



WAIT_FOR_RC6_EXIT	Г - С	ontr	ol Regist	er for Po	wer Management
		Forma	t:		Enable
		N/-I	Nesses		Description
		Value 1h	Name Disable	The current of	Description ontext does not include the
			Disable	resource stre	amer context
		0h	Enable [Default]		ontext does include the amer context.
	6:4	Reserve	ed		
		Project	:		HSW
	3:2	Selectiv	ve Read Addr	essing	
		Project			HSW
		Render	Command Str	eamer. Progran	d request originating from nming this field selects the read ice and half slice.
		Valu	е		Name
		00b	Upper Le	ft Half-slice onl	y [Default]
		01b	Upper Rig	ght Half-slice o	nly
		10b		t Half-slice only	
		11b	Lower Rig	ht Half-slice or	nly
	1	Reserve			1
<u> </u>		Forma			MBZ
	0		OR RC6 EXIT		D'ank la
		Forma	<u>. </u>	L	Disable
		Value	Name		Description
		0h	Disabled [Default]	When not Set	CS doesn't take any action.
		1h	Enabled	appropriate co	will stop on the next ommand boundary and will equence with PM.
				Programmir	ng Notes
			of scheduling	functionality is	only supported in ring buffer rted in execlist mode of



RCS Batch Buffer State Register

RCS_BB_STATE - RCS Batch Buffer State Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000 [HSW]

Access: RO Size (in bits): 32

Address: 02110h

This register contains the attributes of the current batch buffer initiated from the Ring Buffer.

This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer.

This register is saved and restored with context.

DWord	Bit					Description	on		
0	31:9	Reserved							
		Format:						MBZ	
	8	Reserved							
		Project:			DevHSW	/:GT3:A			
		Format:			MBZ				
	8	Non-Privile	eged						
		Project:		DevHSW, EXCL	.UDE(Dev	HSW:GT3	:A)		
		Format:		U1					
		batch buffe Note: This	r is privi field ref	ileged and will e	execute p ve privile	rivileged o ge level ar	comma nd may	y not be the same as the Non-	
		Value		Name				Description	
		0h	Privile	ged [Default]		Batch	Buffer	r is Privileged.	
		1h	Non-P	rivileged		Batch	Buffer	r is Non-Privileged.	
	7	Resource S	treame	r Enable					
		Project:				DevHSW+	F		
		Format:				U1			
				t, the Resource will not execute			ute the	e batch buffer. When this bit is clear t	the



6	Reserved			
5	Address S	pace Indicator		
	Project:			HSW
	Value	Name		Description
	0h	GGTT [Default]	This batch buffer is loca	ated in GGTT memory
	1h	PPGTT	This batch buffer is loca	ated in PPGTT memory.
4	Reserved			
	Project:	DevHSW+, EXCLUE	DE(DevHSW:GT3:A), EXCLU	DE(DevHSW:GT3:B)
	Format:	MBZ		
4	Reserved			
	Project:	Pre-DevHSW, D	DevHSW:GT3:A, DevHSW:G	iT3:B
3:0	Reserved			
	Format:			MBZ



Second Level Batch Buffer Head Pointer Register

SBB_ADDR - Second Level Batch Buffer Head Pointer Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: CommandStreamer

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 02114h

Name: RCS Second Level Batch Buffer Head Pointer Register

ShortName: RCS_SBB_ADDR

Valid Projects: [HSW+]

This register contains the current DWord Graphics Memory Address of the last-initiated batch buffer.

Programming Notes

This register should NEVER be programmed by driver, this is for HW internal use only. This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer.

This register is saved and restored with context.

DWord	Bit			Description			
0	31:2	Second Lo	evel Batch Buffer Head	l Pointer			
		Format:	Graph	icsAddress[31:2]			
			h Buffer is currently fetc	gned Graphics Memory A Ching commands. This fie			
	1	Reserved					
		Format:			MBZ		
	0	Valid					
		Format:				U1	
		Value	Name	Descr	iption		Project
		0h	Invalid [Default]	Second Level Batch bu	ffer Inva	lid	DevHSW+
		1h	Valid	Second Batch buffer Va	alid		DevHSW+



Second Level Batch Buffer State Register

SBB_STATE - Second Level Batch Buffer State Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000 [HSW]

Access: R/W Size (in bits): 32

Address: 02118h

This register contains the attributes of the second level batch buffer initiated from the batch Buffer.

This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer.

This register is saved and restored with context.

DWord	Bit					Description		
0	31:9	Reserved						
		Format:					MBZ	
	8	Reserved						
		Project:			Dev	HSW:GT3:A		
		Format:			MB	Z		
	8	Non-Priv	ileged					
		Format:		DevHSW,EXCL	UDE	(DevHSW:GT3:A)		
		clear, this Note: Thi	second les s field refle	vel batch buffe	r is p ve pr	orivileged and will ex rivilege level and ma	ecute pri	recute privileged commands. If ivileged commands. the same as the Non-
		Value		Name			Desc	ription
		0h	Privileged	[Default]		Second level Batch	Buffer is I	Privileged.
		1h	Non-Privi	leged		Second level Batch	Buffer is I	Non-Privileged.
	7	Resource	Streamer	Enable				
		Format:						U1
				the Resource S will not execute			batch bu	uffer. When this bit is clear the
	6	Reserved						
		Project:				H	HSW	



SBB STATE - Second Level Batch Buffer State Register Address Space Indicator Project: **HSW** Format: MI_BufferSecurityType If set, this second level batch buffer is non-secure and cannot execute privileged commands nor access privileged (GGTT) memory. It will be accessed via the PPGTT. If clear, this batch buffer is secure and will be accessed via the GGTT.DevHSW+ When Per-Process GTT Enable is set, it is assumed that all code is in a secure environment, independent of address space. Under this condition, this bit only specifies the address space (GGTT or PPGTT). All commands are executed "as-is" **Value Name Description Project** 0h MIBUFFER_SECURE [Default] Located in GGTT memory DevHSW+ 1h MIBUFFER_NONSECURE Located in PPGTT memory DevHSW+ Reserved DevHSW+, EXCLUDE(DevHSW:GT3:A), EXCLUDE(DevHSW:GT3:B) Project: MBZ Format: Reserved Project: DevHSW:GT3:A, DevHSW:GT3:B 3:0 Reserved

MBZ

Format:



Mode Register for GAFS

		GAFS_MODE	- Mode Register for GAFS
Register	Space:	MMIO: 0/2/0	
Project:		HSW	
Source:		RenderCS	
Default \	Value:	0x00000000	
Access:		R/W	
Size (in l	oits):	32	
Trusted	Туре:	1	
Address	:	0212Ch	
DWord	Bit		Description
0	31:16	Mask Bits	
		Format:	Mask[15:0]
			oit in the field 15:0 will not be modified. Reading these bits always
		returns 0s.	
	15:11	returns 0s. Reserved	
	15:11		MBZ
	15:11	Reserved	MBZ
		Reserved Format:	MBZ
		Reserved Format:	
	10	Reserved Format: Reserved Project:	
	10	Reserved Format: Reserved Project: Reserved	
	10	Reserved Format: Reserved Project: Reserved Reserved	HSW
	10 9 8:2	Reserved Format: Reserved Project: Reserved Reserved Format:	HSW



Pending Head Pointer Register

UHPTR - Pending Head Pointer Register Register Space: MMIO: 0/2/0 Project: **HSW** Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32 Address: 02134h Name: RCS Pending Head Pointer Register ShortName: RCS_UHPTR Address: 12134h Name: VCS Pending Head Pointer Register ShortName: VCS UHPTR Address: 1A134h Name: VECS Pending Head Pointer Register ShortName:

ShortName: VECS_UHPTR Valid Projects: [DevHSW+]

Address: 22134h

Name: BCS Pending Head Pointer Register

ShortName: BCS_UHPTR

Programming Notes

Once SW uses UHPTR to preempt the existing workload, should explicitly program MI_SET_CONTEXT to save the preempted context status before submitting the new workload. In case SW doesn't want to save the state of the preempted context, it should at the minimum program RS_PREEMPT_STATUS to 0x0 so that the register status doesn't interfere with the new workloads.

DWord	Bit		Description		
0	31:3	Head Pointer Address			
		Format:	GraphicsAddress[31:3]		
			Description		Project
		I I	ne GFX address offset where exe execution of an MI_ARB_CHECK		HSW
	2:1	Reserved			
		Format:		MBZ	



UHPTR - Pending Head Pointer Register 0 **Head Pointer Valid Description Project** This bit is set by the software to request a pre-emption. It is reset by hardware when an MI_ARB_CHECK command is parsed by the command HSW streamer. The hardware uses the head pointer programmed in this register at the time the reset is generated. Value Name **Description** 0 InValid No valid updated head pointer register, resume execution at the current location in the ring buffer 1 Valid Indicates that there is an updated head pointer programmed in this register



Second Level Batch Buffer Head Pointer Preemption Register

SBB_PREEMPT_ADDR - Second Level Batch Buffer Head Pointer Preemption Register

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 0213Ch

Name: RCS Second Level Batch Buffer Head Pointer Preemption Register

ShortName: RCS_SBB_PREEMPT_ADDR

Description	Project
This register gets updated with the DWord-aligned graphics memory address of the PREEMPTABLE	
command in the second level batch buffer on which preemption has occurred.	
This register value should be looked at only when the preemption has occurred in the second level	
batch buffer. This is indicated by "Ring/Batch Indicator" in "RING_BUFFER_HEAD_PREEMPT_REG". This	
register value retains its previous value and doesn't change when the preemption occurs on a	
preemptable command in ring buffer or in batch buffer.	
Preemption is triggered by valid UHPTR in ring buffer mode of scheduling and by a pending execlist in	
Exec-List mode of scheduling.	
This is a global register and context save/restored as part of power context image.	
Preemptable Commands Project Source	HSW
MI ARR CHECK HSW RenderCS	

Preemptable Commands	Project	Source
MI_ARB_CHECK	HSW	RenderCS

Programming Notes Programming Restriction:

This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description				
0	31:2	Second Level Batch Buffer Head Pointer				
		Format: GraphicsAddress[31:2]				
		This field specifies the DWord-aligned Graphics Memory Address of the PREEMPTABLE command in a batch buffer where the Preemption has occurred.				
	1:0	Reserved				
		Format: MBZ				



Batch Buffer Head Pointer Register

BB_ADDR - Batch Buffer Head Pointer Register

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 02140h

Name: RCS Batch Buffer Head Pointer Register

ShortName: RCS_BB_ADDR

Address: 12140h

Name: VCS Batch Buffer Head Pointer Register

ShortName: VCS_BB_ADDR

Valid Projects: HSW

Address: 1A140h

Name: VECS Batch Buffer Head Pointer Register

ShortName: VECS_BB_ADDR

Address: 22140h

Name: BCS Batch Buffer Head Pointer Register

ShortName: BCS_BB_ADDR

This register contains the current DWord Graphics Memory Address of the last-initiated batch buffer.

Programming Notes

Programming Restriction: This register should NEVER be programmed by driver. This is for HW internal use only.

DWord	Bit	Description					
0	31:2	Batch Buffer Head Pointer					
		Project:	Project: DevHSW+				
		Format: GraphicsAddress[31:2]					
		This field specifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer is currently fetching commands. If no batch buffer is currently active, the Valid bit will be and this field will be meaningless.					
	1	Reserved					



BB_ADDR - Batch Buffer Head Pointer Register							
	Format:	Format: MBZ					
0	Valid						
	Format: U1						
	Value	Description					
	Oh Invalid [Default] Batch buffer Invalid						
	1h	Valid	Batch buffer Valid				



Batch Buffer Head Pointer Preemption Register

BB_PREEMPT_ADDR - Batch Buffer Head Pointer Preemption Register

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02148h

Name: RCS Batch Buffer Head Pointer Preemption Register

ShortName: RCS_BB_PREEMPT_ADDR

Description Project

This register gets updated with the DWord-aligned graphics memory address of the PREEMPTABLE command in the batch buffer on which preemption has occurred.

This register gets updated with the DWord-aligned graphics memory address of the command following the MI_BATCH_START corresponding to the second level batch buffer, when the preemption has occurred in the second level batch buffer.

This register value should be looked at only when the preemption has occurred in the batch buffer. This is indicated by "Ring/Batch Indicator" in "RING_BUFFER_HEAD_PREEMPT_REG". This register value retains its previous value and doesn't change when the preemption occurs on a preemptable command in ring buffer.

Preemption is triggered by valid UHPTR in ring buffer mode of scheduling and by a pending execlist in Exec-List mode of scheduling. Note that this register is only for debug mode in ExecList mode of scheduling.

This is a global register and context save/restored as part of power context image.

3 3				9	
Preemptable Commands	Project	Source			ŀ
MI_ARB_CHECK	HSW	RenderCS			

Programming Notes

Programming Restriction:

This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description			
0	31:2	Batch Buffer Head Pointer			
		Format: GraphicsAddress[31:2]			
		This field specifies the DWord-aligned Graphics Memory Address of the PREEMPTABLE			
		command in a batch buffe	r where the Preemption has occurred.		



BB_	BB_PREEMPT_ADDR - Batch Buffer Head Pointer Preemption Register						
	1:0	Reserved					
		Format:	MBZ				



${\bf RING_BUFFER_HEAD_PREEMPT_REG}$

		RI	NG_B	UFFER	_HEAD_PREEMPT_REG -		
		R	ING_I	BUFFER	R_HEAD_PREEMPT_REG		
Register S	Register Space: MMIO: 0/2/0						
Project:		HSW					
Source:		PRM					
Default V	alue:	0x0000	00000				
Access:		R/W					
Size (in bi	ts):	32					
Address:		0214C	h				
Name:		RCS RI	NG_BUFF	ER_HEAD_	PREEMPT_REG		
ShortNan	ne:	RCS_R	ING_BUF	FER_HEAD_	PREEMPT_REG		
				De	escription	Project	
executed PREEMP ¹ the offse comman	This register contains the Head pointer offset in the ring when the last PREEMPTABLE command was executed and caused the head pointer to move due to the UHPTR register being valid. If the PREEMPTABLE command is executed as part of the batch buffer then the value of the register will be the offset in the ring of the command past the batch buffer start that contained the preemptable command. This is a global register and context save/restored as part of power context image.						
Preemp	table C	ommands	Project	Source		HSW	
MI_ARB	_CHECK		HSW	RenderCS			
				Pro	ogramming Notes		
_	_	Restriction: ould NEVE		grammed	by driver. This is for HW internal use only.		
DWord	Bit				Description		
0	31:21	Reserved					
	Format: MBZ						
20:2 Preempted Head Offset							
Format: U19				U19			
		This field contains the Head pointer offset in the ring when the last MI_ARB_CHECK command was executed and caused the head pointer to move due to the UHPTR register being valid.					
	1:0	Ring/Batc	h Indica	tor			
		Format:			Enabled		



RING_BUFFER_HEAD_PREEMPT_REG - RING_BUFFER_HEAD_PREEMPT_REG

Value	Name	Description	Project	
0h	Ring	Preemptable command was executed in ring and caused head pointer to be updated.		
1h	Batch	Preemptable command was executed in batch and caused head pointer to be updated.		
2h	2nd level batch	Preemptable command was executed in second level batch and caused head pointer to be updated.	DevHSW+	



Batch Buffer Start Head Pointer Register

BB_START_ADDR - Batch Buffer Start Head Pointer Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02150h

This register contains the address specified in the last MI_START_BATCH_BUFFER command.

Programming Notes

Programming Restriction:

This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description				
0	31:2	Batch Buffer Start Head Pointer				
		This field specifies the DWo	ord-aligned Graphics Memory Add	ress where the last initiated Batch		
		Buffer starting address.				
	_					
	1	Preempted Batch Buffer I	RS Control Stop Flag			
		Format:		Flag		
		•	. 3	s preempted. This is for HW internal		
	use and should not be written by SW. This bit gets reset when RS_PREEMPTED field of					
		RS_PREEMPT_STATUS is wr This bit is set by:				
		 Ctx restore of this bit 	t			
		MI_RS_CONTROL_ST	TOP (except for the ctx restore com	nmand)		
		This bit is cleared by:				
		 MI_RS_CONTROL_ST 	TART			
		 Any Batch start exce 	pt resubmitted RS batch			
		A batch end that doesn't include preemption				
		Ctx save				
		Writing 0 to bit[0] of the RS STATUS register				



BB_S	BB_START_ADDR - Batch Buffer Start Head Pointer Register							
0)	Reserved						
		Format:	MBZ					



Batch Address Difference Register

BB_ADDR_DIFF - Batch Address Difference Register

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02154h

Name: RCS Batch Address Difference Register

ShortName: RCS_BB_ADDR_DIFF

Valid Projects: [DevHSW+]

This register contains the difference between the start of the last batch and where the last initiated Batch Buffer is currently fetching commands.

Programming Notes

Programming Restriction:

This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description				
0	31:2	Batch Buffer Address Difference				
		Format:	Format: GraphicsAddress[31:2]			
		·	This field specifies the DWord-aligned difference between the starting address of the batch buffer and where the last initiated Batch Buffer is currently fetching commands.			
	1:0	Reserved				
		Format:		MBZ		



Batch Offset Register

		BB_OFFSET - Batch Offset Register				
Register	Space	e: MMIO: 0/2/0				
Project:		HSW				
Source:		PRM				
Default \	/alue:	0x00000001				
Access:	Access: R/W					
Size (in b	Size (in bits): 32					
Address:		02158h				
Name:		RCS Batch Offset Register				
ShortNar	ne:	RCS_BB_OFFSET				
		Description	Project			
11	CH_BL	contains the offset value to be added to the Batch Buffer Start Address in the JFFER_START command when the Enable Offset bit in MI_BATCH_BUFFER_STAF set.	रा			
Preem	ptable	e Commands Source	HSW			
MI_ARE	MI_ARB_CHECK RenderCS					
		Programming Notes	Project			
		s loaded with the Batch Buffer Address Difference whenever a batch buffer is	s ended HSW			
		ption on MI_ARB_CHECK command and when the enable load is set.				
DWord	Bit	-	Description			
0	31:2	Batch Buffer Offset				
		Format: GraphicsAddress[31:2]				
	This field specifies the DWord-aligned offset between the starting address of the batch buffer a where the last initiated Batch Buffer is currently fetching commands.					
	1	Reserved				
		Format: MBZ				
	0	Enable Load				
		Default Value: 1				
		Format: Enable				
		Description	Project			
		If this bit is set then the Batch Buffer Offset is loaded with the Batch Buffer Ad Difference whenever a batch buffer is ended due to a MI_ARB_CHECK comma	ddress HSW			



Resource Streamer Preemption Status

RS_PREEMPT_STATUS - Resource Streamer Preemption Status

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0215Ch

Preemption from First Level Batch Buffer:

This register contains the offset in to the Batch Buffer on which Resource streamer got preempted. Note that it is offset from the Batch Start Address and not the graphics address corresponding to the preempted instruction on Batch Buffer. This register's contents will be looked at by Command Streamer on the next RS Start Trigger to provide the appropriate batch start address. Following preemption, context save happens on which this register is context saved, after context save the register gets auto reset by Command Streamer. This register gets context save/restored by Render Command Streamer as part of its render context.

Preemption from Second Level Batch Buffer:

This register contains the graphics address of the instruction in Second Level Batch Buffer on which Resource streamer got preempted. This register's contents will be looked at by Command Streamer on the next RS Start Trigger to provide the appropriate batch start address. Following preemption, context save happens on which this register is context saved, after context save the register gets auto reset by Command Streamer. This register gets context save/restored by Render Command Streamer as part of its render context.

Programming Notes

- This register is accessed by Render Command Streamer as part of render context save/restore; this register should be exercised by S/W only for resetting the register contents if required.
- Following preemption if there is no context save, SW should program this register with 0x0 so that it does not interfere with proceeding workloads.

DWord	Bit		Description			
0	31:2	Batch Buffer Offset				
		Format:	ormat: Offset[31:2]			
		This field specifies the DWord-aligned offset from the batch start address on which Resource Streamer got preempted.				
	1	RS_PREEMPT_STATUS				
		Format:	MBZ			
		nis field when not set indicates RS got preempted on a natural sync point else it got eempted on a draw call.				



RS_PREEMPT_STATUS - Resource Streamer Preemption Status					
	0	RS_PREEMPTED			
		Default Value:	0		
		Format:	Enable		
		If this bit is set indicates Resource Streamer got preempted. Other fields of this register are valid only when this bit is set.			



Batch Buffer Start Head Pointer Register for Upper DWord

BB_START_ADDR_UDW - Batch Buffer Start Head Pointer Register for Upper DWord

Register Space:

MMIO: 0/2/0

Project:

HSW

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Address:

02170h

This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space specified in the last MI_START_BATCH_BUFFER command.

Programming Notes

Programming Restriction: This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description					
0	31:16	Reserved					
		Format:		MBZ			
	15:0	Batch Buffer Start Head Pointer Upper DWORD					
		Format:	rmat: GraphicsAddress[47:32]				
		This field specifies the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space for the last initiated Batch Buffer starting address.					



Watchdog Counter Control

	PR_CTR_CTL - Watchdog Counter Control							
Register S	Space:	М	MIO: 0/2/0					
Project:		HS	HSW					
Source:		PF	PRM					
Default V	alue:	0x	00000001 [H	ISW]				
Access:		R/	W					
Size (in b	its):	32	<u>)</u>					
Address:		02178h						
Name:		RC	CS Watchdog	Counter Control				
ShortNan	ShortName: PR_CTR_CTL							
DWord	Bit			Description				
0	31	Count S	elect					
		Project:			HSW			
		Format:			U1			
		Value	Name	Desc	cription			
		0h	[Default]	Use the timestamp to increment the	watchdog count (ev	very 640ns)		
		1h		Use the fixed function clock (csclk) to increment the watchdog count				
	30:0	Counter	r Logic Op					
		Default	Value:	1h				
		Writing	a Zero value	to this register starts the counting.	e action to be taken by the clock counter to generate interrupts.			



Render Watchdog Counter Threshold

IN CIR IIINSII - Relidei Watchaug Countel Illiesiloi	PR (CTR THRSH	- Render Watchd	og Counter Threshold
--	------	------------------	-----------------	----------------------

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS Default Value: 0x00150000

Access: R/W Size (in bits): 32

Address: 0217Ch

DWord	Bit	Descriptio	n	
0	31:0	Counter logic Threshold		
		Default Value:	00150000h	
		Format:	U32	
		This field specifies the threshold that the hardware checks against for the value of the render clock counter before generating an interrupt. The counter in hardware generates an interrupt when the threshold is reached, rolls over and starts counting again. The interrupt generated is the		

"Media Hang Notify" interrupt since this watchdog timer is intended primarily to remedy VLD hangs on the main pipeline.



Watchdog Counter Threshold

PR_CTR_THRSH - Watchdog Counter Threshold

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00145855

Access: R/W Size (in bits): 32

Address: 0217Ch

Name: RCS Watchdog Counter Threshold

ShortName: PR_CTR_THRSH

 DWord
 Bit
 Description

 0
 31:0
 Counter Logic Threshold

 Default Value:
 00145855h

 Format:
 U32

This field specifies the threshold that the hardware checks against for the value of the render clock counter before generating an interrupt. The counter in hardware generates an interrupt when the threshold is reached, rolls over and starts counting again. The interrupt generated is the "Media Hang Notify" interrupt since this watchdog timer is intended primarily to remedy VLD hangs on the main pipeline.



Current Context Register

CCID - Current Context Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02180h

This register contains the current logical rendering context address associated with the ring buffer in ring buffer mode of scheduling. This register contents are not valid in Exec-List mode of scheduling.

Programming Notes

The CCID register must not be written directly (via MMIO) unless the Command Streamer is completely idle (i.e., the Ring Buffer is empty and the pipeline is idle). Note that, under normal conditions, the CCID register should only be updated from the command stream using the MI_SET_CONTEXT command.

	, i							
DWord	Bit				Descript	ion		
0	31:12	Logical	Render Context	Address (I	RCA)			
Default Value: 0h								
		Format: GraphicsAddress[31:12]						
		This field contains the 4 KB-aligned Graphics Memory Address of the current Logical					Idress of the current Logical	
		Render	Rendering Context. Bit 11 MBZ.					
11:10 Reserved								
Format: MBZ 9 HD DVD Context				MBZ				
		Value	Value Name D			De	Description	
Oh			Regular Context					
		1h	HD DVD	Special co	nsiderations fo	or TDP	allow for higher voltage and	
			Context	frequency	•			
	8	Reserved						
		Forma	Format: Must Be One)		
	7:4	Reserved						
		Format: MBZ					MBZ	
	3	Extend	ed State Save En	able				
		Forma	t:			Enable	е	



			CCID -	Current Context Re	gist	er
		If set, the extended state identified in the Logical Context Data section of the Memory Dar Formats chapter, is saved as part of switching away from this logical context.				
2 Extended State Restore Enable						
		Forma	t:	Enab	le	
If set, the extended state identified in the Logical Context Data section of the N Formats chapter, was loaded (or restored) as part of switching to this logical context Data section of the N Formats chapter, was loaded (or restored) as part of switching to this logical context Data section of the N Formats chapter, was loaded (or restored) as part of switching to this logical context Data section of the N Formats chapter, was loaded (or restored) as part of switching to this logical context Data section of the N Formats chapter, was loaded (or restored) as part of switching to this logical context Data section of the N Formats chapter, was loaded (or restored) as part of switching to this logical context Data section of the N Formats chapter, was loaded (or restored) as part of switching to this logical context Data section of the N Formats chapter, was loaded (or restored) as part of switching to this logical context Data section of the N Formats chapter.						
	1	1 Reserved				
		Forma	t:		MBZ	
	0	Valid				
		Forma	t:			U1
Value Name		Des	scriptio	on		
0h Invalid The other fields of this register are invalid. A s			•			
[Default] context will not invoke a context save operation.			peration.			
1h Valid The other fields of this register are valid, and a will invoke the normal context save/restore op						



Render Watchdog Counter

PR_CTR - Render Watchdog Counter

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 02190h

DWord Bit Description

O 31:0 Counter Value
Format: U32
This register reflects the render watchdog counter value itself. It cannot be written to.



Context Sizes

		CXT_SIZE - Context Sizes				
Register	Space:	MMIO: 0/2/0				
Project:		HSW				
Source:		RenderCS				
Default	Value:	0xF54D430D				
Access:		R/W				
Size (in	bits):	32				
Trusted	Туре:	1				
Address	:	021A8h				
is meas	ured in	of a logical rendering context is the amount of data stored/restored dur 64B cache lines.				
_	•	ill be power context save/restored. Note that this register will default to t d not have to modify it.	the correct value, so			
DWord	Bit	Description				
0	31:26	Power Context Size				
		Default Value: 3Dh				
		This field indicates the Power context data that needs to be save/restored.				
	25:23	Ring Context Size				
		Default Value:	2h			
		This field indicates the Ring context data that needs to be save/restored				
	22:15	Render Context Size				
		Default Value:	9Ah			
		This field indicates the size of the render context data that needs to be sextended mode is not enabled for a context; this also excludes VF context.	•			
	14:7	SOL Context Offset				
		Default Value:	86h			
		This field indicates the offset of the SOL context in to the render context should be added to derive the offset in case of power context.	. Power context size			
	6	Reserved This field indicates the amount of data that need not be save/restored fr GT1 mode. Note: This is the amount of data not save/restored from TDL and SC in C				



CXT_SIZE - Context Sizes					
		Default Value=0h			
	5:0	VF State Context Size			
		Default Value:	Dh		
		This field indicates the amount of VF unit data context save/restored in cachelines.			



Resource Streamer Context Offset

	R	S_CXT_OFFS	SET - Resource Str	eame	r Context Offset			
Register	Register Space: MMIO: 0/2/0							
Project:		HSW	HSW					
Source:		RenderCS						
Default \	/alue:	0x000029C0						
Access:		Read/32 bit	Write Only					
Size (in b	oits):	32						
Address:	Address: 021B4h							
DWord	Bit	Description						
0	31:6	RS Offset						
		Format: U26						
					gical rendering context to which			
					This field register must not be written			
		•	directly (via MMIO) unless the Command Streamer is completely idle (i.e., the Ring Buffer is empty					
		and the pipeline is idle) and RC6 is disabled. On way to program this register is via Load Register Immediate command in the ring buffer as part of initialization sequence.						
				Description				
		A7h	[Default]	DefaultVa	•			
	5:0	Reserved						
		Format:			MBZ			



URB Context Offset

		URB_CXT_OFFSET - URB Cont	ext Offset					
Register Space: MMIO: 0/2/0								
Project:		HSW						
Source:		RenderCS						
Default \	/alue:	0x00008580						
Access:		Read/32 bit Write Only						
Size (in b	oits):	32						
Address:		021B8h						
DWord	Bit	Description						
0	31:6	URB Offset						
		Default Value:	216h					
		contents are save/restored when enabled. This field registe MMIO) unless the Command Streamer is completely idle (i pipeline is idle) and RC6 is disabled. One way to program t	This field indicates the offset (64bytes granular) in to the logical rendering context to which URB contents are save/restored when enabled. This field register must not be written directly (via MMIO) unless the Command Streamer is completely idle (i.e., the Ring Buffer is empty and the pipeline is idle) and RC6 is disabled. One way to program this register is via Load Register mmediate command in the ring buffer as part of initialization sequence.					
	5:0	Reserved						
		Format:	MBZ					



Predicate Rendering Data Result 2

MI_PREDICATE_RESULT_2 - Predicate Rendering Data Result 2 Register Space: MMIO: 0/2/0 Project: **HSW** Source: RenderCS Default Value: 0x00000000 R/W Access: Size (in bits): 32 Address: 02214h **DWord** Bit **Description** 0 31:1 Reserved Format: MBZ MI_PREDICATE_RESULT_2 This bit must be loaded with by SW based on GT mode of operation. This register must be loaded appropriately before using MI_SET_PREDICATE command. Value Name **Description** 1h Indicates GT3 mode and lower slice is enabled. 0h Indicates GT2 mode and lower slice is disabled. [Default]



PPGTT Directory Cacheline Valid Register

PP_DCLV - PPGTT	Directory	Cacheline	Valid	Register
-----------------	------------------	-----------	-------	----------

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Size (in bits): 64

Address: 02220h

Description	Project
Access: R/W	HSW
This register controls update of the on-chip PPGTT Directory Cache during a context restore. Bits that are set will trigger the load of the corresponding 16 directory entry group. This register is restored with context (prior to restoring the on-chip directory cache itself). This register is also restored when switching to a context whose LRCA matches the current CCID if the Force PD Restore bit is set in the context descriptor. The context image of this register must be updated and maintained by SW; SW should not normally	
need to read this register. This register can also effectively be used to limit the size of a process's virtual address space. Any access by a process that requires a PD entry in a set that is not enabled in this register will cause a fatal error, and no fetch of the PD entry will be attempted.	

Programming Notes	Project
Page Directory Base Register is a Global Context Register (power context) and not maintained per	HSW
context in ring buffer mode of submission. One should explicitly load PP_DCLV followed by	
PP_DIR_BASE register through Load Register Immediate commands in Ring Buffer before submitting a	
context. One should program these registers after ensuring the pipe is completely flushed with TLB's	
invalidated.	

DWord	Bit	Description					
0	63:32	Reserved	Reserved				
		Project:		All			
		Format:	MBZ				
	31:0	PPGTT Directory Cache Restore [132] 16 entries					
		Project:	All				
		Format:	BitMask[Enable]				
		If set, the [1st32nd] 16 entries of the directory cache are considered valid and will be brought in on context restore. If clear, these entries are considered invalid and fetch of these entries will not be attempted.					



Matched Context ID Reset Register

MTCH_CID_RST - Matched Context ID Reset Register Register Space: MMIO: 0/2/0 Project: **HSW** Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Address: 0222Ch Valid Projects: **HSW**

This register is used to generate a Context ID specific reset (Render Only). To initiate a reset, the register is written with the pending bit set. Hardware compares the current context ID with the register and on match generates a Render Only reset. After reset is complete, HW clears the pending bit and can be programmed to generate an interrupt. The match bit is set. If the current context ID does not match this register, the pending bit is reset and an interrupt is generated. The match bit is reset. The match indicates the result of the last comparison, and its valid only when pending bit is zero. Please see MCIDRST interrupt bit assignment in the Interrupt Control Registers.

DWord	Bit	Description					
0	31:12	Match Context ID					
		Format:	U20				
		Contains the context ID to be compared with the current	ly runnir	ng context ID.			
	11:2	Reserved					
		Format:	MBZ				
	1	Match					
		Format:		U1			
		This bit indicates the result of the match operation; 1 mea Match Context ID field.	ins the C	Current Context ID matches the			
	0	Pending					
		Format:		U1			
		This bit indicates that a matched context ID reset is pendi register is written (in order to have a pending MTCH_CID_hardware to indicate that the operation is completed (Eith	RST req	uest), and will be reset by			



Count Active Channels Dispatched

TS_GPGPU_THREADS_DISPATCHED - Count Active Channels Dispatched

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64
Trusted Type: 1

Address: 02290h

This register is used to count the number of active channels that TS sends for dispatch. For each dispatch the active bits in the execution mask are summed and added to this register. This register is reset when a write occurs to 2290h

DWord	Bit	Description	
0	63:0	GPGPU_THREADS_DISPATCHED	
		Format:	U64
		This count is increased by the number of active bits in the estimates a GPGPU dispatch.	execution mask each time the TS



Graphics Mode Register

		GFX_M	ODE - Graph	nics Mode	Register			
Register	Space:	MMIO: 0/2/0						
Project:		HSW						
Source:		RenderCS						
Default \	/alue:	0x00000000 [N	OVALIDPROJECTS]					
	0x00000800 [HSW]							
Size (in bits): 32								
Trusted	Trusted Type: 1							
Address	Address: 0229Ch							
Valid Pro	ojects:	HSW						
			Description	1		Project		
This reg	ister co	ontains a control bit fo	r the new execlist a	nd 2-level PPGTT	functions.			
Default'	DefaultValue = 00002800h					HSW		
DWord	Vord Bit Description					•		
0 3	31:16	Mask Bits						
		Format:	Format: Mask[15:0]					
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)						
	15:14	Reserved						
		Project:			HSW			
		Format:			MBZ			
	13	Flush TLB invalidation	on Mode					
		Project:			HSW			
		Format:			U1			
		This field controls the invalidation if the TLB cache inside the hardware. When enabled this bit limits the invalidation of the TLB only to batch buffer boundaries, to pipe_control commands						
		which have the TLB invalidation bit set and sync flushes. If disabled, the TLB cacl for every full flush of the pipeline.						
	12	Reserved						
		Project:			All			
		Format:			MBZ			
	11	Replay Mode						
		Project:	HSW					



GFX MODE - Graphics Mode Register Format: **U1** Context Switch Granularity This field controls the granularity of the replay mechanism when coming back into a previously preempted context. Value Name **Description** 1h mid-cmdbuffer Drawcall Level. Pipeline is flushed before switching to the next context. Commands parsed are committed to completing before preemption [Default] a context switch. **Programming Notes** A fixed function pipe flush is required before modifying this field. Unless pre-emption at a midtriangle is required the bit must be set. 10 Reserved Project: ΑII Format: MBZ **Per-Process GTT Enable HSW** Project: Format: Enabled Per-Process GTT Enable Value Name **Description PPGTT** 0h When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their Disable [Default] translation space. **PPGTT** When set, the PPGTT will be used to translate memory access from 1h Enable designated commands and for commands that select the PPGTT as their translation space. The PD Offset and PD Cacheline Valid registers must be set in all pipes (blitter, MFX, render) before any workload is submitted to hardware. This mode enables support for big pages (32k). 8 Reserved **HSW** Project: Reserved Project: **HSW** Format: MBZ 6:1 Reserved Project: **HSW** Format: MBZ 0 Reserved Pre-DevHSW, DevHSW:GT3:A Project: Format: MBZ



	GFX_MODE - Graphics Mode Register								
	0	Privilege Check D	isable						
		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A)						
		Format:	Enable						
			, disables Privilege Violation checks on non-privileged batch buffers. When set allowed to be executed from non-privileged batch buffers.						



CS Power Management FSM

		CSPWRFSM	1 -	CS Power Manager	men	t FSM		
Register	Space:	MMIO: 0/2/0						
Project:		HSW						
Source: RenderCS								
Default \	/alue:	0x00000000						
Access:		RO						
Size (in b	oits):	32						
Address:		022ACh						
_	BUPDA [.]			Power Management FSM, FBC Fonts of this register will indicate w				
DWord	Bit			Description				
0	31:30	Reserved						
		Format:						
	29:28	CSFBCSLICE0						
		Format: U2						
		FBC message forward FSM state						
		Value		Name				
		0h		CSFBCIDLE_0				
		1h		CSFBCMODIFY_0				
		2h		CSFBCCLEAN_0				
		3h		CSFBCDONE_0				
	27:24	Reserved						
		Format:		N	ИBZ			
	23:21	CS ARB						
		Format: U3						
			mar	nd streamer. Describes what state	e CS is i			
		Value		Name		Project		
		0h	ARBIDLE_s					
		1h	PORNG_s CS					
		2h	1	BATCH_s				
		3h		ВСНК				
		4h	1	BCHK1				
		5h	CTX	KOP_s				



	CSPWRF	SM - CS	Power Managen	nent FSM		
	6h	WABAT	CH_s	HSW+		
	7h	PSLBAT	CH	HSW+		
20	Reserved			·		
				BZ		
19:17	CSSWITCH		<u>.</u>			
	Format: U3					
	Arbiters CSSWITCH	FSM state de	ecoding.	•		
	Value			Name		
	0h		SWIDLE_s			
	1h		SWITCH_s			
	2h		ASREQ_s			
	3h		DMACHK_s			
	4h		ARBWAIT_s			
	5h		FIFORECFG_s			
	6h-7h		Reserved			
16:13						
	Format:			U4		
	CS Power Managem					
	Value			Name		
	0h		CSBIDLE			
	1h		CSQ			
	2h		WRPTR			
	3h		SEMA1			
	4h		SEMA2			
	5h		TS1			
	6h		TS2			
	7h		TS3			
	8h		TS4			
	9h		DUMMYREQ			
	Ah		DUMMYWT			
	Bh		INTWT			
	Ch-Fh		Reserved			
12:11	R2MWRREQ					
	Format:			U2		
	CSSTDT memory red	quest FSM st	ate			
	Value			Name		



		CSPWRFSN	/I - C	S Pow	er Manage	ement FSM	
		0h		WRIDLE			
		1h		WRREQ	_HW1		
		2h		WRREQ	_HW2		
		3h		WRRD			
	10	Reserved					
		Format: MBZ					
	9:7	LOADARB					
		Format:				U3	
		CSSTDT arbiter FSM sta	te				
		Value				Name	
		0h			LDIDLE		
		1h			LDAUTO		
		2h			LDPRSR		
		3h		LDCTX			
		4h			LDFLSH		
		5h			LDREG		
		6h			LDSHR1		
		Programming Notes LOADARB FSM states needs 4 bits for encoding, however only 3bits have been mapped on MMIO. 8h -> LDLRM is the state which is missed out, due to less bits mapped, LDLRM/LDIDLE					
		cant be resolved with certain.					
	6:4	CSBLOCK				112	
		Format: CS Power Management	CCDLC	OCK ECM of	ato	U3	
		Value	CSBLC	JCK F3IVI St		lame	
		0h	CSBLC)CK		vaille	
		1h	CSCTX				
		2h	1	BLOCKRES"	TORE		
					IORE		
		3h	t	BLOCK			
		4h	CSPREP4BLOCK				
		5h-7h Reserved					
	3:0	CSIDLE					
		Format:	CCRLC	CK ECP4 :	-4-	U4	
		CS Power Management	CSRTC	JCK FSM st	ате	Nama	
		Value				Name	



CSPWRFSM - CS Power Management FSM				
0h	CSBUSY			
1h	CNTWT			
2h	FLSHREQ			
3h	FLSHWT			
4h	CTXSAVE			
5h	CSREQBLOCK			
6h	PMTURNOFF			
7h	PMIDLEWT			
8h	IDLE			
9h	PMTURNON			
Ah	PMBUSYWT			
Bh	DOPFFCGREQ			
Ch	DOPFFCGWAIT			
Dh	DOPFFCG			
Eh	DOPFFCUGREQ			
Fh	DOPFFCUGWAIT			



PS Invocation Count for Slice0

PS_INVOCATION_COUNT_SLICE0 - PS Invocation Count for Slice0

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 022C8h

This register stores the value of the count of pixels that get shaded in Slice0. This register is part of the context save and restore. This register should not be programmed by SW.Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).

DWord	Bit	Description
01	63:0	PS Invocation Count
		Reflects a count of the total number of pixels (DevHSW: including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice0. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.



PS Depth Count for Slice0

PS_DEPTH_COUNT_SLICE0 - PS Depth Count for Slice0

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 022D8h

This register stores the value of the count of pixels that have passed the depth test in Slice0. This register is part of the context save and restore. This register should not be programmed by SW.Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).

DWord	Bit	Description
01	63:0	Depth Count
		This register reflects the total number of pixels that have passed the depth test in Slice0(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.



PS Invocation Count for Slice1

PS_INVOCATION_COUNT_SLICE1 - PS Invocation Count for Slice1

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 022F0h

This register stores the value of the count of pixels that get shaded in Slice0. This register is part of the context save and restore. This register should not be programmed by SW.Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).

DWord	Bit	Description
01	63:0	PS Invocation Count
		Reflects a count of the total number of pixels (DevHSW: including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice1. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.



PS Depth Count for Slice1

PS_DEPTH_COUNT_SLICE1 - PS Depth Count for Slice1

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 022F8h

This register stores the value of the count of pixels that have passed the depth test in Slice1. This register is part of the context save and restore. This register should not be programmed by SW.Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).

DWord	Bit	Description
01	63:0	Depth Count
		This register reflects the total number of pixels that have passed the depth test in Slice1(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.



HS Invocation Counter

HS_INVOCATION_COUNT - HS Invocation Counter

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02300h

This register stores the number of patch objects processed by the HS unit. E.g., A PATCHLIST_2 topology with 6 vertices would cause this counter to increment by 3 (there are 3 2-vertex patch objects in that topology). This register is part of the context save and restore.

Description	DWord Bit	
	0 63:0	
cts processed by the HS stage. Updated only when HS Enable and HS		
cts processed by the HS stage. Updated only when HS I in 3DSTATE_HS	0 03.0	



DS Invocation Counter

DS_INVOCATION_COUNT - DS Invocation Counter

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02308h

This register stores the number of domain points shaded by the DS threads. Domain points which hit in the DS cache will not cause this register to increment. Note that the spawning of a DS thread which shades two domain points will cause this counter to increment by two. This register is part of the context save and restore.

DWord	Bit	Description
0	63:0	DS Invocation Count
		Number of domain points shaded by the DS threads. Updated only when DS Function Enable and Statistics Enable are set in 3DSTATE DS



IA Vertices Count

IA_VERTICES_COUNT - IA Vertices Count

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64
Trusted Type: 1

Address: 02310h

This register stores the count of vertices processed by VF. This register is part of the context save and restore.

DWord	Bit	Description
0	63:0	IA Vertices Count Report
		Total number of vertices fetched by the VF stage. This count is updated for every input vertex as
		long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)



Primitives Generated By VF

IA_PRIMITIVES_COUNT - Primitives Generated By VF

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64
Trusted Type: 1

Address: 02318h

This register stores the count of primitives generated by VF. This register is part of the context save and restore.

9		
DWord	Bit	Description
0	63:0	IA Primitives Count Report
		Total number of primitives output by the Vertex Fetch (IA) stage. This count is updated for every primitive output by the VF stage, as long as Statistics Enable is set in VF_STATE (see the Vertex
		Fetch Chapter in the 3D Volume.)



VS Invocation Counter

VS_INVOCATION_COUNT - VS Invocation Counter

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64
Trusted Type: 1

Address: 02320h

This register stores the value of the vertex count shaded by VS. This register is part of the context save and restore.

DWord	Bit	Description
0	63:0	VS Invocation Count Report
		Number of vertices that are dispatched as threads by the VS stage. Updated only when Statistics
		Enable is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)



GS Invocation Counter

GS_INVOCATION_COUNT - GS Invocation Counter

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64
Trusted Type: 1

Address: 02328h

This register stores the number of objects that are part of geometry shader threads. This register is part of the context save and restore.

DWord	Bit	Description
0	63:0	GS Invocation Count
		Number of objects that are dispatched as a geometry shader threads invoked by the GS stage.
		Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the
		3D Volume.)



GS Primitives Counter

GS_PRIMITIVES_COUNT - GS Primitives Counter

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64
Trusted Type: 1

Address: 02330h

This register reflects the total number of primitives that have been output by the Geometry Shader stage. This register is part of the context save and restore.

DWord	Bit	Description
0	63:0	GS Primitives Count
		Total number of primitives output by the geometry stage. Updated only when Statistics Enable is
		set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)



Clipper Invocation Counter

CL_INVOCATION_COUNT - Clipper Invocation Counter

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64
Trusted Type: 1

Address: 02338h

This register stores the count of objects entering the Clipper stage. This register is part of the context save and restore.

DWord	Bit	Description	
0	63:0	CL Invocation Count Report	
		Number of objects entering the clipper stage. Updated only when Statistics Enable is set in	
		CLIP_STATE (see the Clipper Chapter in the 3D Volume.)	



Clipper Primitives Counter

CL_PRIMITIVES_COUNT - Clipper Primitives Counter

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02340h

This register reflects the total number of primitives that have been output by the clipper. This register is part of the context save and restore.

DWord	Bit	Description	
0	63:0	Clipped Primitives Output Count	
		Total number of primitives output by the clipper stage. This count is updated for every primitive output by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the 3D Volume.)	



PS Invocation Count

PS_INVOCATION_COUNT - PS Invocation Count

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64 Trusted Type: 1

DWord Bit

Address: 02348h

Note	Description	Project
[DevHSW:GT3:A]	DevHSW:GT3:A] This counter may have incorrect value when EDSC = 1.	
	This register stores the value of the count of pixels that get shaded. This	
	register is part of the context save and restore.	

Divolu	DIC	Description	
01	63:0	PS Invocation Count	
		Reflects a count of the total number of pixels (DevHSW: including unlit "helper pixels" within a	
		subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to	
		pixel shader invocations while Statistics Enable is set in the Windower. See the Windower chapter	
		of the 3D volume for details. This count will generally be much greater than the actual count of PS	
		threads since a single thread may process up to 32 pixels.	



PS Depth Count

PS_DEPTH_COUNT - PS Depth Count

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02350h

This register stores the value of the count of samples that have passed the depth test. This register is part of the context save and restore. Note that the value of this register can be obtained in a pipeline-synchronous fashion without a pipeline flush by using the 3DCONTROL command. See 3D Overview in the 3D volume.

DWord	Bit	Description	
01	63:0	Depth Count	
		This register reflects the total number of samples that have passed the depth test (i.e., will be visible). All samples are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Samples that pass the depth test but fail the stencil test will not be counted.	



Reported Timestamp Count

TIMESTAMP - Reported Timestamp Count

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

reading the PCU ART must also be comprehended.

Access: RO. This register is not set by the context restore.

Size (in bits): 64

Address: 02358h

Description Project This register provides an elapsed real-time value that can be used as a timestamp for GPU events over short periods of time. Note that the value of this register can be obtained in a 3D pipelinesynchronous fashion without a pipeline flush by using the PIPE_CONTROL command. See 3D Geometry Pipeline in the "3D and Media" volume. This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency. This register is not reset by a graphics reset. It will maintain its value unless a full chipset reset is performed. **HSW** Note: On Core platforms, the TIMESTAMP register is initialized with the value of the PCU ART and hence tracks bits 38:3 of the 100 MHz ART fairly closely. However, due to variability in the actual time it takes to download the ART value to GT, the value of the TIMESTAMP register will be lower than the value of the PCU ART by an amount dependent on the relative IA/CLR/GT frequencies at the time the timestamp was downloaded to GT (expected to range between 100 and 600 ns). When comparing the value sampled from this register by GT HW to values read from the PCU timer by other system agents, timing differences between GT HW reading the TIMESTAMP register and the involved non-GT agent(s)

DWord	Bit	Description		
0	63:36	Reserved		_
		Format:	MBZ	
	35:0	Timestamp Value		
		Format:	U36	
		Description		Project
		This register toggles every 80 ns. The upper 28 bits	are zero.	HSW



Observation Architecture Control

		OACONTROL - Observation	on Architecture Control
Register Space: N		MMIO: 0/2/0	
Project: HSW		HSW	
Source: PRM			
Default \	Value:	0x00000000	
Access:		R/W	
Size (in l	oits):	32	
Address:	•	02360h	
Valid Pro	ojects:	HSW	
This regi	ister co	ntrols global OA functionality, report format	t, interrupt steering and context filtering.
DWord	Bit	The state of the s	Description
0	31:12	Select Context ID	
		Project:	HSW
		Specifies the context ID of the one context contexts are ignored.	that affects the performance counters. All other
	11:6	Timer Period	
		Project:	HSW
		Format:	Select
Specifies the period of the timer strobe as a function of the The period is determined by selecting a specified bit from the StrobePeriod = MinimumTimeStampPeriod * 2 ^(TimerPeriod + 1) The exponent is defined by this field. Note: The TIME_STAMP is not reset at start time so the phase with the enable of the OA unit. This could result in approximation prior to the first trigger. Usage for this mechanism should be typically.		The period is determined by selecting a specific strobePeriod = MinimumTimeStampPeriod The exponent is defined by this field. Note: The TIME_STAMP is not reset at start with the enable of the OA unit. This could reprior to the first trigger. Usage for this med	ecified bit from the TIME_STAMP register as follows: I * 2 ^(TimerPeriod + 1) time so the phase of the strobe is not synchronized result in approximately a full StrobePeriod elapsing
	5	Timer Enable	
		Project:	HSW
		Format:	Enable
		Desc	ription Project
			t a periodic strobe, as defined by the Timer
		Users should be aware that while program	ming Timer based and Threshold Counter HSW



OACONTROL - Observation Architecture Control

based triggers simultaneously for internal reporting, they should be programmed such a way that they are not consecutively triggered. If programmed simultaneously, RTL pulse detection logic will have problem when these triggers occur in consecutive clock cycles.

Value	Name	Description
0h	Disable [Default]	Counter does not get written out on regular interval
1h	Enable	Counter gets written out on regular intervals, defined by the Timer Period

4:2 **Reserved**

Project:	HSW
Format:	MBZ

1 Specific Context Enable

Format:	Enable
---------	--------

Enables counters to work on a context specific workload. The context is given by bits 31:12. OA unit level clock gating must be ENABLED when using specific ContextID feature.

Value	Name	Description	Project
0h	Disable [Default]	All contexts are considered	
1h	Enable	Only the contexts with the Select Context ID are considered	HSW

O Performance Counter Enable

Project:	All
Format:	Enable

Global performance counter enable. If clear, no counting will occur. MI_REPORT_PERF_COUNT is undefined when clear.

Programming Notes	Project
When this bit is set, in order to have coherent counts, RC6 power state and render	HSW
trunk clock gating must be disabled. This can be achieved by programming MMIO	
registers as 0xA094=0x0 and 0xA090[31]=1.	



Observation Architecture Status Register 1

	OA:	STATU	S1 - Observation Architecture S	Status Regis	ter 1									
Register	Space	e: MN	MIO: 0/2/0											
Project:		HS	N											
_		PRI	М											
Default \	/alue:	0x0	0000000											
Access:		R/V	V											
Size (in b	oits):	32												
Address:		023	364h											
Valid Pro	jects:	: HS	N											
This regi	ster is	s used to pr	ogram the OA unit.											
DWord	Bit		Description											
0	31:6	Tail Point	er											
		Project:	HSW	1										
			ress of the internal trigger based buffer and it is upo	lated for every 64B o	acheline write									
		_	when reporting via internal trigger.											
		This point	er will not be updated for MI_REPORT_PERF_COUNT	command based wr	ites.									
			Programming Notes											
			is enabled, this address must be programmed by SV	V to the base addres	s of the									
			igger base mechanism. ensure that Tail pointer and the Head Pointer (in OA	STATUS2) do not ha	wo different									
			ile programming.	(31A1032) do 110t 11a	ive different									
	5:3		ger Report Buffer Size											
	5.5	Project:	HSW	1										
		This field i	ndicates the size of buffer for internal trigger mecha	nism. This field is pro	ogrammed in									
		terms of m	ultiple of 128KB.	T										
		Value	Name	Description	Project									
							0h	All context considered [Default]						
		1b		256KB	HSW									
		2		512KB	HSW									
		3		1MB	HSW									
		4		2MB	HSW									
		5		4MB	HSW									
		6		8MB	HSW									
		7		16MB	HSW									



OASTATUS1 - Observation Architecture Status Register 1 Counter OverFlow Error Format: Select This bit is set if any of the counters overflows. This bit can be reset by SW in B0. **Buffer Overflow** 0h Default Value: This bit is set when the Tail-pointer - Head pointer > max internal trigger buffer size **Report Lost Error** Format: Enable This bit is set if the Report Logic is requested to write out the counter values before the previous report request was completed. The report request is ignored and the counter continue to count. This bit can be reset by SW in B0.



Observation Architecture Status Register 2

	OA:	STATUS2 - Ob	servation Architectu	re Status Register 2
Register Space: MMIO: 0/2/0				
Project:		HSW		
Source:		PRM		
Default \	√alue:	0x00000000 [N	OVALIDPROJECTS]	
		0x00000001 [H	SW]	
Access:		R/W		
Size (in b	oits):	32		
Address:	•	02368h		
This reg	ister i	s used to program the	OA unit.	
DWord	Bit		Description	
0	31:6	Head Pointer		
				updated by software after consuming
	_	·	This pointer must be updated by S	W for internal trigger base buffer only.
	5	Reserved		MP7
		Format:		MBZ
	4	Tail Pointer Wrap Ma		
		Project:		HSW
			Programming Not	es
		This bit should be set		ap Flag. This bit is for HW internal use.
		SW should always set	. =	1 3
	3	Tail Pointer Wrap Fla	g	
		Project:		HSW
		Format:		U1
			Programming Not	
			rnal use to context save /restore Tai bit gets programmed only when Tai	
	2	Head Pointer Wrap M	lask	
		Project:		HSW
			Don manual to a No.	
		T	Programming Not	
		This bit should be set use. SW should always	· •	Vrap Flag. This bit is for HW internal



OASTATUS2 - Observation Architecture Status Register 2 Head Pointer Wrap Flag Project: HSW U1 Format: **Programming Notes** This bit is for HW internal use to context save /restore Head Pointer Wrap Flag. SW should not program this bit. This bit gets programmed only when Head Pointer Wrap Mask bit is set. **Memory select PPGTT/GGTT access** Project: **HSW** Access: RO **Value Name** 0 **PPGTT** 1 GGTT [Default] **Programming Notes Project** When Render Engine is using PPGTT, DevHSW:GT3:A, DevHSW:GT2:B, DevHSW:GT3e:B OABUFFER must be mapped using valid PPGTT addresses. OABUFFER must always reside in GGTT DevHSW, EXCLUDE(DevHSW:GT3:A), memory. This bit must be set to '1'. EXCLUDE(DevHSW:GT2:B), EXCLUDE(DevHSW:GT3e:B)



Observation Architecture Buffer

		OABUFFER	- Observation Arc	hitecture Buffer	
Register	Spac	e: MMIO: 0/2/0			
Project:		HSW			
Source:		PRM			
Default \	√alue:	0x0000000			
Size (in b	oits):	32			
Address:		023B0h			
Valid Pro	ojects	HSW			
Access:		R/W			
This regi	ster i	s used to program the O	A unit.		
			Programming Notes		Project
		nust be set before the Oper functionality of the		er the OASTATUS2 register. This is	HSW
Report	Buffe	Offset Must be 16MB a	ligned.		HSW
DWord	Bit		Description	on	
0	31:6	Report Buffer Offset			
		Format: GraphicsAddress[31:6]			
		This field specifies 64B	aligned GFX MEM address wh	ere the chap counter values are repo	orted.
	5	Reserved			
		Project:		HSW	
		Format:		MBZ	
	4	OVERRUN STATUS			
		Default Value:		0h Enabled	
		Project:		HSW	
		Format:		Enable	
			.	urpose. This bit is read only and wri us of overrun irrespective of Overru	•
	3	Disable Overrun Mode	9		
		Project:	I	HSW	
		Format:	ı	Enable	
				trigger/timer based reporting. Wher ing. Based on the head and tail poin	



OABUFFER - Observation Architecture Buffer HW detects room for the report, it would resume reporting to the buffer. This mode would not set the over-run bit in the register. When this mode bit is reset, buffer overrun can happen and lose the reports while setting the buffer over-run bit. Value Name **Description Project** 0h Disable Counter gets written out on regular intervals, defined by the **HSW** [Default] **Timer Period** 1h Enable Counter does not get written out on regular interval **HSW OA Report Trigger Select Value Name Description** Level Report trigger Edge Report trigger **Counter Stop Resume Mechanism Enable HSW** Project: 0 Reserved **HSW** Project:



Predicate Rendering Temporary Register0

MI_PREDICATE_SRC0 - Predicate Rendering Temporary Register0

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 02400h-02407h

DWord Bit Description

0 63:0 MI_PREDICATE_SRC0
This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.



Predicate Rendering Temporary Register1

MI_PREDICATE_SRC1 - Predicate Rendering Temporary Register1

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 02408h-0240Fh

DWord Bit Description

0 63:0 MI_PREDICATE_SRC1
This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.



Predicate Rendering Data Storage

MI_PREDICATE_DATA - Predicate Rendering Data Storage

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 02410h-02417h

DWord Bit Description

0 63:0 MI_PREDICATE_DATA
This register is used either as computed value based off the MI_PREDICATE_SRC0 and MI_PREDICATE_SRC1 or a temporary register. See Predicate Rendering section for more details.



Predicate Rendering Data Result

MI_PREDICATE_RESULT - Predicate Rendering Data Result

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02418h

 DWord
 Bit
 Description

 0
 31:1
 Reserved

 Format:
 MBZ

 0
 MI_PREDICATE_RESULT

 This bit is the result of the last MI_PREDICATE.



Predicate Rendering Data Result 1

MI_PREDICATE_RESULT_1 - Predicate Rendering Data Result 1

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0241Ch

Name: RCS Predicate Rendering Data Result 1

ShortName: RCS_MI_PREDICATE_RESULT_1



Auto Draw End Offset

3DPRIM_END_OFFSET - Auto Draw End Offset

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02420h-02423h

DWord Bit Description

31:0 End Offset

Format: U32

This register is used to store the end offset value used by the Vertex Fetch to determine when to stop processing the 3D_PRIMITIVE command. This register is valid when the End Offset Enable is set in the 3D_PRIMITIVE command.



Load Indirect Start Vertex

3DPRIM_START_VERTEX - Load Indirect Start Vertex

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02430h-02433h

DWord Bit Description

31:0 Start Vertex

Format: U32

This register is used to store the Start Vertex of the 3D_PRIMITIVE command when Load Indirect Enable is set.



Load Indirect Vertex Count

3DPRIM_VERTEX_COUNT - Load Indirect Vertex Count

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02434h-02437h

DWord Bit Description

0 31:0 Vertex Count
Format: U32
This register is used to store the Vertex Count of the 3D_PRIMITIVE command when Load Indirect Enable is set.



Load Indirect Instance Count

3DPRIM_INSTANCE_COUNT - Load Indirect Instance Count

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02438h-0243Bh

DWord Bit Description

31:0 Instance Count
This register is used to store the Instance Count of the 3D_PRIMITIVE command when Load Indirect Enable is set.



Load Indirect Start Instance

3DPRIM_START_INSTANCE - Load Indirect Start Instance

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0243Ch-0243Fh

DWord Bit Description

31:0 Start Vertex
Format: U32
This register is used to store the Start Instance of the 3D_PRIMITIVE command when Load Indirect Enable is set.



Load Indirect Base Vertex

3DPRIM_BASE_VERTEX - Load Indirect Base Vertex

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02440h-02443h

DWord Bit Description

31:0 Base Vertex
Format: S31
This register is used to store the Base Vertex of the 3D_PRIMITIVE command when Load Indirect Enable is set.



VF Scratch Pad

		VFSKPD - VF	Scratch F	Pad
Register	Space:	MMIO: 0/2/0		
Project:		HSW		
Source:		RenderCS		
Default \	Value:	0x0000000		
Access:		R/W		
Size (in l	oits):	32		
Address	•	02470h		
Address	:	02740h-02743h		
Valid Pro	ojects:	HSW		
DWord	Bit		Description	
0	31:16	Mask Bits		
		Format:	Mask[15:0]	
		Must be set to modify corresponding bit	in Bits 15:0. (Al	l bits implemented)
	15	Reserved		
		Project:		HSW
		Format:		MBZ
	14:9	Reserved		
		Project:		All
		Format:		MBZ
	8	Reserved		
		Project:		HSW
		Format:		MBZ
	7	Reserved		
		Project:		HSW
		Format:		MBZ
	6	Reserved		
		Project:		HSW
		Format:		MBZ
	5	TLB Prefectch Enable		
		Project:	DevHSW+	
		Format:	U1	



			VFSKPD - VF	Scratch F	Pad
	Value Name			De	scription
	0h	Disable [Default]		The VF will generate prefetch of TLB when it is fetching sequential verted data and four or fewer vertex buffers are valid.	
	1h	Enable	VF will disable pre		
4	Reserve	ed	<u> </u>		
	Project	··			HSW
	Format	t:			MBZ
3	Reserve	ed			
	Project	:			HSW
	Format	t:			MBZ
2	Vertex	Cache Imp	licit Disable Inhibit		
	Format: U1				
	Value	Name		Doca	ription
	0h	Ivallie	Allow VE to disable VS		itial index or Prim ID is a valid Element.
		[Default]	Allow VI to disable V3	o when sequer	idal index of Film 15 is a valid Element.
	1h		VF never implicitly disa Cache when required.	ables the vertex	cache. Software must disable the VS0
1	Disable Over Fetch Cache				
	Project		HSW		
	Format: MBZ This bit must be '0' always.				
0	Disable	Multiple I	Miss Read squash		,
	Project	•	•	DevHSW+	
	Format	t:		Disable	
	Value	Name			ription
	0h	[Default]	Allow VF to squash rear requests.	ads that are to t	the same cacheline for vertex buffer
	1h		Disallow VF from squa buffer requests.	shing reads tha	t are to the same cacheline for vertex



BTB Not Consumed By RCS

BTP_PRODUCE_COUNT - BTB Not Consumed By RCS

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 02480h

This register keeps track of the outstanding BTP produced by RS which are not yet consumed by Render Command Streamer.

This register is part of the render context save and restore.

1	Programming Notes
---	--------------------------

This register should not be programmed by SW.

DWord	Bit	Description
0	31:0	BTP Produce Count
		This register keeps track of the outstanding BTP produced by RS which are not yet consumed by
		Render Command Streamer. This register is part of the render context save and restore.



DX9 Constants Not Consumed By RCS

DX9CONST_PRODUCE_COUNT - DX9 Constants Not Consumed By RCS

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 02484h

This register keeps track of the outstanding DX9 Constants produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore. This register should not be programmed by SW.

DWord	Bit	Description
0	31:0	DX9 Constants Produce Count
		This register keeps track of the outstanding DX9 Constants produced by RS which are not yet
		consumed by Render Command Streamer. This register is part of the render context save and restore.



Gather Constants Not Consumed By RCS

GATHER_CONST_PRODUCE_COUNT - Gather Constants Not Consumed By RCS

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 0248Ch

This register keeps track of the outstanding Gather Constants produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore. This register should not be programmed by SW.

DWord	Bit	Description
0	31:0	Gather Constants Produce Count
		This register keeps track of the outstanding Gather Constants produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore.



BTP Commands Parsed By RCS

BTP_PARSE_COUNT - BTP Commands Parsed By RCS

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 02490h

This register keeps track of the BTP commands parsed by RCS prior to encountering the Draw Call in an RS enabled Batch Buffer which has BTP Pool Alloc Valid. BTP parse count should be less then equal to the BTP produce count for Command Streamer to make progress on a 3D_PRIMITIVE command. BTP Parse count is subtracted from the BTP Produce Count upon parsing 3D_PRIMITIVE command. This register is part of the render context save and restore. This register should not be programmed by SW.

DWord	Bit	Description
0	31:0	BTP Parse Count
		This register keeps track of the BTP commands parsed by RCS prior to encountering the Draw Call in an RS enabled Batch Buffer which has BTP Pool Alloc Valid. BTP parse count should be less then equal to the BTP produce count for Command Streamer to make progress on a 3D_PRIMITIVE command. BTP Parse count is subtracted from the BTP Produce Count upon parsing 3D_PRIMITIVE command.



DX9 Constants Prsed By RCS

DX9CONST_PARSE_COUNT - DX9 Constants Prsed By RCS

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 02494h

This register keeps track of the DX9 Constant commands parsed by RCS prior to encountering the Draw Call in an RS enabled Batch Buffer which has DX9 Pool Alloc Valid. DX9 parse count should be less then equal to the DX9 produce count for Command Streamer to make progress on a 3D_PRIMITIVE command. DX9 Parse count is subtracted from the DX9 Produce Count upon parsing 3D_PRIMITIVE command. This register is part of the render context save and restore. This register should not be programmed by SW.

DWord	Bit	Description
0	31:0	DX9 Constants Produce Count
		This register keeps track of the DX9 Constant commands parsed by RCS prior to encountering the Draw Call in an RS enabled Batch Buffer which has DX9 Pool Alloc Valid. DX9 parse count should be less then equal to the DX9 produce count for Command Streamer to make progress on a 3D_PRIMITIVE command. DX9 Parse count is subtracted from the DX9 Produce Count upon parsing 3D_PRIMITIVE command.



CSPREEMPT

CSPREEMPT - CSPREEMPT

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 024B0h

Programming Notes

This is for HW internal usage and must not be written by SW.

DWord	Bit	Description			
0	31:16	Mask Bits			
		Project:	DevHSW+		
		Format:	Mask[15:0]		
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)			
	15:1	Reserved			
Project: DevHSW		Project:	DevHSW+		
		Format:	MBZ		
	0	Unnamed			
		Project:	DevHSW+		
		Format:	Disable		
		This is a message bit written by the cross CS in case of GT4-CBR/SFR mode of operation. To set this bit both bit[0] and bit[16] (mask) needs to be set. This bit set indicates CS in other GT has reached a preemption point. This bit gets reset by CS when preemption takes place.			



Context Semaphore Sync Registers

CTX_SEMA_REG - Context Semaphore Sync Registers

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 024B4h-024BBh

This register contains the semaphore value to be compared with the value specified in the MI_SEMAPHORE_MBOX command. These registers gets context save/restored as part of Command Streamer Render Context. The register value in the command will be compared with the MMIO offset specified in the table below:

Register Number	MMIO Offset	
32	0x24B4	
33	0x24B8	

These registers can be accessed by only Render Command Streamer in GTB mode of operation.

DWord	Bit	Description	
0	31:0	Semaphore Data	
		Semaphore data for synchronization between render engine and video codec engine.	



GPGPU Dispatch Dimension X

GPGPU_DISPATCHDIMX - GPGPU Dispatch Dimension X						
Register S	pace:	MMIO: 0/2/0				
Project:		HSW	HSW			
Source:		RenderCS	RenderCS			
Default Value:		0x00000000	0x00000000			
Access:		R/W	R/W			
Size (in bits):		32	32			
Address:		02500h				
DWord	DWord Bit Description					
0	31:0	Dispatch Dimension X				
		Format:		U32		
		The number of thread groups to be dispatched in the X dimension (max $x + 1$).				
		Value	Name	Project		
		1,FFFFFFFh		HSW		



GPGPU Dispatch Dimension Y

GPGPU_DISPATCHDIMY - GPGPU Dispatch Dimension Y				
Register Space:		MMIO: 0/2/0		
Project:		HSW		
Source:		RenderCS		
Default Value:		0x0000000		
Access:		R/W		
Size (in bits):		32		
Address: 02504h				
DWord Bit Description				
0	0 31:0 Dispatch Dimension Y			
Format:		Format:	U32	
		The number of thread groups to be dispatched in the Y dimension (max y + 1		
		Value	Name	Project
		1,FFFFFFFh		HSW



GPGPU Dispatch Dimension Z

GPGPU_DISPATCHDIMZ - GPGPU Dispatch Dimension Z Register Space: MMIO: 0/2/0 Project: **HSW** Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Address: 02508h **DWord** Bit **Description** 0 31:0 **Dispatch Dimension Z** Format: U32 The number of thread groups to be dispatched in the Zdimension (max Z + 1) **Value Project** Name 1,FFFFFFFh HSW



CS General Purpose Registers 0-15

CS_GPR - CS General Purpose Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 02600h-0267Fh

This is a General Purpose Register bank of sixteen 64bit registers, which will be used as temporary storage by MI_MATH command to do ALU operations.

GPR Index	MMIO Offset
R_0	0x2600
R_1	0x2608
R_2	0x2610
R_3	0x2618
R_4	0x2620
R_5	0x2628
R_6	0x2630
R_7	0x2638
R_8	0x2640
R_9	0x2648
R_10	0x2650
R_11	0x2658
R_12	0x2660
R_13	0x2668
R_14	0x2670
R_15	0x2678

DWord	Bit		Description	
0	63:0	CS_GPR_DATA		
		Project:	DevHSW+	
		This register is a temporary register for ALU operations. See MI_MATH command for more details.		
		CS_GPR_DATA[0] of R_15 is PREDICATE_RESULT_1 and will be looked at by		
		MI_BATCH_BUFFER_START for Predication. Programmer has to ensure that this register is updated		
		only for updating PREDICATE_RESULT_1, w	hen predication is enabled.	



Semaphore General Sync Registers

SEMA_REG - Semaphore General Sync Registers

Register Space:

MMIO: 0/2/0

Project:

HSW

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Address:

02680h-02687h

This register contains the semaphore value to be compared with the value specifed in the

MI_SEMAPHORE_MBOX command. The register value in the command will be compared with the MMIO offset

specifed in the table below:

Register Number	MMIO Offset
0	0x2680
1	0x2684

DWord	Bit	Description
0	31:0	Semaphore Data
		Semaphore data for synchronization between render engine and video codec engine.



Observation Architecture Start Trigger 5

OASTARTTRIG5 - Observation Architecture Start Trigger 5

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02720h

This register provides the threshold value optionally used to define the start trigger for B7-B4 counters. Note that the value in this register must match the value in OASTARTTRIG1 to have B7-B0 start at the same time. The bit definition in this register refers to the stages in the start trigger block diagram in the Performance Counter Reporting section.

DWord	Bit	Description		
0	31:16	Threshold count		
		Project:	HSW	
		Format:	U16	
		Programming Not	tes	
		This field is for HW internal use to context save/restore achieved. SW should always program this field to Zero		
	15:0	Threshold Value		
		Format:	U16	
		Programming Not	tes	
		Threshold value for the compare logic within the start	trigger logic for B7-B4 counters.	



VF Scratch Pad

		VFSKPD -	- VF Sc	ratch Pad	
Register	Space:	MMIO: 0/2/0			
Project:	·	HSW			
Source:		RenderCS			
Default \	Default Value: 0x00000000				
Access: R/W					
Size (in b	oits):	32			
Address:	:	02470h			
Address:	:	02740h-02743h			
Valid Pro	ojects:	HSW			
DWord	Bit		De	scription	
0	31:16	Mask Bits			
		Format:	Ma	sk[15:0]	
		Must be set to modify correspondi	ing bit in B	its 15:0. (All bits implemented)	
	15	Reserved			
		Project:		HSW	
		Format:		MBZ	
	14:9	Reserved			
		Project:		All	
		Format:		MBZ	
	8	Reserved			
		Project:		HSW	
		Format:		MBZ	
	7	Reserved			
		Project:		HSW	
		Format:		MBZ	
	6	Reserved			
		Project:		HSW	
		Format:		MBZ	
	5	TLB Prefectch Enable			
		Project:	De	vHSW+	
		Format:	U1		



			VFSKPD - VF	Scratch P	Pad
	Value	Name Disable	The ME will are one		scription
	0h	[Default]	data and four or fe		LB when it is fetching sequential vertex fers are valid.
	1h	Enable	VF will disable pref	fetch of TLB ent	tries.
4	Reserv	ed			
	Project	t :			HSW
	Forma	t:			MBZ
3	Reserv	ed			
	Project	t :			HSW
	Forma	t:			MBZ
2	Vertex	Cache Imp	licit Disable Inhibit		
	Forma	t:			U1
	Value	Name		Dave	w! 4!
		Name	Allow VC to disable VC		ription
	0h	[Default]	Allow VF to disable VS	o wnen Sequen	tial index or Prim ID is a valid Element.
	1h		VF never implicitly disa Cache when required.	ables the vertex	cache. Software must disable the VS0
1	Disable Over Fetch Cache				
	Project	t:	HSW		
	Forma	t:	MBZ This bit must be	e '0' always.	
0	Disable	Multiple I	Miss Read squash		
	Project	t:		DevHSW+	
	Forma	t:		Disable	
	Value	Name		Desc	ription
	0h		Allow VF to squash rea		he same cacheline for vertex buffer
		[Default]	requests.	ias triat are to t	ine sume eachemic for vertex burief
	1h		Disallow VF from squa buffer requests.	shing reads tha	t are to the same cacheline for vertex



Observation Architecture Report Trigger 2

OA	AREF	PORTTRIG2 - Observation Architecture Report Trigg	ger 2	
Register				
Project:	·	HSW		
Source:		PRM		
Default	Value:	0x00000000		
Access: R/W				
Size (in	Size (in bits): 32			
Address	;;	02744h		
Valid Pr	ojects:	[DevHSW+]		
		Description	Project	
definiti	ons in t	ontrols some of the Boolean logic defining Boolean/threshold report trigger 0. The bit his register refer to the stages in the report trigger block diagram in the Performance rting section.		
new rep REPOR and The program	port trig T regist reshold mmed s	s generated from OAREPORTTRIG 1-4 and OAREPORTTRIG 5-8 are ORed to form a gger. Report trigger behavior can be derived by programming these two sets of OA ers with the same value. Users should be aware that while programming Timer based Counter based triggers simultaneously for internal reporting, they should be such way that they are not consecutively triggered. If programmed simultaneously, ection logic will have problem when these triggers occur in consecutive clock cycles.		
DWord	Bit	Description	1	
0	31	Report Trigger Enable		
		Format: Enable		
		Enable Boolean/threshold report trigger 0. Users should be aware that the timer-base logic and the Boolean report trigger logic are logically OR'd together with no bufferin triggers. This implies that only one performance counter report will be generated for where both the timer-based report logic and the Boolean report trigger logic trigger performance counter report.	g of report clocks	
	30:24	Reserved		
		Format: MBZ		
	23	Threshold Enable		
		Format: Enable		
		Enable the threshold compare logic within the Boolean/threshold report trigger 0 log block diagram in the Performance Counter Reporting section).	ic (see	
	22	Invert D Enable 0		



	Format:	Enable	
	Invert the specified signal at the D stag block diagram in the Performance Cou	e of the Boolean/threshold report trigger 0 logic (s nter Reporting section).	
21	Invert C Enable 1		
	Format:	Enable	
	Invert the specified signal at the C stag block diagram in the Performance Cou	e of the Boolean/threshold report trigger 0 logic (s nter Reporting section).	
20	Invert C Enable 0		
	Format:	Enable	
	Invert the specified signal at the C stag block diagram in the Performance Cou	e of the Boolean/threshold report trigger 0 logic (s nter Reporting section).	
19	Invert B Enable 3		
	Format:	Enable	
	Invert the specified signal at the B stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
18	Invert B Enable 2		
	Format:	Enable	
	Invert the specified signal at the B stag block diagram in the Performance Cou	e of the Boolean/threshold report trigger 0 logic (s nter Reporting section).	
17	Invert B Enable 1		
	Format:	Enable	
	Invert the specified signal at the B stag block diagram in the Performance Cou	e of the Boolean/threshold report trigger 0 logic (snter Reporting section).	
16	Invert B Enable 0		
	Format:	Enable	
	Invert the specified signal at the B stag block diagram in the Performance Cou	e of the Boolean/threshold report trigger 0 logic (s nter Reporting section).	
15	Invert A Enable 15	_	
	Format:	Enable	
	Invert the specified signal at the A stag block diagram in the Performance Cou	e of the Boolean/threshold report trigger 0 logic (s nter Reporting section).	



	Format:	Enable	
	Invert the specified signal at the A stage block diagram in the Performance Coun	e of the Boolean/threshold report trigger 0 logic (se ter Reporting section).	
13	Invert A Enable 13		
	Format:	Enable	
	Invert the specified signal at the A stage block diagram in the Performance Coun	e of the Boolean/threshold report trigger 0 logic (se ter Reporting section).	
12	Invert A Enable 12		
	Format:	Enable	
	Invert the specified signal at the A stage block diagram in the Performance Coun	of the Boolean/threshold report trigger 0 logic (se ter Reporting section).	
11	Invert A Enable 11		
	Format:	Enable	
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
10	Invert A Enable 10		
	Format:	Enable	
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
9	Invert A Enable 9		
	Format:	Enable	
	Invert the specified signal at the A stage block diagram in the Performance Coun	e of the Boolean/threshold report trigger 0 logic (se ter Reporting section).	
8	Invert A Enable 8		
8	Invert A Enable 8 Format:	Enable	
8	Format:	e of the Boolean/threshold report trigger 0 logic (se	
8 7	Format: Invert the specified signal at the A stage	e of the Boolean/threshold report trigger 0 logic (se	
	Format: Invert the specified signal at the A stage block diagram in the Performance Coun	e of the Boolean/threshold report trigger 0 logic (se	
	Format: Invert the specified signal at the A stage block diagram in the Performance Coun Invert A Enable 7 Format:	e of the Boolean/threshold report trigger 0 logic (se ter Reporting section). Enable e of the Boolean/threshold report trigger 0 logic (se	



	Format:	Enable	
	Invert the specified signal at the block diagram in the Performan	A stage of the Boolean/threshold report trigger 0 logic (sece Counter Reporting section).	
5	Invert A Enable 5		
	Format:	Enable	
	Invert the specified signal at the block diagram in the Performan	A stage of the Boolean/threshold report trigger 0 logic (secee Counter Reporting section).	
4	Invert A Enable 4		
	Format:	Enable	
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
3	Invert A Enable 3		
3	Format:	Enable A stage of the Boolean/threshold report trigger 0 logic (se	
3	Format: Invert the specified signal at the block diagram in the Performan	A stage of the Boolean/threshold report trigger 0 logic (see	
	Format: Invert the specified signal at the	A stage of the Boolean/threshold report trigger 0 logic (se	
	Format: Invert the specified signal at the block diagram in the Performan Invert A Enable 2 Format:	A stage of the Boolean/threshold report trigger 0 logic (second content of the Boolean). Enable A stage of the Boolean/threshold report trigger 0 logic (second content of the Boolean/threshold report trigger 0 logic (second content of the Boolean).	
	Format: Invert the specified signal at the block diagram in the Performan Invert A Enable 2 Format: Invert the specified signal at the	A stage of the Boolean/threshold report trigger 0 logic (secce Counter Reporting section). Enable A stage of the Boolean/threshold report trigger 0 logic (sec	
2	Format: Invert the specified signal at the block diagram in the Performan Invert A Enable 2 Format: Invert the specified signal at the block diagram in the Performan	A stage of the Boolean/threshold report trigger 0 logic (second content of the Boolean). Enable A stage of the Boolean/threshold report trigger 0 logic (second content of the Boolean/threshold report trigger 0 logic (second content of the Boolean).	
2	Format: Invert the specified signal at the block diagram in the Performan Invert A Enable 2 Format: Invert the specified signal at the block diagram in the Performan Invert A Enable 1 Format:	A stage of the Boolean/threshold report trigger 0 logic (sece Counter Reporting section). Enable A stage of the Boolean/threshold report trigger 0 logic (sece Counter Reporting section). Enable Enable A stage of the Boolean/threshold report trigger 0 logic (second	
2	Invert the specified signal at the block diagram in the Performan Invert A Enable 2 Format: Invert the specified signal at the block diagram in the Performan Invert A Enable 1 Format: Invert the specified signal at the	A stage of the Boolean/threshold report trigger 0 logic (sece Counter Reporting section). Enable A stage of the Boolean/threshold report trigger 0 logic (sece Counter Reporting section). Enable Enable A stage of the Boolean/threshold report trigger 0 logic (second	
2	Invert the specified signal at the block diagram in the Performan Invert A Enable 2 Format: Invert the specified signal at the block diagram in the Performan Invert A Enable 1 Format: Invert the specified signal at the block diagram in the Performan	A stage of the Boolean/threshold report trigger 0 logic (sece Counter Reporting section). Enable A stage of the Boolean/threshold report trigger 0 logic (sece Counter Reporting section). Enable Enable A stage of the Boolean/threshold report trigger 0 logic (second	



Observation Architecture Report Trigger 6

OAREPORTTRIG6 - Observation Architecture Report Trigger 6

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02754h

Description	Project
This register controls some of the Boolean logic defining Boolean/threshold report trigger 1. Note that Boolean report triggers 0 and 1 are logically OR'd together without buffering, this implies that only one performance counter report will be generated for clocks where both Boolean report triggers evaluate true. The bit definitions in this register refer to the stages in the report trigger block diagram in the Performance Counter Reporting section.	
Report triggers generated from OAREPORTTRIG 1-4 and OAREPORTTRIG 5-8 are ORed to form a new report trigger. Report trigger behavior can be derived by programming these two sets of OA REPORT registers with the same value. Users should be aware that while programming Timer based and Threshold Counter based triggers simultaneously for internal reporting, they should be programmed such way that they are not consecutively triggered. If programmed simultaneously, RTL pulse detection logic will have problem when these triggers occur in consecutive clock cycles.	DevHSW+

DWord	Bit	Description					
0	31	Report Trigger Enable Enable Boolean/threshold report trigger 0. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.					
	30:24 Reserved						
		Format:	MBZ				
	23	Threshold Enable Enable the threshold compare logic within the Boolean/thi block diagram in the Performance Counter Reporting secti	. 33				
	22	Invert D Enable 0 Invert the specified signal at the D stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).					
	21	Invert C Enable 1 Invert the specified signal at the C stage of the Boolean/th	reshold report trigger 1 logic (see				



	block diagram in the Performance Counter Reporting section).
20	Invert C Enable 0
	Invert the specified signal at the C stage of the Boolean/threshold report trigger 1 logic (se
	block diagram in the Performance Counter Reporting section).
19	Invert B Enable 3
	Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (se block diagram in the Performance Counter Reporting section).
18	Invert B Enable 2
	Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (se
	block diagram in the Performance Counter Reporting section).
17	Invert B Enable 1
	Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (se
	block diagram in the Performance Counter Reporting section).
16	Invert B Enable 0
	Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (se
	block diagram in the Performance Counter Reporting section).
15	Invert A Enable 15
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (se
	block diagram in the Performance Counter Reporting section).
14	Invert A Enable 14
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (se
	block diagram in the Performance Counter Reporting section).
13	Invert A Enable 13
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (se
	block diagram in the Performance Counter Reporting section).
12	Invert A Enable 12
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see
	block diagram in the Performance Counter Reporting section).
11	Invert A Enable 11
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (se
	block diagram in the Performance Counter Reporting section).
10	Invert A Enable 10
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (se
	block diagram in the Performance Counter Reporting section).
9	Invert A Enable 9
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (se
	block diagram in the Performance Counter Reporting section).
8	Invert A Enable 8
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (se
	block diagram in the Performance Counter Reporting section).



OARE	PORTTRIG6 - Observation Architecture Report Trigger 6
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
6	Invert A Enable 6 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
5	Invert A Enable 5 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
4	Invert A Enable 4 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
3	Invert A Enable 3 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
2	Invert A Enable 2 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
1	Invert A Enable 1 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
0	Invert A Enable 0 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).



Customizable Event Creation 0-0

		C	EC0-0	 Customizable Event C 	reation	on 0-0			
Register	Space:	N	иміо: 0/2/0)					
Project:		F	HSW						
Source:		P	PRM						
Default \	/alue:	0	000000000						
Access:		R	R/W						
Size (in b	oits):	3	32						
Address:		0	2770h						
Valid Pro	ojects:	[]	DevHSW+]						
This regi	ster is	used to	define custo	om counter event 0, bit definitions in th	nis registe	er refer to the CEC bloo	ck		
diagram	in the	Custom	Event Cour	nters section.					
DWord	Bit			Description					
0	31:21	Reserv	ed						
		Projec	t:		HSW				
		Forma	t:		MBZ		-		
	20:19	Source	ource Select						
		Forma	t:			U2			
			Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).						
		Value		Description Description	on		Project		
		01b	Prev Event	Selects the conditioned/flopped input the input bus to CECO block		last CEC block as	All		
		11b	Reserved						
	18:3	Compa	re Value				<u> </u>		
		Forma	-						
Format: U16 The value in this field is compared the 16-bit conditioned input bus that are fed into a comparator (see block diagram in the Custom Event Counters section). The type of counter is done is controlled by the Compare Function. When the compare function is trusting all for the custom event is asserted. This signal in turn can be counted by the BO production of the counter or fed into other CEC blocks.							then the		
	2:0	Compa	re Functio	n					
		Forma	t:			U3			
		to the v		e function used by the CEC0 comparat on the CEC0 conditioned input bus (se					



CEC0-0 - Customizable Event Creation 0-0 Value Name **Description** 000b Any Are Equal Compare and assert output if any are equal (Can be used as OR function) 001b **Greater Than** Compare and assert output if greater than 010b Equal Compare and assert output if equal to (Can also be used as AND 011b Greater Than or Compare and assert output if greater than or equal Equal 100b Less Than Compare and assert output if less than 101b Not Equal Compare and assert output if not equal 110b Less Than or Equal Compare and assert output if less than or equal 111b Reserved



Customizable Event Creation 1-0

		C	EC1-0	- Customizable Event	Creation	on 1-0	
Register	Space:	N	иміо: 0/2/0)			
Project:		H	HSW				
Source:		P	PRM				
Default \	/alue:	0	000000000				
Access:		R	R/W				
Size (in b	oits):	3	32				
Address:		0)2778h				
Valid Pro	ojects:	[DevHSW+]				
_				om counter event 1, bit definitions inters section.	n this registe	er refer to the CEC blo	ck
DWord	Bit			Description	1		
0	31:21	Reserv	ed				
		Projec	t:		HSW		
		Forma	t:		MBZ		
	20:19	Source	Select				
		Forma	t:			U2	
			the input si Counters sec	gnals to the Boolean event definition::tion).	n logic (see	block diagram in the	Custom
		Value	Name	Descri	ption		Project
		01b	Prev	Selects the conditioned/flopped in	put from the	previous CEC block	All
			Event	as the input bus to this CEC block			
		11b	Reserved				
	18:3	Compa	re Value		ſ		
		Forma	t:		U16		
				eld is compared the 16-bit condition	•		
		•		ock diagram in the Custom Event C		•	
				trolled by the Compare Function. Wom event is asserted. This signal in to			
		_		other CEC blocks.		ounted by the be pen	omanee
	2:0	Compa	re Functio	n			
		Forma	t:			U3	
				e function used by the CEC compar on the CEC conditioned input bus (
			rs section).	(



CEC1-0 - Customizable Event Creation 1-0							
Value	Name	Description					
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)					
001b	Greater Than	Compare and assert output if greater than					
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)					
011b	Greater Than or Equal	Compare and assert output if greater than or equal					
100b	Less Than	Compare and assert output if less than					
101b	Not Equal	Compare and assert output if not equal					
110b	Less Than or Equal	Compare and assert output if less than or equal					
111b	Reserved						



Customizable Event Creation 2-0

		C	EC2-0	- Customizable Event	Creati	on 2-0	
Register	Space:	N	иміо: 0/2/0)			
Project:		H	HSW				
Source: PRM							
Default \	/alue:	C	00000000000x				
Access:		F	R/W				
Size (in b	its):	3	32				
Address:		C)2780h				
Valid Pro	jects:	[DevHSW+]				
_				om counter event 2, bit definitions inters section.	n this regist	er refer to the CEC blo	ck
DWord	Bit			Description	1		
0	31:21	Reserv	ed				
		Projec	t:		HSW		
		Forma	t:		MBZ		
	20:19	Source	Select				
		Forma	t:			U2	
			•	ignals to the Boolean event definition	n logic (see	block diagram in the	Custom
			Counters sec				T1
		Value		Descri			Project
		01b	Prev Event	Selects the conditioned/flopped in as the input bus to this CEC block	put from th	e previous CEC block	All
		11b	Reserved	as the input bus to this CLC block			
	10.2						
	18:3	Compare Value					
		L	ormat: U16 e value in this field is compared the 16-bit conditioned input bus that are fed into				
				lock diagram in the Custom Event C	•		
		•		trolled by the Compare Function. W			
		_		om event is asserted. This signal in t	urn can be o	counted by the B0 perf	ormance
counter or fed into other CEC blocks.							
2:0 Compare Function							
		Forma	t:			U3	
				ne function used by the CEC compar			
			value active ers section).	on the CEC conditioned input bus (see block di	agram in the Custom I	<u>-</u> vent



CEC2-0 - Customizable Event Creation 2-0 Value Name **Description** 000b Any Are Equal Compare and assert output if any are equal (Can be used as OR function) **Greater Than** 001b Compare and assert output if greater than 010b Equal Compare and assert output if equal to (Can also be used as AND 011b Greater Than or Compare and assert output if greater than or equal Equal 100b Less Than Compare and assert output if less than 101b Not Equal Compare and assert output if not equal 110b Less Than or Equal Compare and assert output if less than or equal 111b Reserved



Customizable Event Creation 3-0

		C	EC3-0	- Customizable Event	Creati	on 3-0		
Register	Space:	N	иміо: 0/2/0)				
Project:		H	HSW					
Source: PRM								
Default \	/alue:	C	00000000000x					
Access:		F	R/W					
Size (in b	its):	3	32					
Address:		C)2788h					
Valid Pro	jects:	[DevHSW+]					
_				om counter event 3, bit definitions inters section.	n this regist	er refer to the CEC blo	ck	
DWord	Bit			Description	1			
0	31:21	Reserv	ed					
		Projec	t:		HSW			
		Forma	t:		MBZ			
	20:19	Source	Select					
		Forma	t:			U2		
			•	ignals to the Boolean event definition	n logic (see	block diagram in the	Custom	
			Counters sec				T1	
		Value		Descri			Project	
		01b	Prev Event	Selects the conditioned/flopped in as the input bus to this CEC block	put from th	e previous CEC block	All	
		11b	Reserved	as the input bus to this CLC block				
	10.2							
	18:3	Compare Value Format: U16						
		L		this field is compared the 16-bit conditioned input bus that are fed into the				
				lock diagram in the Custom Event C	•			
		•		trolled by the Compare Function. W				
		_		om event is asserted. This signal in t	urn can be o	counted by the B0 perf	ormance	
counter or fed into other CEC blocks.								
2:0 Compare Function								
		Forma	t:			U3		
				ne function used by the CEC compar				
			value active ers section).	on the CEC conditioned input bus (see block di	agram in the Custom l	<u>-</u> vent	



CEC3-0 - Customizable Event Creation 3-0							
Value	Name	Description					
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)					
001b	Greater Than	Compare and assert output if greater than					
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)					
011b	Greater Than or Equal	Compare and assert output if greater than or equal					
100b	Less Than	Compare and assert output if less than					
101b	Not Equal	Compare and assert output if not equal					
110b	Less Than or Equal	Compare and assert output if less than or equal					
111b	Reserved						



Aggregate_Perf_Counter_A31

OAPERF_A31 - Aggregate_Perf_Counter_A31 Register Space: MMIO: 0/2/0 **HSW** Project: PRM Source: Default Value: 0x00000000 Access: R/W Size (in bits): 32 0278Ch Address: Valid Projects: [DevHSW] This register reflects the count value of the OA Performance counter A31 **DWord** Bit **Description** 0 31:0 Considerations U32 Format: This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



Customizable Event Creation 4-0

		C	EC4-0	- Custo	omizable Event C	reation 4-0		
Register	Space:	N	/MIO: 0/2/0)				
Project:			HSW					
Source:			RM					
Default \	Value:	0	x00000000					
Access:		R	./W					
Size (in l	oits):	3	2					
Address		0	2790h					
			define cust Event Cour			is register refer to the CEC blo	ock	
DWord	Bit				Description			
0	31:21	Reserv	ed		· · ·			
		Projec	t:			HSW		
		Forma	t:			MBZ		
	20:19	Source	Select					
		Format: U2						
		Selects the input signals to the Boolean event definition logic (see block diagram in the Custom						
		Event C	ounters sec	ction).				
		Value	Name		Description		Project	
		01b	Prev Event		ne conditioned/flopped input bus to CEC0 block	from the last CEC block as	All	
		11b	Reserved					
	18:3	Compa	re Value					
		Forma	t:			U16		
		The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.						
	2:0	Compa	re Functio	n				
		Forma	t:			U3		
		to the v				when comparing the compar block diagram in the Custom		
		Value		me	T.	Description		
1		L	L			•		



CEC4-0 - Customizable Event Creation 4-0							
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)				
	001b	Greater Than	Compare and assert output if greater than				
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)				
	011b	Greater Than or Equal	Compare and assert output if greater than or equal				
	100b	Less Than	Compare and assert output if less than				
	101b	Not Equal	Compare and assert output if not equal				
	110b	Less Than or Equal	Compare and assert output if less than or equal				
	111b	Reserved					



Customizable Event Creation 5-0

		C	EC5-0	- Custo	omizable Event Creation 5-0				
Register Space: MMIO: 0/2/0									
Project:			ISW						
Source:		P	PRM						
Default \	/alue:	0	x00000000						
Access:		R	R/W						
Size (in b	oits):	3	2						
Address:		0	2798h						
_			define cust Event Cour		er event 5, bit definitions in this register refer to the CEC bloom.	ck			
DWord	Bit				Description				
0	31:21	Reserv	ed						
		Projec	t:		HSW				
		Forma	t:		MBZ				
	20:19	Source Select							
		Format: U2							
		Selects the input signals to the Boolean event definition logic (see block diagram in the Custom							
			ounters sed	ction).					
		Value	Name		Description	Project			
		01b	Prev Event		ne conditioned/flopped input from the previous CEC block out bus to this CEC block	All			
		11b	Reserved						
	18:3	Compa	re Value						
		Forma	t:		U16				
		The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparithat is done is controlled by the Compare Function. When the compare function is true, the signal for the custom event is asserted. This signal in turn can be counted by the B0 perform counter or fed into other CEC blocks.							
	2:0	Compa	re Functio	n					
		Forma	t:		U3				
		to the v			used by the CEC comparator when comparing the compare C conditioned input bus (see block diagram in the Custom E				
		Value	Na	me	Description				



CEC5-0 - Customizable Event Creation 5-0							
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)				
	001b	Greater Than	Compare and assert output if greater than				
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)				
	011b	Greater Than or Equal	Compare and assert output if greater than or equal				
	100b	Less Than	Compare and assert output if less than				
	101b	Not Equal	Compare and assert output if not equal				
	110b	Less Than or Equal	Compare and assert output if less than or equal				
	111b	Reserved					



Customizable Event Creation 6-0

		C	EC6-0	- Custo	omizable Event C	reation 6-0	
Register	Space:	. N	иміо: 0/2/0)			
Project:	-		HSW				
Source:			RM				
Default \	Value:		x00000000				
Access:			/W				
Size (in l	oits):		2				
Address		0	27A0h				
_			define cust Event Cour			is register refer to the CEC blo	ck
DWord	Bit				Description		
0	31:21	Reserve	ed				
		Project	t:			HSW	
		Forma	t:			MBZ	
	20:19	Source	Select				
		Format: U2					
		Selects	the input s	gnals to th	ne Boolean event definition lo	ogic (see block diagram in the	Custom
		Event C	ounters sec	tion).			
		Value	Name		Description	on	Project
		01b	Prev Event		ne conditioned/flopped input out bus to this CEC block	from the previous CEC block	All
		11b	Reserved				
	18:3	Compa	re Value				<u> </u>
		Forma	t:			U16	
		compar that is o signal f	ator (see b done is con	ock diagra trolled by tom event is	am in the Custom Event Cour the Compare Function. Wher s asserted. This signal in turn	input bus that are fed into the iters section). The type of com the compare function is true, can be counted by the B0 per	parison then the
	2:0	Compare Function					
		Forma	t:			U3	
						r when comparing the compar	
				on the CE	C conditioned input bus (see	block diagram in the Custom	Event
		Value	rs section). Na	me			
		value	iva	iie		Jesci ihrion	



CEC6-0 - Customizable Event Creation 6-0							
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)				
	001b	Greater Than	Compare and assert output if greater than				
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)				
	011b	Greater Than or Equal	Compare and assert output if greater than or equal				
	100b	Less Than	Compare and assert output if less than				
	101b	Not Equal	Compare and assert output if not equal				
	110b	Less Than or Equal	Compare and assert output if less than or equal				
	111b	Reserved					



Customizable Event Creation 7-0

		C	EC7-0	- Custo	omizable Event Creation 7-0		
Register Space:			иміо: 0/2/0)			
Project:		H	HSW				
Source:		В	Spec				
Default \	/alue:	0	x00000000				
Access:		R	./W				
Size (in b	oits):	3	2				
Address:		0	27A8h				
_			define custo Event Cour		er event 7, bit definitions in this register refer to the CEC bloon.	ck	
DWord	Bit				Description		
0	31:21	Reserv	ed				
		Project	t:		HSW		
		Forma	t:		MBZ		
	20:19	Source	Select				
		Forma	t:		U2		
		Selects	the input si	gnals to th	ne Boolean event definition logic (see block diagram in the	Custom	
		Event C	ounters sec	tion).			
		Value	Name		Description	Project	
		01b	Prev Event		ne conditioned/flopped input from the previous CEC block out bus to this CEC block	All	
		11b	Reserved				
	18:3	Compa	re Value				
		Forma	t:		U16		
		compar that is o signal f	rator (see bl	ock diagra trolled by tom event is	pared the 16-bit conditioned input bus that are fed into the am in the Custom Event Counters section). The type of compare Function. When the compare function is true, is asserted. This signal in turn can be counted by the BO perfoliology.	parison then the	
	2:0	Compare Function					
		Format: U3					
		to the v			used by the CEC comparator when comparing the compar C conditioned input bus (see block diagram in the Custom		
		Value	Nai	me	Description	_	



CEC7-0 - Customizable Event Creation 7-0							
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)					
001b	Greater Than	Compare and assert output if greater than					
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)					
011b	Greater Than or Equal	Compare and assert output if greater than or equal					
100b	Less Than	Compare and assert output if less than					
101b	Not Equal	Compare and assert output if not equal					
110b	Less Than or Equal	Compare and assert output if less than or equal					
111b	Reserved						



OAPERF_A0 - Aggregate Perf Counter A0 Register Space: MMIO: 0/2/0 **HSW** Project: PRM Source: Default Value: 0x00000000 Access: R/W Size (in bits): 32 Address: 02800h This register reflects the count value of the OA Performance counter A0. DefaultValue="00000000h" **DWord** Bit **Description** 0 31:0 Considerations This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



		OAPERF_A1 - Aggregate Perf Counter A1
Register Space:		e: MMIO: 0/2/0
Project:		HSW
Source:		PRM
Default \	/alue:	0x00000000
Access:		R/W
Size (in b	oits):	32
Address:		02804h
Valid Pro	jects:	[DevHSW]
This regi	ster r	eflects the count value of the OA Performance counter A1. DefaultValue="00000000h"
DWord	Bit	Description
0	31:0	Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



		OAPERF_A2 - Aggregate Perf Counter A2
Register Space:		e: MMIO: 0/2/0
Project:		HSW
Source:		PRM
Default \	/alue:	0x00000000
Access:		R/W
Size (in b	oits):	32
Address:		02808h
Valid Projects:		[DevHSW]
This regi	ster r	eflects the count value of the OA Performance counter A2. DefaultValue="00000000h"
DWord	Bit	Description
0	31:0	Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



า"
Note that there I through
Note



		OAPERF_A5 - Aggregate Perf Counter A5
Register Space:		e: MMIO: 0/2/0
Project:		HSW
Source:		PRM
Default \	/alue:	0x00000000
Access:		R/W
Size (in l	oits):	32
Address:		02814h
Valid Projects:		[DevHSW]
This regi	ster r	eflects the count value of the OA Performance counter A5. DefaultValue="00000000h"
DWord	Bit	Description
0	31:0	Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



		OAPERF_A7 - Aggregate Perf Counter A7
Register Space:		e: MMIO: 0/2/0
Project:		HSW
Source:		PRM
Default \	/alue:	0x00000000
Access:		R/W
Size (in b	oits):	32
Address		0281Ch
Valid Pro	ojects	[DevHSW]
This regi	ster r	eflects the count value of the OA Performance counter A7. DefaultValue="00000000h"
DWord	Bit	Description
0	31:0	Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



		OAPERF_A8 - Aggregate Perf Counter A8	
Register Space:		e: MMIO: 0/2/0	
Project:		HSW	
Source:		PRM	
Default \	/alue:	0x0000000	
Access:		R/W	
Size (in b	oits):	32	
Address:		02820h	
Valid Projects:		[DevHSW]	
This regi	ster r	eflects the count value of the OA Performance counter A8. DefaultValue="00000000h"	
DWord	Bit	Description	
0	31:0	Considerations	
	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.		



OAPERF_A9 - Aggregate Perf Counter A9 Register Space: MMIO: 0/2/0 **HSW** Project: PRM Source: Default Value: 0x00000000 R/W Access: Size (in bits): 32 02824h Address: Valid Projects: [DevHSW] This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h" **DWord** Bit **Description** 0 31:0 Considerations This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



	OAPERF_A10 - Aggregate Perf Counter A10				
Register Space:		e: MMIO: 0/2/0			
Project:		HSW			
Source:		PRM			
Default \	/alue:	0x00000000			
Access:		R/W			
Size (in b	oits):	32			
Address:		02828h			
Valid Projects:		[DevHSW]			
This regi	ster r	eflects the count value of the OA Performance counter A10. DefaultValue="00000000h"			
DWord	Bit	Description			
0	31:0	Considerations			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through			
		MMIO, so the value returned from this register may be different on back-to-back reads.			



		OAPERF_A11 - Aggregate Perf Counter A11
Register Space:		e: MMIO: 0/2/0
Project:		HSW
Source:		PRM
Default \	/alue:	0x00000000
Access:		R/W
Size (in b	oits):	32
Address:		0282Ch
Valid Projects:		[DevHSW]
This regi	ster r	eflects the count value of the OA Performance counter A11. DefaultValue="00000000h"
DWord	Bit	Description
0	31:0	Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



Register Space: MMIO: 0/2/0
Project: HSW
Source: PRM
Default Value: 0x00000000
Access: R/W
Size (in bits): 32

Address: 02830h Valid Projects: [DevHSW]

This register reflects the count value of the OA Performance counter A12. DefaultValue="00000000h"

DWord	Bit	Description
0	31:0	Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there
		is no "latch and hold" mechanism for performance counters when they are accessed through
		MMIO, so the value returned from this register may be different on back-to-back reads.



	OAPERF_A13 - Aggregate Perf Counter A13				
Register Space:		e: MMIO: 0/2/0			
Project:		HSW			
Source:		PRM			
Default \	/alue:	0x00000000			
Access:		R/W			
Size (in b	oits):	32			
Address:		02834h			
Valid Projects:		[DevHSW]			
This regi	This register reflects the count value of the OA Performance counter A13. DefaultValue="00000000h"				
DWord	Bit	Description			
0	31:0	Considerations			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there			
		is no "latch and hold" mechanism for performance counters when they are accessed through			
		MMIO, so the value returned from this register may be different on back-to-back reads.			



OAPERF_A14 - Aggregate Perf Counter A14

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02838h Valid Projects: [DevHSW]

This register reflects the count value of the OA Performance counter A14. DefaultValue="00000000h"

DWord	Bit	Description
0	31:0	Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there
		is no "latch and hold" mechanism for performance counters when they are accessed through
		MMIO, so the value returned from this register may be different on back-to-back reads.



	OAPERF_A15 - Aggregate Perf Counter A15				
Register Space:		e: MMIO: 0/2/0			
Project:		HSW			
Source:		PRM			
Default Va	alue:	0x0000000			
Access:		R/W			
Size (in bi	ts):	32			
Address:		0283Ch			
Valid Projects:		[DevHSW]			
This register reflects the count value of the OA Performance counter A15. DefaultValue="00000000h"					
DWord	Bit	Description			
0 3	31:0	Considerations			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through			
		MMIO, so the value returned from this register may be different on back-to-back reads.			



	OAPERF_A16 - Aggregate Perf Counter A16				
Register Space:		e: MMIO: 0/2/0			
Project:		HSW			
Source:		PRM			
Default \	/alue:	0x00000000			
Access:		R/W			
Size (in b	oits):	32			
Address:		02840h			
Valid Projects:		[DevHSW]			
This regi	ster r	eflects the count value of the OA Performance counter A16. DefaultValue="00000000h"			
DWord	Bit	Description			
0	31:0	Considerations			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there			
		is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.			



	OAPERF_A17 - Aggregate Perf Counter A17				
Register	Space	e: MMIO: 0/2/0			
Project:		HSW			
Source:		PRM			
Default \	/alue:	0x00000000			
Access:		R/W			
Size (in b	oits):	32			
Address:		02844h			
Valid Projects:		[DevHSW]			
This regi	This register reflects the count value of the OA Performance counter A17. DefaultValue="00000000h"				
DWord	Bit	Description			
0	0 31:0 Considerations				
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.			



	OAPERF_A18 - Aggregate Perf Counter A18				
Register Space:		e: MMIO: 0/2/0			
Project:		HSW			
Source:		PRM			
Default \	/alue:	0x0000000			
Access:		R/W			
Size (in b	oits):	32			
Address:		02848h			
Valid Projects:		[DevHSW]			
This regi	ster r	eflects the count value of the OA Performance counter A9. DefaultValue="00000000h"			
DWord	d Bit Description				
0	31:0	Considerations			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through			

MMIO, so the value returned from this register may be different on back-to-back reads.



	OAPERF_A21 - Aggregate Perf Counter A21				
Register Space:		e: MMIO: 0/2/0			
Project:		HSW			
Source:		PRM			
Default \	/alue:	0x00000000			
Access:		R/W			
Size (in b	its):	32			
Address:		02854h			
Valid Projects:		[DevHSW]			
This regi	ster r	eflects the count value of the OA Performance counter A21. DefaultValue="00000000h"			
DWord	Bit	Description			
0	31:0	Considerations			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there			
		is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.			



		OAPERF_A22 - Aggregate Perf Counter A22
Register	Spac	e: MMIO: 0/2/0
Project:		HSW
Source:		PRM
Default \	Value	0x00000000
Access:		R/W
Size (in l	oits):	32
Address:		02858h
Valid Projects:		[DevHSW]
This register reflects the count value of the OA Performance counter A22. DefaultValue="00000000h"		eflects the count value of the OA Performance counter A22. DefaultValue="00000000h"
DWord	Bit	Description
0	31:0	Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there
		is no "latch and hold" mechanism for performance counters when they are accessed through
		MMIO, so the value returned from this register may be different on back-to-back reads.



	OAPERF_A23 - Aggregate Perf Counter A23				
Register Space:		e: MMIO: 0/2/0			
Project:		HSW			
Source:		PRM			
Default \	Value:	0x00000000			
Access:		R/W			
Size (in l	oits):	32			
Address:		0285Ch			
Valid Projects:		[DevHSW]			
This regi	ister r	eflects the count value of the OA Performance counter A23. DefaultValue="00000000h"			
DWord	Bit	Description			
0	31:0	Considerations			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through			
		MMIO, so the value returned from this register may be different on back-to-back reads.			



	OAPERF_A24 - Aggregate Perf Counter A24			
Register Space:		e: MMIO: 0/2/0		
Project:		HSW		
Source:		PRM		
Default \	/alue:	0x0000000		
Access:		R/W		
Size (in b	oits):	32		
Address:		02860h		
Valid Pro	jects:	[DevHSW]		
This regi	This register reflects the count value of the OA Performance counter A24. DefaultValue="00000000h"			
DWord	Bit	Description		
0	31:0	Considerations		
	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that t			
	is no "latch and hold" mechanism for performance counters when they are accessed through			
	MMIO, so the value returned from this register may be different on back-to-back reads.			



OAPERF_A25 - Aggregate Perf Counter A25		
Space	e: MMIO: 0/2/0	
	HSW	
	PRM	
'alue:	0x00000000	
	R/W	
its):	32	
	02864h	
jects:	[DevHSW]	
ster r	eflects the count value of the OA Performance counter A25. DefaultValue="00000000h"	
Bit	Description	
31:0	onsiderations	
	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there	
is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.		
	Bit	



	OAPERF_A26 - Aggregate Perf Counter A26			
Register	Space	e: MMIO: 0/2/0		
Project:		HSW		
Source:		PRM		
Default \	/alue:	0x0000000		
Access:		R/W		
Size (in bits):		32		
Address:		02868h		
Valid Projects:		[DevHSW]		
This regi	ster r	eflects the count value of the OA Performance counter A26. DefaultValue="00000000h"		
DWord	Bit	Description		
0	31:0	Considerations		
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through		

MMIO, so the value returned from this register may be different on back-to-back reads.



OAPERF_A27 - Aggregate Perf Counter A27		
Considerations		
that there		
ough		



	OAPERF_A28 - Aggregate Perf Counter A28		
Register Space:		e: MMIO: 0/2/0	
Project:		HSW	
Source:		PRM	
Default \	/alue:	0x00000000	
Access:		R/W	
Size (in bits):		32	
Address:		02870h	
Valid Pro	jects	[DevHSW]	
This regi	ster r	eflects the count value of the OA Performance counter A28. DefaultValue="00000000h"	
DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through	
	MMIO, so the value returned from this register may be different on back-to-back reads.		



	OAPERF_A29 - Aggregate Perf Counter A29			
Register Space:		e: MMIO: 0/2/0		
Project:		HSW		
Source:		PRM		
Default \	/alue:	0x00000000		
Access:		R/W		
Size (in b	oits):	32		
Address:		02874h		
Valid Pro	jects:	[DevHSW]		
This regi	This register reflects the count value of the OA Performance counter A29. DefaultValue="00000000h"			
DWord	Bit	Description		
0	31:0	Considerations		
	This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that t			
	is no "latch and hold" mechanism for performance counters when they are accessed through			
		MMIO, so the value returned from this register may be different on back-to-back reads.		



	OAPERF_A30 - Aggregate Perf Counter A30		
Register Space:		e: MMIO: 0/2/0	
Project:		HSW	
Source:		PRM	
Default \	Value:	0x00000000	
Access:		R/W	
Size (in bits):		32	
Address:		02878h	
Valid Pro	ojects	[DevHSW]	
This regi	ister r	eflects the count value of the OA Performance counter A30. DefaultValue="00000000h"	
DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through	
	MMIO, so the value returned from this register may be different on back-to-back reads.		



		OAPERF_A32 - Aggregate_Perf_Counter_A32		
Register Space: MN		e: MMIO: 0/2/0		
Project:		HSW		
Source:		PRM		
Default \	/alue:	0x0000000		
Access:		R/W		
Size (in bits): 32		32		
Address:		02880h		
Valid Projects: [DevHSW]				
This register reflects the count value of the OA Performance counter A32				
DWord	Bit	Description		
0	31:0	Considerations		
		Format: U32		
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there		
		is no "latch and hold" mechanism for performance counters when they are accessed through		
		MMIO, so the value returned from this register may be different on back-to-back reads.		



OAPERF_A33 - Aggregate_Perf_Counter_A33 Register Space: MMIO: 0/2/0 Project: **HSW** Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32 02884h Address: Valid Projects: [DevHSW] This register reflects the count value of the OA Performance counter A33 **DWord** Bit **Description** 0 31:0 Considerations U32 Format: This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through

MMIO, so the value returned from this register may be different on back-to-back reads.



		OAPERF_A34 - Aggregate_Perf_Counter_A34		
Register	Space	e: MMIO: 0/2/0		
Project:		HSW		
Source:		PRM		
Default \	/alue:	0x0000000		
Access:		R/W		
Size (in bits): 32		32		
Address:		02888h		
Valid Pro	Valid Projects: [DevHSW]			
This reg	This register reflects the count value of the OA Performance counter A34			
DWord	Bit	Description		
0	31:0	Considerations		
	Format: U32			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there		
		is no "latch and hold" mechanism for performance counters when they are accessed through		
		MMIO, so the value returned from this register may be different on back-to-back reads.		



Format:

OAPERF_A35 - Aggregate_Perf_Counter_A35 Register Space: MMIO: 0/2/0 Project: **HSW** Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32 0288Ch Address: Valid Projects: [DevHSW] This register reflects the count value of the OA Performance counter A35 **DWord** Bit **Description** 0 31:0 Considerations

This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

U32



		OAPERF_A36 - Aggregate_Perf_Counter_A36		
Register Space:		e: MMIO: 0/2/0		
Project:		HSW		
Source:		PRM		
Default \	/alue:	0x0000000		
Access:		R/W		
Size (in b	oits):	32		
Address:		02890h		
Valid Pro	jects:	[DevHSW]		
This reg	ister r	eflects the count value of the OA Performance counter A36		
DWord	Bit	Description		
0	31:0	Considerations		
		Format: U32		
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there		
		is no "latch and hold" mechanism for performance counters when they are accessed through		
		MMIO, so the value returned from this register may be different on back-to-back reads.		



OAPERF_A38 - Aggregate_Perf_Counter_A38				
Register Space:		ce: MMIO: 0/2/0		
Project:		HSW	HSW	
Source:		PRM	PRM	
Default \	√alue:	e: 0x00000000	00000	
Access: R/W				
Size (in bits):		32		
Address:		02898h		
Valid Projects:		s: [DevHSW]		
This reg	ister ı	reflects the count value of the OA Performance counter A38		
DWord	Bit	Description		
0	31:0 Considerations			
	Format: U32			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.		



OAPERF_A40 - Aggregate_Perf_Counter_A40 Register Space: MMIO: 0/2/0 **HSW** Project: PRM Source: Default Value: 0x00000000 Access: R/W Size (in bits): 32 028A0h Address: Valid Projects: [DevHSW] This register reflects the count value of the OA Performance counter A40 **DWord** Bit **Description** 0 31:0 Considerations U32 Format: This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



Register Space: MMIO: 0/2/0
Project: HSW
Source: PRM
Default Value: 0x00000000
Access: R/W
Size (in bits): 32
Address: 028A8h

Address: 028A8h Valid Projects: [DevHSW]

This register reflects the count value of the OA Performance counter A42

DWord	Bit	Description	
0	31:0	Considerations	
		Format: U32	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.	



OAPERF_A43 - Aggregate_Perf_Counter_A43 Register Space: MMIO: 0/2/0 Project: **HSW** PRM Source: Default Value: 0x00000000 Access: R/W Size (in bits): 32 028ACh Address: Valid Projects: [DevHSW] This register reflects the count value of the OA Performance counter A43 **DWord** Bit **Description** 0 31:0 Considerations U32 Format: This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.



OAPERF_A44 - Aggregate_Perf_Counter_A44					
Register Space:		ace: MMIO: 0/2/0			
Project:		HSW	HSW		
Source:		PRM	PRM		
Default Value:		ie: 0x00000000	0x00000000		
Access:		R/W	R/W		
Size (in bits):		: 32	32		
Address:		028B0h	028B0h		
Valid Projects:		ts: [DevHSW]			
This register reflects the count value of the OA Performance counter A44					
DWord	Bit	Description			
0	31:0	0 Considerations			
		Format: U32			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there			
		is no "latch and hold" mechanism for performance counters when they are accessed through			
		MMIO, so the value returned from this register may be different on back-to-back reads.			



OAPERF_B0 - Boolean_Counter_B0

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028B4h Valid Projects: [DevHSW]

This register enables the current live value of performance counter B0 to be read. Since what conditions cause B0 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description		
0	31:0	Considerations		
		Format:	U32	
		is no "latch and hold" mechanism for performance counters w	eturns bits 31:0 of the live performance counter value when read. Note that there hold" mechanism for performance counters when they are accessed through ue returned from this register may be different on back-to-back reads.	



OAPERF_B1 - Boolean_Counter_B1

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028B8h Valid Projects: [DevHSW]

This register enables the current live value of performance counter B1 to be read. Since what conditions cause B1 to increment are defined by the programming of CEC1-0/CEC1-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description		
0	31:0	Considerations		
		Format:	U32	
		is no "latch and hold" mechanism for performance counters w	I returns bits 31:0 of the live performance counter value when read. Note that there I hold" mechanism for performance counters when they are accessed through value returned from this register may be different on back-to-back reads.	



OAPERF_B2 - Boolean_Counter_B2

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028BCh Valid Projects: [DevHSW]

This register enables the current live value of performance counter B2 to be read. Since what conditions cause B2 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description		
0	31:0	Considerations		
		Format:	U32	
		is no "latch and hold" mechanism for performance counters w	d returns bits 31:0 of the live performance counter value when read. Note that there d hold" mechanism for performance counters when they are accessed through value returned from this register may be different on back-to-back reads.	



OAPERF_B3 - Boolean_Counter_B3

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028C0h Valid Projects: [DevHSW]

This register enables the current live value of performance counter B3 to be read. Since what conditions cause B3 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description		
0	31:0	Considerations		
		Format:	U32	
		is no "latch and hold" mechanism for performance counters w	returns bits 31:0 of the live performance counter value when read. Note that there hold" mechanism for performance counters when they are accessed through lue returned from this register may be different on back-to-back reads.	



OAPERF_B4 - Boolean_Counter_B4

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028C4h Valid Projects: [DevHSW]

This register enables the current live value of performance counter B4 to be read. Since what conditions cause B4 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description		
0	31:0	Considerations		
		Format:	U32	
		is no "latch and hold" mechanism for performance counters w	I returns bits 31:0 of the live performance counter value when read. Note that there I hold" mechanism for performance counters when they are accessed through value returned from this register may be different on back-to-back reads.	



OAPERF_B5 - Boolean_Counter_B5

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028C8h Valid Projects: [DevHSW]

This register enables the current live value of performance counter B5 to be read. Since what conditions cause B5 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description		
0	31:0	Considerations		
		Format:	U32	
		is no "latch and hold" mechanism for performance counters w	eturns bits 31:0 of the live performance counter value when read. Note that there hold" mechanism for performance counters when they are accessed through ue returned from this register may be different on back-to-back reads.	



Boolean_Counter_B6

OAPERF_B6 - Boolean_Counter_B6

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028CCh Valid Projects: [DevHSW]

This register enables the current live value of performance counter B6 to be read. Since what conditions cause B6 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description				
0	31:0	Considerations				
		Format:	U32			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note is no "latch and hold" mechanism for performance counters when they are accessed the MMIO, so the value returned from this register may be different on back-to-back reads.				



Boolean_Counter_B7

OAPERF_B7 - Boolean_Counter_B7

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028D0h Valid Projects: [DevHSW]

This register enables the current live value of performance counter B7 to be read. Since what conditions cause B7 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description				
0	31:0	Considerations				
		Format:	U32			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note is no "latch and hold" mechanism for performance counters when they are accessed throm MMIO, so the value returned from this register may be different on back-to-back reads.				



Depth/Early Depth TLB Partitioning Register

ZSHR - Depth/Early Depth TLB Partitioning Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000020

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 04050h

This register is used to determine the number of TLB entries from the total of 64 available to be used by the Depth partition of the TLB. The rest of the entries are used for the Early Depth/Stencil TLB.

DWord	Bit	Description			
0	31:6	Reserved			
		Format:	MBZ		
	5:0	Number of TLB Entries Out of 64 used for Depth 1	LB		
		Default Value:		32	
		The rest are be used for Early Depth/Stencil TLB. Defa	ult value is 32.		



Color/Depth Write FIFO Watermarks

		CZWMRK -	Color/Depth Write FIFO	O Watermarks		
Register	Space:	MMIO: 0/2/0)			
Project: HSW						
Source:		RenderCS				
Default \	Value:	0x00000000				
Access:		R/W				
Size (in l	oits):	32				
Trusted	Туре:	1				
Address	•	04060h				
This regi	ister is	directly mapped to	the current Virtual Addresses in the MT	TLB (Texture and constant cache TLB).		
DWord	Bit		Description			
0	31:24	Reserved				
		Format:		MBZ		
	23:18		ze m size of the requests burst, from the la igh Watermark again.	st High Watermark trip, before		
	17:16	Reserved				
		Format:		MBZ		
	15:12	Color Wr FIFO High Watermark This is the number of accumulated Color writes that will trigger a Burst of Z Writes.				
11:6 Z Wr Burst Size This is the maximum size of the requests burst, from the last High Watermark trip, be reevaluating the High Watermark again.				st High Watermark trip, before		
	5:4	Reserved				
		Format:		MBZ		
	3:0	Z Wr FIFO High W This is the number	/atermark of accumulated Depth writes that will to	rigger a Burst of Z Writes.		



Main Graphic ECO Chicken Register

		ECOCHK - Ma	in Grap	hic ECO Chicken R	legister en legister		
Register	Space:	MMIO: 0/2/0					
Project:		HSW					
Default \	/alue:	0x00000000					
Size (in l	oits):	32					
Address		04090h-04093h					
DWord	Bit	Description					
0	31:15	Bits Reserved for Future	e ECOs				
		Default Value: 000000000000000000000000000000000000					
		Access:	R/W				
	14	Global Page Fault Enabl	le				
		Default Value:			0b		
		Access:			R/W		
		Enables the fault & behavior for page faulted accesses.					
13	13:11	Reserved					
		Default Value:			0b		
		Access:			R/W		
	10	Enable same PAT hold					
		Default Value:			0b		
		Access:			R/W		
		Enable same PAT hold on B2B requests, according to setting on bit 9					
	9	Disable Same Pat hold					
		Default Value:			0b		
		Access:			R/W		
		Disable new Same Pat hold for non present cycles condition. If 1, generate hold on any b2b same PAT request to midarb; If 0, generate hold on any b2b same PAT, only if thread being served in TLBPEND is to this same PAT.					
	8	Disable TLBs					
		Default Value:			0b		
		Access:			R/W		
		TLBPEND collision check	fix				



	Bypass Fence						
	Default Value:	0b					
	Access:	R/W					
	Completely bypass the requirement to flush GAFM and GAPC disable event	on any fence/allow graph					
6	Arbitration priority order between SOL and VF						
	Default Value:	0b					
	Access:	R/W					
	(gam_gafm_csr_sol_vf_pri)0 : Default setting; SOL < VF (i.e., VF						
	1: SOL > VF (i.e., SOL has higher priority, vs. VF)						
	Note: The CSunit has highest priority over VF and SOL in the GAFM, and only the relative priority of VF vs SOL is programmable.						
5	Register Fence Ack Chicken						
	Default Value:	0b					
	Access:	R/W					
	In case of a GFX fence. Wait for fence to be out of GAM to ser only for GAPC flush.	id dek back to es. Otherw					
	PPGTT Cacheability Override						
4:3	Train cacheability Override						
4:3	Default Value:	00b					
4:3		00b R/W					
4:3	Default Value:						
4:3	Default Value: Access:						
4:3	Default Value: Access: 00 No override						
4:3	Default Value: Access: 00 No override. 01 UC (LLC/eLLC) – allocation age is don't care 0000						
2:1	Default Value: Access: 00 No override. 01 UC (LLC/eLLC) – allocation age is don't care 0000 10 WT in LLC/eLLC – Aged "3" 11 WB in LLC/eLLC – Aged "3" Reserved	R/W					
	Default Value: Access: 00 No override. 01 UC (LLC/eLLC) – allocation age is don't care 0000 10 WT in LLC/eLLC – Aged "3" 11 WB in LLC/eLLC – Aged "3" 1000	R/W					
	Default Value: Access: 00 No override. 01 UC (LLC/eLLC) – allocation age is don't care 0000 10 WT in LLC/eLLC – Aged "3" 11 WB in LLC/eLLC – Aged "3" Reserved	R/W					



ECOCHK - Main Graphic ECO Chicken Register Access: R/W Force done signals to 1 when allow GFX is 0, and FSM is in done state. This will bypass the requirement to flush GAFM and GAPC on a cascaded special fence.



Private PAT

		PRIV_PAT	- Private PAT	
Register Space:		e: MMIO: 0/2/0		
Project:		HSW		
Source:		PRM		
Default \	/alue:	0x0000000		
Size (in b	oits):	32		
Address:		040E8h		
DWord	Bit		Description	
0	31:0	Private PAT		
		Default Value:	0000000h	
		Access:	R/W	
	Bit[31:16]: Reserved. Bit[15:8]: PPGTT Private PAT. (See bit[7:0] for definition.) Bit[7:6]: Reserved. Bit[5:4]: (See below.) 00b: Age is 0. 01b: Age is 1. 10b: Age is 2. 11b: Age is 3. Bit[3:2]: (See below.) 00b: Override to eLLC Only. (This setting overrides the memory_object_control_state via s state to be eLLC target only.) 01b: eLLC only. 10b: LLC only. 11b: eLLC/LLC. Bit[1:0]: (see below): 00b: Uncached with fence. 01b: Write Combining (traditional UC). 10b: Write Through. 11b: Write Back.			



Priority Field in Programmable Arbitration for Miss

MIDARB_PRIO_MISS_REGISTER - Priority Field in Programmable Arbitration for Miss Register Space: MMIO: 0/2/0 Project: **HSW** Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1 04204h Address:



MIDARB_PRIO_NP_REGISTER - Priority Field in Programmable Arbitration for Hit-NP

Register Space: MMIO: 0/2/0

Project: HSW Source: RenderCS

Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 043A4h Valid Projects: HSW

Address: 04208h

Valid Proje	ects:	HSW							
DWord	Bit			Des	scription				
0	31:20	Reserved	Reserved						
	19:15	Encoded Programmable Priority for MIDARB_GOTOFIELD_MISS3 Register							
		Encoding	Priority 1	Priority 2	Priority 3	Priority 4			
		00000	CS/VF/ISC	MT_CTC	RCC	RCZ_HiZ_Stnc			
		00001	CS/VF/ISC	RCC	MT_CTC	RCZ_HiZ_Stnc			
		00010	RCC	CS/VF/ISC	MT_CTC	RCZ_HiZ_Stnc			
		00011	RCC	MT_CTC	CS/VF/ISC	RCZ_HiZ_Stnc			
		00100	MT_CTC	CS/VF/ISC	RCC	RCZ_HiZ_Stnc			
		00101	MT_CTC	RCC	CS/VF/ISC	RCZ_HiZ_Stnc			
		01000	CS/VF/ISC	MT_CTC	RCZ_HiZ_Stnc	RCC			
		01001	CS/VF/ISC	RCC	RCZ_HiZ_Stnc	MT_CTC			
		01010	RCC	CS/VF/ISC	RCZ_HiZ_Stnc	MT_CTC			
		01011	RCC	MT_CTC	RCZ_HiZ_Stnc	CS/VF/ISC			
		01100	MT_CTC	CS/VF/ISC	RCZ_HiZ_Stnc	RCC			
		01101	MT_CTC	RCC	RCZ_HiZ_Stnc	CS/VF/ISC			
		10000	CS/VF/ISC	RCZ_HiZ_Stnc	MT_CTC	RCC			
		10001	CS/VF/ISC	RCZ_HiZ_Stnc	RCC	MT_CTC			
		10010	RCC	RCZ_HiZ_Stnc	CS/VF/ISC	MT_CTC			

RCZ_HiZ_Stnc MT_CTC

CS/VF/ISC

10011

RCC



MIDARB_PRIO_NP_REGISTER - Priority Field in Programmable Arbitration for Hit-NP

Arbitration for Hit-NP								
	10100	MT_CTC	RCZ_HiZ_Stnc	CS/VF/ISC	RCC			
	10101	MT_CTC	RCZ_HiZ_Stnc	RCC	CS/VF/ISC			
	11000	RCZ_HiZ_Stnc	CS/VF/ISC	MT_CTC	RCC			
	11001	RCZ_HiZ_Stnc	CS/VF/ISC	RCC	MT_CTC			
	11010	RCZ_HiZ_Stnc	RCC	CS/VF/ISC	MT_CTC			
	11011	RCZ_HiZ_Stnc	RCC	MT_CTC	CS/VF/ISC			
	11100	RCZ_HiZ_Stnc	MT_CTC	CS/VF/ISC	RCC			
	11101	RCZ_HiZ_Stnc	MT_CTC	RCC	CS/VF/ISC			
	Other values	Reserved						
14:10	Encoded Programmable Priority for MIDARB_GOTOFIELD_NP2 Register							
9:5	Encoded Prog	grammable Pri	ority for MIDA	ARB_GOTOFIE	LD_NP1 Registe	er		
4:0	Encoded Pro	grammable Pri	ority for MIDA	ARB GOTOFIE	LD NP0 Registe	er		



MIDA	ARB_I	PRIO_H	_		- Priori	ty Field in Hit	n
Register Sp	ace:	MMIO: 0/2	2/0				
Project:		HSW					
Source:		RenderCS					
Default Valu	ue:	0x0000000	00				
Access:		R/W					
Size (in bits):	32					
Trusted Typ	e:	1					
Address:		043A0h					
DWord	Bit				Descr	iption	
0	31:12	Reserved					
	11:9	Encoded P	rogramma	ble Priority	for MIDAR	B_GOTOFIELD)_H]
		Encoding	Priority 1	Priority 2	Priority 3		
		000	CS/VF/ISC	MT/CTC	RCC		
		001	CS/VF/ISC	RCC	MT/CTC		
		010	RCC	CS/VF/ISC	MT/CTC		
		011	RCC	MT/CTC	CS/VF/ISC		
		100	MT/CTC	CS/VF/ISC	RCC		
		101	MT/CTC	RCC	CS/VF/ISC		
		110	Reserved	Reserved	Reserved		
		111	Reserved	Reserved	Reserved		
	8:6	Encoded P	rogramma	ble Priority	for MIDAR	B_GOTOFIELD)_HIT

Encoded Programmable Priority for MIDARB_GOTOFIELD_HIT1 Register

Encoded Programmable Priority for MIDARB_GOTOFIELD_HITO Register

5:3

2:0



MIDARB_PRIO_NP_REGISTER - Priority Field in Programmable Arbitration for Hit-NP Register Space: MMIO: 0/2/0 Project: **HSW** Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1 Address: 043A4h Valid Projects: **HSW** Address: 04208h Valid Projects: **HSW DWord** Bit **Description** 0 31:20 Reserved 19:15 **Encoded Programmable Priority for MIDARB_GOTOFIELD_MISS3 Register Priority 2 Priority 3 Encoding Priority 1 Priority 4** 00000 CS/VF/ISC MT_CTC **RCC** RCZ_HiZ_Stnc 00001 CS/VF/ISC RCC MT CTC RCZ_HiZ_Stnc **RCC** CS/VF/ISC RCZ_HiZ_Stnc 00010 MT_CTC 00011 **RCC** MT_CTC CS/VF/ISC RCZ_HiZ_Stnc 00100 CS/VF/ISC RCC MT_CTC RCZ_HiZ_Stnc 00101 CS/VF/ISC RCZ HiZ Stnc MT CTC RCC 01000 CS/VF/ISC MT_CTC RCZ_HiZ_Stnc RCC 01001 CS/VF/ISC RCC RCZ_HiZ_Stnc MT_CTC 01010 **RCC** CS/VF/ISC RCZ HiZ Stnc MT CTC 01011 **RCC** MT CTC RCZ_HiZ_Stnc | CS/VF/ISC CS/VF/ISC 01100 MT_CTC RCZ_HiZ_Stnc | RCC 01101 MT_CTC RCC RCZ_HiZ_Stnc | CS/VF/ISC RCZ HiZ Stnc MT CTC 10000 CS/VF/ISC RCC 10001 CS/VF/ISC RCZ_HiZ_Stnc RCC MT_CTC 10010 RCC RCZ_HiZ_Stnc | CS/VF/ISC MT_CTC 10011 **RCC** RCZ HiZ Stnc MT CTC CS/VF/ISC



MIDARB_PRIO_NP_REGISTER - Priority Field in Programmable Arbitration for Hit-NP

	Arbitration for Hit-NP							
		10100	MT_CTC	RCZ_HiZ_Stnc	CS/VF/ISC	RCC		
		10101	MT_CTC	RCZ_HiZ_Stnc	RCC	CS/VF/ISC		
		11000	RCZ_HiZ_Stnc	CS/VF/ISC	MT_CTC	RCC		
		11001	RCZ_HiZ_Stnc	CS/VF/ISC	RCC	MT_CTC		
		11010	RCZ_HiZ_Stnc	RCC	CS/VF/ISC	MT_CTC		
		11011	RCZ_HiZ_Stnc	RCC	MT_CTC	CS/VF/ISC		
		11100	RCZ_HiZ_Stnc	MT_CTC	CS/VF/ISC	RCC		
		11101	RCZ_HiZ_Stnc	MT_CTC	RCC	CS/VF/ISC		
		Other values	Reserved					
-	14:10	4:10 Encoded Programmable Priority for MIDARB_GOTOFIELD_NP2 Register						
	9:5	9:5 Encoded Programmable Priority for MIDARB_GOTOFIELD_NP1 Register						
	4:0	Encoded Prog	grammable Pri	ority for MIDA	ARB_GOTOFIEL	.D_NP0 Registe	er	



GAC_GAM Arbitration Counters Register 0

ARB_GAC_GAM_REQCNTS0 - GAC_GAM Arbitration Counters Register 0

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 043A8h

riadicss.		0.137.011
DWord	Bit	Description
0	31:22	Reserved
	21:16	Number of GAC WR requests to be accumulated before applying the arbitration
	15:14	Reserved
	13:8	Number of GAC R requests to be accumulated before applying the arbitration
	7:6	Reserved
	5:0	Number of GAC RO requests to be accumulated before applying the arbitration



GAC_GAM Arbitration Counters Register 1

ARB_GAC_GAM_REQCNTS1 - GAC_GAM Arbitration Counters Register 1

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 043ACh

riadicss.		0.137.611
DWord	Bit	Description
0	31:22	Reserved
	21:16	Number of GAC WR requests to be accumulated before applying the arbitration
	15:14	Reserved
	13:8	Number of GAC R requests to be accumulated before applying the arbitration
	7:6	Reserved
	5:0	Number of GAC RO requests to be accumulated before applying the arbitration



N	1IDA	RB_G	ОТОІ	FIELD_HIT0 - Goto Field in Programmable Arbitration for Hit0			
Register S	pace:	MMI	O: 0/2/0				
Project:		HSW	1				
Source:		Reno	lerCS				
Default Va	lue:	0x00	000000				
Access:		R/W					
Size (in bit	:s):	32					
Trusted Ty	pe:	1					
Address:		043E	0h				
DWord	Bit			Description			
0	31:16	Reserve	ed				
		Format	:	MBZ			
	15:14	Goto fi	eld wher	request vector is 111			
		Determi		GOTO and priority register to be used next:			
		Value	Name	Description			
		00b		Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0]			
		01b		Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]			
		10b		Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]			
		11b		Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]			
	13:12	Goto fi	eld wher	request vector is 110b.			
	11:10	Goto fi	Goto field when request vector is 101b.				
	9:8	Goto field when request vector is 100b.					
	7:6	Goto fi	eld wher	request vector is 011b.			
	5:4	Goto fi	eld wher	request vector is 010b.			
	3:2	Goto fi	eld wher	request vector is 001b.			
	1:0	Goto fi	eld wher	request vector is 000b.			



N	/IDA	RB_G	ОТОІ	FIELD_HIT1 - Goto Field in Programmable Arbitration for Hit1			
Register S	расе:	MMI	O: 0/2/0				
Project:		HSW	1				
Source:		Reno	derCS				
Default Va	alue:	0x00	000000				
Access:		R/W					
Size (in bit	ts):	32					
Trusted Ty	/pe:	1					
Address:		043E	34h				
DWord	Bit			Description			
0	31:16	Reserve	ed				
		Format	:	MBZ			
	15:14			n request vector is 111 GOTO and priority register to be used next			
		Value	Name	Description			
		00b		Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0]			
		01b		Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]			
		10b		Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]			
		11b		Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]			
	13:12	Goto fi	Goto field when request vector is 110b.				
	11:10		Goto field when request vector is 101b.				
	9:8	Goto fi	Goto field when request vector is 100b.				
	7:6	-					
		Goto field when request vector is 010b.					
	5:4	Goto fi	eld whe	n request vector is 010b.			
	5:4 3:2			n request vector is 010b. n request vector is 001b.			



N	1IDA	RB_G	ОТОІ	FIELD_HIT2 - Goto Field Arbitration for Hit2	in Programmable	
Register S	pace:	MMI	O: 0/2/0			
Project:		HSW	•			
Source:		Reno	lerCS			
Default Va	ılue:	0x00	000000			
Access:		R/W				
Size (in bit	:s):	32				
Trusted Ty	pe:	1				
Address:		043E	8h			
DWord	Bit			Description		
0	31:16	Reserve	ed			
		Format	•		MBZ	
	15:14			request vector is 111. GOTO and priority register to be used no	ext	
		Value	Name	Descri	ption	
		00b		Use MIDARB_GOTOFIELD_HIT0 and MII	DARB_PRIO_HIT_REGISTER[2:0]	
		01b		Use MIDARB_GOTOFIELD_HIT1 and MII	DARB_PRIO_HIT_REGISTER[5:3]	
		10b		Use MIDARB_GOTOFIELD_HIT2 and MII	DARB_PRIO_HIT_REGISTER[8:6]	
		11b		Use MIDARB_GOTOFIELD_HIT3 and MII	DARB_PRIO_HIT_REGISTER[11:9]	
	13:12	Goto fi	eld whe	request vector is 110b.		
	11:10	Goto field when request vector is 101b.				
	9:8	•				
	7:6	Goto fi	eld whe	n request vector is 011b.		
	5:4	Goto fi	eld wher	request vector is 010b.		
	3:2	Goto fi	eld whe	n request vector is 001b.		
	1:0	Goto fi	eld whe	request vector is 000b.		



N	/IDA	RB_G	ОТО	FIELD_HIT3 - Goto Field in Programmable
				Arbitration for Hit3
Register S	pace:	MM	IO: 0/2/0	
Project:		HSV	/	
Source:		Ren	derCS	
Default Va	alue:	0x00	000000	
Access:		R/W	'	
Size (in bi	ts):	32		
Trusted Ty	/pe:	1		
Address:		0431	3Ch	
DWord	Bit			Description
0	31:16	Reserve	d	
		Format:		MBZ
	15:14	Determi Field fo action f Value 00b	nes the (r arbitrat	Trequest vector is 111. GOTO and priority register to be used next. cion on next clock cycle for request entries of 111 corresponding to arbitration y of MIDARB_PRIO_HIT_REGISTER[11:9] Description Use MIDARB_GOTOFIELD_HITO and MIDARB_PRIO_HIT_REGISTER[2:0]
		01b		Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]
		10b		Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]
		11b		Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]
action field entry of MIDARB_PRIO_HIT_REGISTION 11:10 Goto field when request vector is 101.			arbitrati	on on next clock cycle for request entries of 110 corresponding to arbitration
			arbitrati	on on next clock cycle for request entries of 101 corresponding to arbitration
9:8 Goto field when request vector is 100. Field for arbitration on next clock cycle for request entries of action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]		on on next clock cycle for request entries of 100 corresponding to arbitration		
7:6 Goto field when request vector is 011. Field for arbitration on next clock cycle for request entries of 011 corresponding action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]				on on next clock cycle for request entries of 011 corresponding to arbitration
	5:4	Goto fie	ld wher	request vector is 010.



MIDARB_GOTOFIELD_HIT3 - Goto Field in Programmable							
	Arbitration for Hit3						
	Field for arbitration on next clock cycle for request entries of 010 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]						
3:2	Goto field when request vector is 001. Field for arbitration on next clock cycle for request entries of 001 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]						
1:0	Goto field when request vector is 000. Field for arbitration on next clock cycle for request entries of 000 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]						



MIDARB_GOTOFIELD_NP0 - Goto Field in Programmable Arbitration for Hit-NP0

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 043C0h

DWord	Bit			Description			
0	31:30		Goto field when request vector is 1111.				
		Determi	Determines the GOTO and priority register to be used next.				
		Value	Name	Description			
		00b		Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]			
		01b		Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]			
		10b		Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]			
		11b		Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]			
	29:28	Goto fie	Goto field when request vector is 1110b.				
	27:26	Goto fie	Goto field when request vector is 1101b.				
	25:24	Goto field when request vector is 1100b.					
	23:22	Goto fie	Goto field when request vector is 1011b.				
	21:20	Goto fie	Goto field when request vector is 1010b.				
	19:18	Goto fie	eld whe	n request vector is 1001b.			
	17:16	Goto fie	eld wher	n request vector is 1000b.			
	15:14	Goto fie	eld whe	n request vector is 0111b.			
	13:12	Goto fie	eld whe	n request vector is 0110b.			
	11:10	Goto fie	eld whe	n request vector is 0101b.			
	9:8	Goto fie	eld whe	n request vector is 0100b.			
	7:6	Goto fie	eld whe	n request vector is 0011b.			
	5:4	Goto fie	eld wher	n request vector is 0010b.			
	3:2	Goto fie	eld wher	n request vector is 0001b.			
	1:0	Goto fie	eld whe	n request vector is 0000b.			



MIDARB_GOTOFIELD_NP1 - Goto Field in Programmable Arbitration for Hit-NP1

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address:		043C	4h			
DWord	Bit		Description			
0	31:30			n request vector is 1111.		
		Determi	nes the	GOTO and priority register to be used next.		
		Value	Name	Description		
		00b		Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]		
		01b		Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]		
		10b		Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]		
		11b		Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]		
	29:28	Goto fi	eld whe	n request vector is 1110b.		
	27:26	Goto fi	eld whe	n request vector is 1101b.		
	25:24	Goto fi	eld whe	n request vector is 1100b.		
	23:22	Goto fi	Goto field when request vector is 1011b.			
	21:20	Goto fi	eld whe	n request vector is 1010b.		
	19:18	Goto fi	eld whe	n request vector is 1001b.		
	17:16	Goto fi	eld whe	n request vector is 1000b.		
	15:14	Goto fi	eld whe	n request vector is 0111b.		
	13:12	Goto fi	eld whe	n request vector is 0110b.		
	11:10	Goto fi	eld whe	n request vector is 0101b.		
	9:8	Goto fi	eld whe	n request vector is 0100b.		
	7:6	Goto fi	eld whe	n request vector is 0011b.		
	5:4	Goto fi	eld whe	n request vector is 0010b.		
	3:2	Goto fi	eld whe	n request vector is 0001b.		
	1:0	Goto fi	eld whe	n request vector is 0000b.		



MIDARB_GOTOFIELD_NP2 - Goto Field in Programmable **Arbitration for Hit-NP2**

Register Space: MMIO: 0/2/0

Project: **HSW**

Source: RenderCS Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address:		043C8h				
DWord	Bit	Description				
0	31:30	Goto fie	eld whe	n request vector is 1111.		
		Determi	nes the	GOTO and priority register to be used next.		
		Value	Name	Description		
		00b		Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]		
		01b		Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]		
		10b		Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]		
		11b		Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]		
	29:28	Goto fie	eld whe	n request vector is 1110b.		
	27:26	Goto fie	eld whe	n request vector is 1101b.		
25:24 Goto field when request vector is 1100b.				n request vector is 1100b.		
	23:22	Goto fi	eld whe	n request vector is 1011b.		
	21:20	Goto fi	eld whe	n request vector is 1010b.		
	19:18	Goto fi	eld whe	n request vector is 1001b.		
	17:16	Goto fie	eld whe	n request vector is 1000b.		
	15:14	Goto field when request vector is 0111b.				
	13:12	Goto fie	Goto field when request vector is 0110b.			
	11:10	Goto fi	eld whe	n request vector is 0101b.		
	9:8	Goto fi	eld whe	n request vector is 0100b.		
	7:6	Goto fie	eld whe	n request vector is 0011b.		
	5:4	Goto fie	eld whe	n request vector is 0010b.		
	3:2	Goto fie	eld whe	n request vector is 0001b.		
	1:0	Goto fie	eld whe	n request vector is 0000b.		



MIDARB_GOTOFIELD_NP3 - Goto Field in Programmable Arbitration for Hit-NP3

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address:		043C	Ch		
DWord	Bit	Description			
0	31:30			request vector is 1111.	
		Determi	nes the (GOTO and priority register to be used next.	
		Value	Name	Description	
		00b		Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]	
		01b		Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]	
		10b		Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]	
		11b		Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]	
	29:28	Goto fie	eld wher	request vector is 1110b.	
	27:26	Goto fie	eld wher	request vector is 1101b.	
	25:24	Goto fie	eld wher	request vector is 1100b.	
	23:22	Goto fie	eld wher	request vector is 1011b.	
	21:20	Goto fie	eld wher	request vector is 1010b.	
	19:18	Goto fi	eld wher	request vector is 1001b.	
	17:16	Goto fie	eld wher	request vector is 1000b.	
	15:14	Goto fie	eld wher	request vector is 0111b.	
	13:12	Goto fie	eld wher	request vector is 0110b.	
	11:10	Goto fie	Goto field when request vector is 0101b.		
	9:8	Goto fie	Goto field when request vector is 0100b.		
	7:6	Goto fi	eld wher	request vector is 0011b.	
	5:4	Goto fie	eld wher	request vector is 0010b.	
	3:2	Goto fie	eld wher	request vector is 0001b.	
	1:0	Goto fie	eld wher	request vector is 0000b.	



ARB_RO_GAC_GAM0 - GAC_GAM RO Arbitration Register 0

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address:	04	3D0h
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 1
	26:24	Goto field for entry 1 when request vector is 11b
	23:21	Goto field for entry 1 when request vector is 10b
	20:18	Goto field for entry 1 when request vector is 01b
	17:15	Goto field for entry 1 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 01
	11:9	Goto field for entry 01 when request vector is 11b
	8:6	Goto field for entry 01 when request vector is 10b
	5:3	Goto field for entry 01 when request vector is 01b
	2:0	Goto field for entry 01 when request vector is 00b



ARB_RO_GAC_GAM1 - GAC_GAM RO Arbitration Register 1

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 043D4h

Address:	043	3D4h
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 3
	26:24	Goto field for entry 3 when request vector is 11b
	23:21	Goto field for entry 3 when request vector is 10b
	20:18	Goto field for entry 3 when request vector is 01b
	17:15	Goto field for entry 3 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 2
	11:9	Goto field for entry 2 when request vector is 11b
	8:6	Goto field for entry 2 when request vector is 10b
	5:3	Goto field for entry 2 when request vector is 01b
	2:0	Goto field for entry 2 when request vector is 00b



ARB_RO_GAC_GAM2 - GAC_GAM RO Arbitration Register 2

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 043D8h

Address:	043	3D8h
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 5
	26:24	Goto field for entry 5 when request vector is 11b
	23:21	Goto field for entry 5 when request vector is 10b
	20:18	Goto field for entry 5 when request vector is 01b
	17:15	Goto field for entry 5 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 4
	11:9	Goto field for entry 4 when request vector is 11b
	8:6	Goto field for entry 4 when request vector is 10b
	5:3	Goto field for entry 4 when request vector is 01b
	2:0	Goto field for entry 4 when request vector is 00b



ARB_RO_GAC_GAM3 - GAC_GAM RO Arbitration Register 3

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 043DCh

Address:	043	BUCH
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 7
	26:24	Goto field for entry 7 when request vector is 11b
	23:21	Goto field for entry 7 when request vector is 10b
	20:18	Goto field for entry 7 when request vector is 01b
	17:15	Goto field for entry 7 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 6
	11:9	Goto field for entry 6 when request vector is 11b
	8:6	Goto field for entry 6 when request vector is 10b
	5:3	Goto field for entry 6 when request vector is 01b
	2:0	Goto field for entry 6 when request vector is 00b



ARB_R_GAC_GAM0 - GAC_GAM R Arbitration Register 0

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 043E0h

Address:	043	BEUN
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 1
	26:24	Goto field for entry 1 when request vector is 11b
	23:21	Goto field for entry 1 when request vector is 10b
	20:18	Goto field for entry 1 when request vector is 01b
	17:15	Goto field for entry 1 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 0
	11:9	Goto field for entry 0 when request vector is 11b
	8:6	Goto field for entry 0 when request vector is 10b
	5:3	Goto field for entry 0 when request vector is 01b
	2:0	Goto field for entry 0 when request vector is 00b



ARB_R_GAC_GAM1 - GAC_GAM R Arbitration Register 1

Register Space:

MMIO: 0/2/0

Project:

HSW

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Trusted Type:

1

Address:	043	BE4h
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 3
	26:24	Goto field for entry 3 when request vector is 11b
	23:21	Goto field for entry 3 when request vector is 10b
	20:18	Goto field for entry 3 when request vector is 01b
	17:15	Goto field for entry 3 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 2
	11:9	Goto field for entry 2 when request vector is 11b
	8:6	Goto field for entry 2 when request vector is 10b
	5:3	Goto field for entry 2 when request vector is 01b
	2:0	Goto field for entry 2 when request vector is 00b



ARB_R_GAC_GAM2 - GAC_GAM R Arbitration Register 2

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 043E8h

Address.	043	DEGIT
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 5
	26:24	Goto field for entry 5 when request vector is 11b
	23:21	Goto field for entry 5 when request vector is 10b
	20:18	Goto field for entry 5 when request vector is 01b
	17:15	Goto field for entry 5 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 4
	11:9	Goto field for entry 4 when request vector is 11b
	8:6	Goto field for entry 4 when request vector is 10b
	5:3	Goto field for entry 4 when request vector is 01b
	2:0	Goto field for entry 4 when request vector is 00b



ARB_R_GAC_GAM3 - GAC_GAM R Arbitration Register 3

Register Space:

MMIO: 0/2/0

Project:

HSW

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

14, 11

Trusted Type:

32 1

UNSECI

Address:	043	BECh
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 7
	26:24	Goto field for entry 7 when request vector is 11b
	23:21	Goto field for entry 7 when request vector is 10b
	20:18	Goto field for entry 7 when request vector is 01b
	17:15	Goto field for entry 7 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 6
	11:9	Goto field for entry 6 when request vector is 11b
	8:6	Goto field for entry 6 when request vector is 10b
	5:3	Goto field for entry 6 when request vector is 01b
	2:0	Goto field for entry 6 when request vector is 00b



ARB_WR_GAC_GAM0 - GAC_GAM WR Arbitration Register 0

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 043F0h

Address:	043	BFUN
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 1
	26:24	Goto field for entry 1 when request vector is 11b
	23:21	Goto field for entry 1 when request vector is 10b
	20:18	Goto field for entry 1 when request vector is 01b
	17:15	Goto field for entry 1 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 0
	11:9	Goto field for entry 0 when request vector is 11b
	8:6	Goto field for entry 0 when request vector is 10b
	5:3	Goto field for entry 0 when request vector is 01b
	2:0	Goto field for entry 0 when request vector is 00b



ARB_WR_GAC_GAM1 - GAC_GAM WR Arbitration Register 1

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 043F4h

Address:	043	3F4N
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 3
	26:24	Goto field for entry 3 when request vector is 11b
	23:21	Goto field for entry 3 when request vector is 10b
	20:18	Goto field for entry 3 when request vector is 01b
	17:15	Goto field for entry 3 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 2
	11:9	Goto field for entry 2 when request vector is 11b
	8:6	Goto field for entry 2 when request vector is 10b
	5:3	Goto field for entry 2 when request vector is 01b
	2:0	Goto field for entry 2 when request vector is 00b



ARB_WR_GAC_GAM2 - GAC_GAM WR Arbitration Register 2

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 043F8h

Address:	043	SF8N
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 5
	26:24	Goto field for entry 5 when request vector is 11b
	23:21	Goto field for entry 5 when request vector is 10b
	20:18	Goto field for entry 5 when request vector is 01b
	17:15	Goto field for entry 5 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 4
	11:9	Goto field for entry 4 when request vector is 11b
	8:6	Goto field for entry 4 when request vector is 10b
	5:3	Goto field for entry 4 when request vector is 01b
	2:0	Goto field for entry 4 when request vector is 00b



GAC_GAM WR Arbitration Register 3

ARB_WR_GAC_GAM3 - GAC_GAM WR Arbitration Register 3

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 043FCh

Address:	043	3FCn
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 7
	26:24	Goto field for entry 7 when request vector is 11b
	23:21	Goto field for entry 7 when request vector is 10b
	20:18	Goto field for entry 7 when request vector is 01b
	17:15	Goto field for entry 7 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 6
	11:9	Goto field for entry 6 when request vector is 11b
	8:6	Goto field for entry 6 when request vector is 10b
	5:3	Goto field for entry 6 when request vector is 01b
	2:0	Goto field for entry 6 when request vector is 00b



Section 0 of TLBPEND Entry

		TLBPEND_SEC0 - Section 0 of TLBPEND Entry
Register	Space:	MMIO: 0/2/0
Project:		HSW
Source:		RenderCS
Default \	/alue:	0x00000000
Access:		R/W
Size (in l	oits):	32
Trusted	Туре:	1
Address: 04400h-04403h		
This regi	ster is	directly mapped to the TLBPEND Array in the Graphic Arbiter.
DWord	Bit	Description
0	31	vtstatus This bit will be used in conjunction with the ready bit to determine the stage of the translation. See table below.
30:28 GTT bits Bits 3:1 of the GTT entry used to translate the Virtual Address		GTT bits Bits 3:1 of the GTT entry used to translate the Virtual Address. 000 if translation is pending.
	27:0	Current address The value of this field depends on the stage of the TLB translation for this entry: VA - bits 27:20 = 00, bits 19:0 = Bits 31:12 of the Virtual Address of the cycle.



Internal GAM State

INTSTATE - Internal GAM State

Register Space: MMIO: 0/2/0

Project: HSW

Default Value: 0x00000000

Size (in bits): 32

Address:	04500h-045				
DWord Bit		Description			
0	31:0	GAM Internal State			
		Default Value:	0000000h		
		Access:	RO		
		Internal GAM State for Debug:			
		ctrl_outst_reads_underflow	ctrl_outst_reads_underflow		
		ctrl_outst_reads_overflow			
		gam_mbc_blocked_nonmbc			
		miss_PDARB_FSM_ps[2:0]			
		ctrl_VEBXDONEGEN_ps[3:0]			
		ctrl_CFGFENCE_ps[4:0]			
		ctrl_GFXFENCE_ps[3:0]			
		ctrl_BLTFENCE_ps[2:0]			
		ctrl_MFXFENCE_ps[2:0]			
		ctrl_VEBXFENCE_ps[3:0]			
		ctrl_RSFENCE_ps[2:0]			



Section 1 of TLBPEND Entry

		TLBPEND_SEC1	- Section 1 of TLBPEND Entry		
Register Space: MMIO: 0/2/0					
Project:	·	HSW			
Source:		RenderCS			
Default \	/alue:	0x00000000			
Access:		R/W			
Size (in b	oits):	32			
Trusted ⁻	Туре:	1			
Address:		04500h-04503h			
_		directly mapped to the curren he for Z (Depth), Hi Z, and Ste	t Virtual Addresses in the MTTLB (Texture and constant cache encil TLB).		
DWord	Bit		Description		
0	31:28	Current address Bits 9:6 of the Virtual Address	s of the cycle.		
	27:24	Cacheability Control Bits			
		Bits 3:1 of the GTT entry used to translate the Virtual Address. 000 if translation is pending.			
occur. GFDT can also be the GFDT from the GTT 1:0 Cacheability Control level cache (LLC). 00: Use cacheability cor 01: Data is not cached in LL		occur. GFDT can also be set the GFDT from the GTT entry 1:0 Cacheability Control. The level cache (LLC). 00: Use cacheability control 01: Data is not cached in LLC 10: Data is cached in LLC but 11: Data is cached in both LLC	C or MLC. t not MLC.		
	23		ZLR bit Flag to indicate this is a zero length read, a read used to calculate a physical address for a write.		
22:4 TAG Cycle identification TAG.					
	3:0	SRC ID Encoding of unit generating	Incoding of unit generating this cycle.		
		Value	Name		
		0000b	CS_RD_SRCID		
		0001b	VF_RD_SRCID		
		0010b	ISC_SRCID		
		0011b	MT_SRCID		



TLBPEND_SEC1 - Section 1 of TLBPEND Entry			
	0100b	RCC_SRCID	
	0101b	HZARB_SRCID	
	0110b	RCZ_SRCID	
	0111b	CTC_SRCID	
	1000b	CS_WR_SRCID	
	1001b	MBC_SRCID	
	1010b	CS_RD_PROBE	
	1011b	CS_RD_PWRCTX	
	1100b	RC_R4WRCMP	
	1101b	RESRVD2_SRCID	
	1110b	RESRVD1_SRCID	
	1111b	RESRVD0_SRCID	



PPGTT Page Fault Data Registers

PP_PFD[0:31] - PPGTT Page Fault Data Registers

Register Space:

MMIO: 0/2/0

Project:

HSW

Source:

RenderCS

Default Value:

0x00000000

Access:

RO

Size (in bits):

32

Address:

04580h

The GTT Page Fault Log entries can be read from these registers.

4580h-4583h: Fault Entry 0

•••

45FCh-45FFh: Fault Entry 31

DWord	Bit	Description		
0	31:12	Fault Entry Page Address		
		Format: GraphicsAddress[31:12]		
		This RO field contains the faulting page address for this Fault Log entry. This field will contain a valid fault address only if the bit in the GTT Page Fault Indication Register corresponding with the address offset of this entry is set.		<u> </u>
	11:0	Reserved		
		Format:		MBZ



Fault Switch Out

FAULT_SO - **Fault Switch Out**

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Size (in bits): 32

Address: 04590h

 DWord
 Bit
 Description

 0
 31:0
 Fault Switch Out

 Default Value:
 00000000h

 Access:
 R/W



Section 2 of TLBPEND Entry

TLBPEND_SEC2 - Section 2 of TLBPEND Entry

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 04600h-04603h

This register is directly mapped to the current Virtual Addresses in the MTTLB (Texture and constant cache TLB).

	,	1 1	,	
DWord	Bit		Description	
0	31:14	Reserved		
	13	Big Page Attril This entry is usi		
	12:8	Current Addre	ss	
		Format:	GraphicsAddress[14:10]	
	Bits 14:10 of	Bits 14:10 of the	e Virtual Address of the cycle.	
	7:0	PAT Entry Location of Phy	sical Address in Physical Address Table.	



Valid Bit Vector 0 for TLBPEND registers

TLBPEND_VLD0 - Valid Bit Vector 0 for TLBPEND registers

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 04700h-04703h

This register contains the valid bits for entries 0-31 of TLBPEND structure (Cycles pending TLB translation).

This register contains are va	na bits for entires	of 51 of 125, 2115 structure (eyeles perfaming 125 translation).
DWord	Bit	Description
0	31:0	Valid bits per entry



Valid Bit Vector 1 for TLBPEND registers

TLBPEND_VLD1 - Valid Bit Vector 1 for TLBPEND registers

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 04704h-04707h

This register contains the valid bits for entries 32-63 of TLBPEND structure (Cycles pending TLB translation).

This register contains the va	ina bits for entires	32 03 01 1251 2145 Structure (Cycles perfaming 125 translation).
DWord	Bit	Description
0	31:0	Valid bits per entry



Ready Bit Vector 0 for TLBPEND registers

TLBPEND_RDY0 - Ready Bit Vector 0 for TLBPEND registers

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 04708h-0470Bh

This register contains the ready bits for entries 0-31 of TLBPEND structure (Cycles pending TLB translation).

This register contains the re-		eddy bits for enti	ies of 32 of 1231 2112 structure (eyeles perfamig 123 trunslation).
	DWord	Bit	Description
	0	31:0	Ready bits per entry



Ready Bit Vector 1 for TLBPEND registers

TLBPEND_RDY1 - Ready Bit Vector 1 for TLBPEND registers

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 0470Ch-0470Fh

This register contains the ready bits for entries 32-63 of TLBPEND structure (Cycles pending TLB translation).

3	· · · , · · · · · · ·	
DWord	Bit	Description
0	31:0	Ready bits per entry



Valid Bit Vector 0 for MTTLB

MTTLB_VLD0 - Valid Bit Vector 0 for MTTLB

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04780h-04783h

This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB).

This register contains are va	na bits for entires	o of the first the constant eache field.	
DWord	Bit	Description	
0	31:0	Valid bits per entry	



Valid Bit Vector 1 for MTTLB

MTTLB_VLD1 - Valid Bit Vector 1 for MTTLB

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04784h-04787h

This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLBVertex Fetch, Instruction Cache, and Command Streamer TLB).

		<i>Y</i> :
DWord	Bit	Description
0	31:0	Valid bits per entry



Valid Bit Vector 0 for MTVICTLB

VICTLB_VLD0 - Valid Bit Vector 0 for MTVICTLB

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04788h-0478Bh

This register contains the valid bits for entries 0-31 of VICTLB (Vertex Fetch, Instruction Cache, and Command Streamer TLB).

<u> </u>		
DWord	Bit	Description
0	31:0	Valid bits per entry



Valid Bit Vector 1 for MTVICTLB

MTVICTLB_VLD1 - Valid Bit Vector 1 for MTVICTLB

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 0478Ch-0478Fh

This register contains the valid bits for entries 0-31 of VICTLB (Vertex Fetch, Instruction Cache, and Command Streamer TLB).

DWord	Bit	Description
0	31:0	Valid bits per entry



Valid Bit Vector 0 for RCZTLB

RCZTLB_VLD0 - Valid Bit Vector 0 for **RCZTLB**

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04798h-0479Bh

This register contains the valid bits for entries 0-31 of RCZTLB (Render Cache for Z (Depth), Hi Z, and Stencil TLB).

DWord	Bit	Description				
0	31:0	Valid bits per entry				



Valid Bit Vector 1 for RCZTLB

RCZTLB_VLD1 - Valid Bit Vector 1 for RCZTLB

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 0479Ch-0479Fh

This register contains the valid bits for entries 0-31 of RCZTLB (Render Cache for Z (Depth), Hi Z, and Stencil TLB).

DWord	Bit	Description				
0	31:0	Valid bits per entry				



Valid Bit Vector 0 for RCC

RCCTLB_VLD_0 - Valid Bit Vector 0 for RCC

Register Space: MMIO: 0/2/0

Project: HSW

Default Value: 0x00000000

Size (in bits): 32

Address: 047B8h-047BBh

DWord	Bit	Description	
0	31:0	Valid Bit Vector 0 for RCC	
		Default Value:	00000000h
		Access: RO	
		Valid Bits per Entry	



Valid Bit Vector 1 for RCC

RCCTLB_VLD_1 - Valid Bit Vector 1 for RCC

Register Space: MMIO: 0/2/0

Project: HSW

Default Value: 0x00000000

Size (in bits): 32

Address: 047BCh-047BFh

DWord	Bit	Description	
0	31:0	Valid Bit Vector 1 for RCC	
		Default Value:	00000000h
		Access: RO	
		Valid Bits per Entry	



Valid Bit Vector 2 for RCC

RCCTLB_VLD_2 - Valid Bit Vector 2 for RCC

Register Space: MMIO: 0/2/0

Project: HSW

Default Value: 0x00000000

Size (in bits): 32

Address: 047C0h-047C3h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 2 for RCC	
		Default Value:	0000000h
		Access: RO	
		Valid Bits per Entry	



Valid Bit Vector 3 for RCC

RCCTLB_VLD_3 - Valid Bit Vector 3 for RCC

Register Space: MMIO: 0/2/0

Project: HSW

Default Value: 0x00000000

Size (in bits): 32

Address: 047C4h-047C7h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 3 for RCC	
		Default Value:	00000000h
		Access: RO	
		Valid Bits per Entry	



MT Virtual Page Address Registers

MTTLB_VA - MT Virtual Page Address Registers

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04800h-04803h

7 10.0.1 0001	0.0000					
DWord	Bit	Description				
0	31:12	Address				
		Format: GraphicsAddress[31:12]				
		Page virtual address.				
	11:0	Reserved				
		Project: HSW				
		Format:		MBZ		



VIC Virtual page Address Registers

VICTLB_VA - VIC Virtual page Address Registers

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04900h-04903h

These registers are directly mapped to the current Virtual Addresses in the VICTLB (Vertex Fetch, Instruction Cache, and Command Streamer TLB.)

DWord	Bit	Description		
0	31:12	Address		
		Format: GraphicsAddress[31:12]		
		Page virtual address.		
	11:0	Reserved		
		Format:	1	



RCC Virtual page Address Registers

RCCTLB_VA - RCC Virtual page Address Registers

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04A00h-04A03h

These registers are directly mapped to the current Virtual Addresses in the RCCTLB (Render Cache for Color TLB).

DWord	Bit		Description		
0	31:12	Address			
		Project: All			
		Format: GraphicsAddress[31:12]			
		Page virtual address.			
	11:0	Reserved	Reserved		
		Project: HSW			
		Format:	Format: MBZ		



RCZ Virtual Page Address Registers

RCZTLB_VA - RCZ Virtual Page Address Registers

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04B00h-04B03h

These registers are directly mapped to the current Virtual Addresses in the RCZTLB (Render Cache for Z (Depth), Hi Z, and Stencil TLB).

DWord	Bit	Description			
0	31:12	Address			
		Format:	GraphicsAddress[31:12]		
		Page virtual ad	ldress.		
	11:0	Reserved			
		Format:		MBZ	



Stream Output Num Primitives Written Counter

SO_NUM_PRIMS_WRITTEN[0:3] - Stream Output Num Primitives Written Counter

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 05200h-0521Fh

There is one 64-bit register for each of the 4 supported streams:5200h-5207h SO_NUM_PRIMS_WRITTEN0 (for Stream Out Stream #0)5208h-520Fh SO_NUM_PRIMS_WRITTEN1 (for Stream Out Stream #1)5210h-5217h SO_NUM_PRIMS_WRITTEN2 (for Stream Out Stream #2)5218h-521Fh SO_NUM_PRIMS_WRITTEN3 (for Stream Out Stream #3)These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has successfully written to a particular "stream's" Streamed Vertex Output buffers, subject to buffer overflow detection. (See the Stream Output section of the 3D pipeline volume). These registers are part of the context save and restore.

DWord	Bit	Description	
0	63:0	Num Prims Written Count	
		Format:	U64
		This count is incremented (by one) every time a GS thread ou Buffer Write message with the Increment Num Prims Written the Geometry Shader and Data Port chapters in the 3D Volum	bit set in the message header (see



Stream Output Primitive Storage Needed Counters

SO_PRIM_STORAGE_NEEDED[0:3] - Stream Output Primitive Storage Needed Counters

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Delant value. Oxfoodoog oxfoodoo

Access: RW. This register is set by the context restore.

Size (in bits): 64

Address: 05240h-0525Fh

There is one 64-bit register for each of the 4 supported streams:

5240h-5247h SO_PRIM_STORAGE_NEEDED0 (for Stream Out Stream #0)

5248h-524Fh SO_PRIM_STORAGE_NEEDED1 (for Stream Out Stream #1)

5250h-5257h SO_PRIM_STORAGE_NEEDED2 (for Stream Out Stream #2)

5258h-525Fh SO_PRIM_STORAGE_NEEDED3 (for Stream Out Stream #3)

These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has or would have written to a particular "stream's" Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. (See the Stream Output section of the 3D pipeline volume).

These registers are part of the context save and restore.

DWord	Bit	Description	
0	63:0	Prim Storage Needed Count	
		Project:	HSW
		Format:	U64
		This count is incremented (by one) by the SOL stage for e or attempts to write to the corresponding stream's output the actual number of buffers bound to the stream.	



Stream Output Write Offsets

SO_WRITE_OFFSET[0:3] - Stream Output Write Offsets

Register Space: MMIO: 0/2/0

Project: HSW
Source: RenderCS
Default Value: 0x00000000

Access: RW. This register is set by the context restore.

Size (in bits): 32

Address: 05280h-0528Fh

There is one R/W 32-bit register for each of the 4 supported stream output buffer slots:

5280h-5283h SO_WRITE_OFFSET0 (for Stream Out Buffer #0)

5284h-5287h SO_ WRITE_OFFSET1 (for Stream Out Buffer #1)

5288h-528Bh SO_ WRITE_OFFSET2 (for Stream Out Buffer #2)

528Ch-528Fh SO_ WRITE_OFFSET3 (for Stream Out Buffer #3)

These registers are used to set and track a DWord-granular Write Offset for each of the 4 Stream Output Buffer slots. Software can directly write them via MI_LOAD_REGxxx commands. The SOL stage will increment them as part of stream output processing. Software can cause them to be written to memory via MI_STORE_REGxxx commands. (See the Stream Output section of the 3D pipeline volume).

These registers are part of the context save and restore.

Programming Notes

- Software must ensure that no HW stream output operations can be in process or otherwise pending at the point that the MI_LOAD/STORE commands are processed. This will likely require a pipeline flush.
- The SOL stage will effectively advance the write offset by the buffer's Surface Pitch after each vertex is written (assuming no overflow is detected in any targetted SO buffer). Under "normal" conditions one would expect software to initialize the WriteOffset to some (possibly zero) multiple of Surface Pitch in order to align vertex writes to the buffer's Base Address, though it is not required to do so.

DWord	Bit	Description						
0	31:2	Write Offset						
		Project:	HSW					
		Format:	U30					
		This field contains a DWord offset from the corresponding SOL stage uses this value as a write offset when performing increment this value as a part of performing stream output uses the buffer's Surface Pitch to advance the Write Offset, Address (see Programming Notes above).	g writes to the buffer. The SOL stage will to the buffer. Note that the SOL stage					
	1:0	eserved						
		Format:	MBZ					



Cache Mode Register 0

		C	ACHE_M	ODE_0 - Cad	che N	Mode Regist	ter 0			
Register	Space:	IM	MIO: 0/2/0							
Project:		HS	SW							
Source:		Re	RenderCS							
Default \	Value:	0x	00000000 [NC	OVALIDPROJECTS]						
		0x00000004 [NOVALIDPROJECTS]								
		0x	00006000 [NC	OVALIDPROJECTS]						
		0x	00006004 [HS	SW]						
Access:		R/	W							
Size (in b	oits):	32								
Address:	:	07	000h							
Valid Pro	ojects:	HS	SW							
				Description	1			Project		
are imp Before of This Reg	lement changir gister is	ed as rea	d/write. ue of this reg nd restored as	eration of the Rend ister, GFX pipeline n part of Context.		·		HSW		
DWord	Bit				Descri	ntion		1.311		
0		Masks			200011					
		Format:	Mask[15:0]							
		A 1 in a l	oit in this field	l allows the modifica	ation of	the corresponding	bit in Bits 15:0.			
	15	Sampler	L2 Disable							
		Project:				HSW				
		Format:				Disable				
				T				1		
		Value	Name			Description				
		0h	[Default]	Sampler L2 Cache Enabled. Sampler L2 Cache Disabled. All accesses are treated as misses.						
		1h	_	Sampler L2 Cache	Disable	d. All accesses are tr	eated as misses.			
	14:13	Reserve Default					3h			
		Project:	value.				HSW			
		Format: MBZ								



	12	Reserved										
		Project:					HSW					
		Format:							MBZ			
1	L1	Reserved										
		Project:				DevHSW	:GT3:A					
		Format:				MBZ						
1	L1	Sampler Set Remmapping for 3D Disable										
		Project:		HSW, E	XCL	UDE(HSW	/:GT3:A)					
		Value			ame			_	Description			
		0h		e Set Remap [Def	ault]			remapping for 3d enabled			
		1h Disable Set Remap Set rei						remapping for 3d disabled				
1	LO	Reserved										
		Project:						HSW				
	_	Format: MBZ										
	9	Sampler L2 TLB Prefetch Enab							Desided			
				Name IDefault TIP Dr		TI D Dwo	fatch	Description				
		0h [Default]			TLB Prefetch Disabled TLB Prefetch Enabled							
	0						ILDFIE	iettii	Lilabled			
	8 7:6	Reserved Sampler L2 Request Arbitration										
'	.0	Project:	z Keyi	Jest Arbitiati	1011				HSW			
		Format:				U2						
		Value		Name					Description			
		00b			Ro	ound Rob	in					
		01b			Fe	tch are H	ighest P	riorit	у			
		10b			Co	onstants a	re Highe	est Pr	riority			
		11b			Re	eserved						
	5	STC Evicti	on Pol	icy								
	_	Project:					H:	SW		HSW		
!		Project:			Format: Disable							
		Format:										
		Format:	dicates				lacemen	t pol	e icy. The default value i.e. (wh nust be reset. LRA replaceme			



	If this b	it is set to "1",	bit 4 of 0x	7010h mus	t also b	e set t	o "1".	HSW	
4	RCC Eviction Policy								
•		Project:				HSW			
		Format:				Disable	ļ		
							icy. The default value i.e.		
	is reset) not supp		non-LRA e	eviction poli	icy. This	bit m	ust be reset. LRA replace	ment policy	
	Tiot supp	Jortea.		Programmi	ng Not	es		Projec	
	If this b	it is set to "1",					o "1".	HSW	
3	Reserve	ed							
2	Hierarc	hical Z RAW S	tall Optin	nization Di	sable				
	Project:						HSW		
	Format:						U1		
	The Hierarchical Z RAW Stall Optimization allows non-overlapping polygons in the same 8x4 pixel/sample area to be processed without stalling waiting for the earlier ones to write to Hierarchical Z buffer.								
	Value	e Name		Description					
	0h	Enable	Enables the hierarchical Z RAW Stall Optimization.						
	1h	Disable [Def	Disables the hierarchical Z RAW Stall Optimization.						
			P	Programmi	ng Note	es		Project	
	This bit must be set to 0 to enable the Hierarchical Z RAW stall optimization. DevHSW								
1	Disable	clock gating i	in the pix	el backend					
	Format	:			D	Disable	1		
	instructi	MCL related clock gating is disabled in the pixel backend. Before setting this bit to 1, the instruction/state caches must be invalidated. [DevGT:{WKA}]							
0		Cache Operat	ional Flus	sh Enable		Lucia			
	Project: Format					HSW Enable			
	Format	•				Ellabi	le .		
	Value	Name				De	scription		
		Disable [Default]	_	onal Flush D			mmended for performan	ce when not	
	1h	Enable	Operation	onal Flush E	nabled	(requi	red when rendering to th	ne front buff	
					D				
	Note	Note Description Project							



Cache Mode Register 1

		CACI	HE_MODE_1	- Cache Mod	e Regi	ster 1			
Register	Space	MMIO:	0/2/0						
Project:		HSW	HSW						
Source:		Render	RenderCS						
Default \	Value:	0x0000	0000 [NOVALIDPROJ	ECTS]					
		0x0000	0180 [HSW]						
Access:		Read/3	2 bit Write Only						
Size (in l	oits):	32							
Address		07004h	1						
Valid Pro	ojects:	HSW							
			Des	cription			Project		
Registe	rType:	MMIO_SVL		•			HSW		
			f this register, GFX pig	oeline must be idle; i.e	e., full flush	is required. Th	nis		
Registe	r is sav	ed and restore	ed as part of Context.			•			
DWord	Bit			Description					
0	31:16	Mask Bits fo	r 15:0	,					
		Format:		Mask[15:0]					
		Must be set to	o modify correspond	ing data bit. Reads to	this field r	eturns zero.			
	15	Reserved							
		Project:			HSW				
		Format:			MBZ				
	14	Reserved							
		Project:			HSW	SW			
		Format:			MBZ				
	13	Reserved							
		Project:			HSW				
	12	HIZ Eviction	Policy						
		Project: All							
		Format:				U1			
				RA as replacement pol	•				
		Value	es the non-LRA eviction Name	on policy. For perform		ons, this bit mu			
			[Default]		cription		Project All		
		Oh [Default] Non-LRA eviction Policy All							



	1h		LRA eviction Policy	All			
			Programming Notes		Project		
	If this l	bit is set to "1	", bit 3 of 0x7010h must also be set	to "1"	HSW		
11	Reserv	ed					
	Project	t:		HSW			
	Forma	t:		MBZ			
.0	Reserv	ed					
	Project	t:		HSW			
9	Reserv	ed		T			
	Project	t:		All			
:7	Sample	er Cache Set	XOR selection				
	Project	t:		HSW			
	Forma			U2			
			npact only when the Sampler cache being used for immediate data or t				
	Value	Name	Descri	otion	Project		
	00b	None	No XOR.		All		
	01b	Scheme 1	New_set_mask[3:0] = Tiled_addres	ss[16:13].	All		
			New_set[3:0] less than or = New_s Rationale: These bits can distingui equivalent classes of virtual pages Isb for tile rows ranging from a pit	sh among 16 different . These bits also represent the cch of 1 tile to 16 tiles.			
	10b	Scheme 2	New_set_mask[2] = Tiled_address New_set_mask[1] = Tiled_address New_set_mask[0] = Tiled_address New_set[3:0] less than or = New_set[3:0] less than or = New_set[3:0] less on each XOR	New_set_mask[3] = Tiled_address[17] ^ Tiled_address[16]. New_set_mask[2] = Tiled_address[16] ^ Tiled_address[15]. New_set_mask[1] = Tiled_address[15] ^ Tiled_address[14]. New_set_mask[0] = Tiled_address[14] ^ Tiled_address[13]. New_set[3:0] less than or = New_set_mask[3:0] ^ Old_set[3:0]. Rationale: More bits on each XOR can give better statistical uniformity on sets and since two lsbs are taken for each tile row			
	11b	Scheme 3 [Default]	New_set_mask[3] = Tiled_address Tiled_address[20] ^ Tiled_address New_set_mask[2] = Tiled_address Tiled_address[16].	[22] ^ Tiled_address[21] ^ [19].			



		ACITE	MODE_1 - Cache			I			
			New_set_mask[1] = Tiled_ New_set_mask[0] = Tiled_ New_set[3:0] less than or	address[13].				
				_					
			Rationale: More bits on ea uniformity on sets and sin reduces the chance of alia	ce each 2	XOR has diffe	rent bits, it			
6	Pixel Backend sub-span collection Optimization Disable								
	Project	t:		HSW					
	Forma	t:		Disable	e				
	Value	Name		Desc	ription				
	0h	[Default]	Enables two contiguous qua interface. This allows for less				Z.		
	1h		Disables this optimization ar RCZ on the 4X2 interface.	valid sub-span is sent	t to				
5		Programming Notes This bit must be set.							
	-	HSW							
		ache Disab	le	1					
	Project			HSW	Disable				
	Forma		roctrictions places refer to the						
	Value	Name	restrictions please refer to the		ription				
	0h	[Default]	MCS cache enabled. It allows using either MSAA compress MSRT.	s RTs with	n MCS buffer				
	1h		MCS cache is disabled. Henc clear for non-MSRT.	e no MS/	AA compressi	on for MSRT and no	col		
4	Reserv	ed							
	Project	t:			HSW				
	Forma	t:			MBZ				
3	Depth	Read Hit V	/rite-Only Optimization Dis	able					
	Project	t:	•	HSW					
	Forma	t:		Disable	е				
			Description			Projec	ct		



	C	ACHE	MODE_1 - Cache Mod	de Register 1		
	Value	Name	Descri	otion	Project	
	0h	[Default]	Read Hit Write-only optimization is (RCZ).	HSW		
	1h		Read Hit Write-only optimization is (RCZ).	HSW		
2	Reserve	ed				
	Project	t:		HSW		
1	Reserve	ed				
	Project	t:		HSW		
	Format	t:		MBZ		
0	Reserve	ed				
	Project	t:		HSW		



GT Mode Register

			GT_MODE	- GT	Mode Register				
Register	legister Space: MMIO: 0/2/0								
Project:		HS	W						
Source:		Rer	RenderCS						
Default \	√alue:	0x0	00000000 [HSW]						
Access:		R/V	V						
Size (in l	oits):	32							
Trusted Type: 1									
Address	:	070	008h						
Valid Pro	ojects:	HS	W						
			ontrol the 6EU and 12EU nis register enables the 6	_					
DWord	Bit				Description				
0	31:16	Mask Bit	S						
		Format:			Mask[15:0]				
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)							
	15	EU Local Thread Checking Enable							
		Project: DevHSW+							
		This field configures the EU local thread checking. If enable the stateless access will be checked							
			ne local thread's scratch	space si					
		Value	Name	F1.1	Description		oject		
		0h	Disable [Default]		al thread checking is disabled.	DevH			
		1h	Enable	EU loca	al thread checking is enabled.	DevH	SW+		
	14:13	SFR mod	e		1				
		Project:			DevHSW+				
		Format:			U2				
		Description							
		This field must be zero when not in GT4(SFR) configuration i.e GTB_rendermode fuse set to SFR.							
			s SFR(50%-50%) in vertic xclusive portions of the		orizontal direction enabling each GT to		HSW		
		Value	Name		Description	Pr	oject		



	I		GT_MO	DE - G	T Mode Re	gister		
	0h	00	[Default]	١	No SFR H		HSW	
	1h 0			S	FR in horizontal dir	ection	HSW	
	2h 1			S	FR in vertical direct	ion	HSW	
	3h 11 Reserved		1	HSW				
2:11	Cross G	T Hashi	ng mode					
	Project:					HSW		
	Format	:				U2		
						ation. In GT-XE (CBR) config , or 16X32 granularity.	gurat	ion, this
	Value		Name			Description		Project
	0h	Cross GT hashing disable. [Default]			Default value. In Gralue is illegal.	Г-XE (CBR) configuration, tl	his	HSW
	1h	16X32 h	ashing		16X32 pixel hashin	g across GT		HSW
	2h	32X16 hashing			32X16 pixel hashin	g across GT		HSW
	3h	32X32 h	ashing	32X32 pixel hashing across GT		g across GT		HSW
10	16X16 Cross Slice Hash Disable							
	Project	•				HSW		
	Format: U1							
					Description			Project
	This field allows to control pixel block hashing across slices.							
	MSAA.	Supports 16X16 pixel block hashing in the checker-board pattern irrespective of MSAA. Setting this bit disables hashing and therefore HW must not send any pixels down to slice1.						HSW
	Value	N	lame		Descri	otion	T p	Project
	0h		[Default]	16X16 Ch		g enabled across slices		vHSW+
	1h	Disable				g disabled across slices	De	vHSW+
9	WIZ Ha	shing N	lode High I	I.	<u> </u>	-		
	Project					HSW		
	Format	:				U1		
	This field adds additional hashing modes in combination with the WIZ Hashing Mode field. The Value column in the table below refers to this field (high bit) and the WIZ Hashing Mode field (low bit). This field is don't care if the Hashing Disable bit is set.							
	Val	ue	Nan	ne		Description		
	0h		[Default]		8x8 Checkerboard	hashing		
	1h							



	GT_M	IODE - GT Mode Register				
	2h	16x4 Checkerboard hashing				
	3h	Reserved				
		Programming Notes				
	8x4 hashing preferred for					
8	Reserved					
	Project:	HSW				
	Format:	MBZ				
7	WIZ Hashing Mode					
	Project:	HSW				
	Format:	U1				
	Description					
	This field configures the Hashing mode in Windower. This field is don't care if the Hashing Disable bit is set.					
	The WIZ Hashing Mode High Bit field is combined with this field to enable additional modes.					
6:3	Reserved					
	Project:	HSW				
	Format:	MBZ				
2	Reserved					
	Format:	MBZ				
1	Reserved					
	Project:	HSW				
	Format:	MBZ				



${\bf FBC_RT_BASE_ADDR_REGISTER}$

FBC	_RT	BAS	E_ADD	R_REGIST	ER - FBC_I	RT_E	BASE_ADDR_REGIS	TER
Register	Space:	MMIO: 0/2/0						
Project:		HSW						
Source:	RenderCS							
Default \	/alue:	0	x00000000					
Access:		Read/32 bit Write Only						
Size (in b	oits):	3	2					
Address:		0	7020h					
Valid Pro	jects:	Н	ISW					
This Reg	ister is	saved a	nd restored	as part of Conte	ext.			
DWord	Bit				Descript	ion		
0	31:12	FBC RT	Base Addı	ess				
		Format	t:	PPGraphic	csAddress[31:12]			
							ne GGTT for the render target.	
							the back-buffer (a flip target).	. It must
		be prog	grammed b	efore any draw c	call binding that r	ender	target base address.	
	11:2	Reserve	ed					
		Format	t:				MBZ	
	1	FBC Front Buffer Target						
		Project	t:			HSW		
		Format	t:			Enable	9	
			1					
		Value	Name		Des	criptio	n	Project
		0h					mpression. This buffer can be	HSW
			[Default]	cached in the M begin compress		OT flusi	h is required before FBC can	
		1h				for con	npression. This buffer cannot	HZ/W
		111					ession can begin after any RC	11344
				flush.		•	, , , , , , , , , , , , , , , , , , ,	
	0	PPGTT	Render Ta	rget Base Addre	ess Valid for FB0	C		
		Project	t:			HSW		
		Access	:			None		
		Format	t:			Enable	9	



FBC RT BASE ADDR REGISTER - FBC RT BASE ADDR REGISTER Value **Name Description Project** 0h Base address in this register [31:12] is not valid and therefore FBC **HSW** will not get any modifications from rendering. [Default] **HSW** 1h Base address in this register [31:12] is valid and HW needs to compare the current render target base address with this base address to provide modifications to FBC. **Project** Note: Note: Do not enable Render Command Streamer tracking for FBC. Instead insert a LRI **HSW**

to address 0x50380 with data 0x00000004 after the PIPE_CONTROL that follows each

render submission.



SAMPLER Mode Register

SAMPLER_MODE - SAMPLER Mode Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: RenderCS
Default Value: 0x00000000

Size (in bits): 32
Trusted Type: 1

Address: 07028h Valid Projects: HSW

This register has bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To set bit0, for example, the data would be 0x0001_0001.

To clear bit0, for example, the data would be 0x0001_0000.

Note that mask bit is the data bit offset + 16.

note tri	at mas	K DIL IS LITE	data bit t	offset + 16.				
DWord	Bit		Description					
0	31:16	Reserved	ł					
		Access:				RO		
	15:14	ECO Reserved 1						
		Format:			MBZ			
	13:8	ECO Res	erved 2					
		Project:			HSW			
	Format:				MBZ			
	7:5	ECO Reserved 3						
		Project:			All			
		Format:			MBZ			
	4:0	Sample_d Quality Mode						
		Project:			HSW			
		Format:			U5			
			_	s the image quality mode for the samp ance will increase with each step of re			engine.	
		Value	Name	Descripti	on		Project	
		00h	Disabled	Full quality is enabled, matching prior	produ	icts	All	
		01h- 1Fh		Quality degrades with each larger value	ue, per	formance improves	All	



Conditional Debug Value

		COND_DBG_VAL - Conditional Debug Value
Register Spa	ace:	MMIO: 0/2/0
Project:		HSW
Source:		PRM
Default Valu	ıe:	0x00000000
Access:		WO
Size (in bits)):	32
Address:		0E43Ch
Name:		COND_DBG_VAL0
Address:		0E448h
Name:		COND_DBG_VAL1
Address:		0E468h
Name:		COND_DBG_VAL2
Address:		0E4E4h
Name:		COND_DBG_VAL3
DWord	Bit	Description
0	31:0	Condition Value Specifies the value compared to the payload after applying the mask.



VCS Execute Condition Code Register

VCS_EXCC - VCS Execute Condition Code Register

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000
Access: R/W,RO

Size (in bits): 32 Trusted Type: 1

Address: 12028h Valid Projects: HSW

This register contains user defined and hardware generated conditions that are used by MI_WAIT_FOR_EVENT commands. An MI_WAIT_FOR_EVENT instruction excludes the executing ring from arbitration if the selected event evaluates to a 1, while instruction is discarded if the condition evaluates to a 0. Once excluded, a ring is enabled into arbitration when the selected condition evaluates to a 0.

This register also contains control for the invalidation of indirect state pointers on context restore.

DWord	Bit	Description			
0	31:16	Format: Mask[15:0] These bits serve as a write enable for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.			
	15:5				
		Format:	MBZ		
	4:0	User Defined Condition Codes			
		Project:	HSW		
		The software may signal a Stream Semaphore by setting the Mask bit and Signal Bit together to match the bit field specified in a WAIT_FOR_EVENT (Semaphore).			



Video/Blitter Semaphore Sync Register

VBSYNC - Video/Blitter Semaphore Sync Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 12040h

This register is written by BCS, read by VCS.

Tills regis	This register is written by Des, read by Ves.						
DWord	Bit	Description					
0	31:0	Semaphore Data					
		emaphore data for synchronization between video codec engine and blitter engine.					



Video/Render Semaphore Sync Register

VRSYNC - Video/Render Semaphore Sync Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 12044h

This register is written by CS, read by VCS.

9						
DWord	Bit	Description				
0	31:0	Semaphore Data				
		Semaphore data for synchronization between video codec engine and render engine.				



Video Codec/Video Enhancement Semaphore Sync Register

VVESYNC - Video Codec/Video Enhancement Semaphore Sync Register Space: MMIO: 0/2/0 Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: R/W

Size (in bits): 32
Trusted Type: 1

Address: 12048h

This register is written by VECS, read by VCS.

DWord	Bit	Description
0	31:0	Semaphore Data
		Semaphore data for synchronization between video codec engine and video enhancement
		engine.



VCS IDLE Max Count

VCS_PWRCTX_MAXCNT - VCS IDLE Max Count

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000 [NOVALIDPROJECTS]

0x00000040 [HSW]

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 12054h Valid Projects: HSW

This register contains the time in 0.64us to wait before telling power management hardware the render pipe is IDLE

DWord	Bit		Description					
DWord	DIL	Description						
0	31:20	Reserved						
		Format:			MBZ			
	19:0	MFX IDLE	Wait Time					
		Format: Max Count						
	Specifies how long the command stream should wait before ensuring the pipe is IDLE and power management hardware know							
		Value	Name	Descrip	tion	Project		
		00040h	[Default]	DevHSW 0x00040 * 0.64us ~ 4	1us wait time	HSW		
		Programming Notes						
		This is only useable if bit 0 of the PC_PSMI_CTRL is clear.						
		The value in this field <i>must</i> be greater than 1.						



VCS Hardware Status Mask Register

VCS_HWSTAM - VCS Hardware Status Mask Register

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0xFFFFFFF

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 12098h Valid Projects: HSW

Access: RO for Reserved Control bits

The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are "mask" bits that prevent the corresponding bits in the Interrupt Status Register from generating a "Hardware Status Write" (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.

Programming Notes

- To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).
- At most 1 bit can be unmasked at any given time.

DWord	Bit	Description				
0	31:0	Hardware Status Mask Register				
		Default Value:	FFFFFFFh			
		Format:	Array of Masks			
		Refer to the table in the Interrupt Control Register section for bit definitions.				



VCS Mode Register for Software Interface

V	CS_	MI_N	IODE -	VC	S Mode Register for	r So	ftware Interface
Register	Space:	Ν	1MIO: 0/2/0				
Project:	-	Н	ISW				
Source:	Source: VideoCS						
Default \	Default Value: 0x00000000 [NOV				ALIDPROJECTS]		
		0	x00000200 [HSW]		
Access:		R	/W				
Size (in bits): 32							
Address		1	209Ch-1209	Fh			
Valid Pro	ojects:	Н	ISW				
The MI_I	MODE	register	contains info	ormat	tion that controls software interfa	ice asp	ects of the command parser.
DWord	Bit				Description		
0	31:16	Masks					
		A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0.			ding bit in Bits 15:0.		
	15	Suspen	d Flush				
		Mask:			MMIO(0x209c)#31		
		Value	Name		Doca	scription	
				1 1\ A /			
		0h No Delay HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well					
		1h	DelayFlush	Susp	end flush is active		
	14:12	Reserved					
		Access	•			R/W	
	11	Invalidate UHPTR enable					
		If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is					
		•	UHPTR.				
	10	Reserve					
	Project:				HSW		
Format: MBZ							
	9		le (Read Or	ıly St	atus bit)		
		Access					RO
		Writes t	o this bit are	not	allowed.	Name	
			Value		D	Name	
0 Parser not idle							



	1	Parser idle [Default]	
8	Stop Ring Software must set this bit to force the Ring and Command Parser to Idle. Software must r "1" in Ring Idle bit after setting this bit to ensure that the hardware is idle. Software must clear this bit for Ring to resume normal operation.		
	Software must clear th	his bit for Ring to resume normal operation.	
	Software must clear the Value	his bit for Ring to resume normal operation. Name	
		Name	
7:0	Value 0 1	Name Normal Operation	



Mode Register for GAC

_	GAC_MODE - Mode Register for GAC						
Register Space: MMIO: 0/2/0							
Project:		HSW					
Source:		VideoCS					
Default \	/alue:	0x00000000					
Access:		R/W					
Size (in b	oits):	32					
Address:		120A0h-120A3h					
Valid Pro	ojects:	HSW					
The GAC	_MOD	E register contains information that controls configurations	in the GAC.				
DWord	Bit	Description					
0	31:16	Reserved					
		Access:	WO				
		This register has bit-wise masking applied for writes. The re [15:0], and 16 bits of corresponding masks in [31:16]. To set bit0, for example, the data would be 0x0001_0001. To clear bit0, for example, the data would be 0x0001_0000. Note that mask bit is the data bit offset + 16.					
	15:0	Reserved					
			R/W				



VCS Interrupt Mask Register

VCS_IMR - VCS Interrupt Mask Register

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0xFFFFFFF

Access: R/W Size (in bits): 32

Address: 120A8h Valid Projects: HSW

The IMR register is used by software to control which Interrupt Status Register bits are masked or unmasked. Unmasked bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. Masked bits will not be reported in the IIR and therefore cannot generate CPU interrupts.

DWord	Bit	Description		
0	31:0	Interrupt Mask Bits		
		Format: Array of interrupt mask bits Refer to the Interrupt Control Register section for bit definitions.		
		This field contains a bit mask which selects which interrupt bits (from the ISR) are reported in the IIR.		
		Value Name Description		Description
		FFFF FFFFh	[Default]	
		0h	Not Masked	Will be reported in the IIR
		1h	Masked	Will not be reported in the IIR



VCS Error Identity Register

	VCS EIR	- VCS	Error I	dentity	Register
--	----------------	-------	----------------	---------	----------

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: R/WC Size (in bits): 32

Address: 120B0h Valid Projects: HSW

The EIR register contains the persistent values of Hardware-Detected Error Condition bits. Any bit set in this register will cause the Master Error bit in the ISR to be set. The EIR register is also used by software to clear detected errors (by writing a 1 to the appropriate bit(s) except for the unrecoverable bits described).

DWord	Bit		Description				
0	31:16	Reserved					
		Format: MBZ					
	15:0	Error Iden	tity Bits				
	Format: Array of Error condition bits ee the table titled Hardware-Detected Error This register contains the persistent values of ESR error status bits that are unmast EMR register. The logical OR of all (defined) bits in this register is reported in the N of the Interrupt Status Register. In order to clear an error condition, software must error by writing a 1 to the appropriate bit(s) in this field. If required, software show proceed to clear the Master Error bit of the IIR.				Hardware-Detected Error Bits		
					gister is reported in the Master Error bit condition, software must first clear the required, software should then		
		Valu	ıe	Name	Description		
		0h		[Default]			
			1h		Error occurred	Error occurred	
				Programming Note	es		
				et bit will cause that error condition to be nnot be cleared except by reset (i.e., it is	3		



VCS Error Mask Register

VCS_EMR - VCS Error Mask Register

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000 [NOVALIDPROJECTS]

0x0000FFFF [HSW]

Access: R/W Size (in bits): 32

Address: 120B4h Valid Projects: HSW

The EMR register is used by software to control which Error Status Register bits are "masked" or "unmasked". "Unmasked" bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. "Masked" bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts.

Undefined or reserved bits in the Hardware Detected Error Bit Table will always return a read value of '1'

DWord	Bit	Description			
0	31:16	Reserved			
		Default Val	lue:		0000h
		Project:			HSW
		Format:		MBZ	
	15:0	Error Mask Bits			
		Format: Array of error condition mask bits See the table titled Hardware-Detected Error Bits.			
		This register contains a bit mask that selects which error condition bits (from the ESR) are reported in the EIR.			
		Value Name Description			
		0000h Not Masked Will be reported in the EIR			
		FFFFh	Masked [Default]	Will not be reporte	ed in the EIR



VCS Error Status Register

VCS_ESR - VCS Error Status Register

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 120B8h Valid Projects: HSW

The ESR register contains the current values of all Hardware-Detected Error condition bits (these are all by definition persistent). The EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set bits must be cleared by software) and thereby causing a Master Error interrupt condition to be reported in the ISR.

DWord	Bit		Description		
0	31:16	Reserved			
		Format:		MBZ	
	15:0	Error State	Error Status Bits		
		Format: Array of error condition bits See the table titled Hardware-Detected Error Bits.			
		This register contains the non-persistent values of all hardware-detected error condition			
		bits.	bits.		
		Value	Name	Description	
		0h	Oh [Default]		
		1h	Error Condition Detected	Error Condition detected	



VCS Instruction Parser Mode Register

VCS_INSTPM - VCS Instruction Parser Mode Register

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 120C0h-120C3h

Valid Projects: HSW

The VCS_INSTPM register is used to control the operation of the VCS Instruction Parser. Certain classes of instructions can be disabled (ignored) - often useful for detecting performance bottlenecks. Also, "Synchronizing Flush" operations can be initiated - useful for ensuring the completion (vs. only parsing) of rendering instructions. DefaultValue=0000 0000h

Programming Notes

All reserved bits are implemented.

DWord	Bit	Description					
0	31:16	Masks					
		Format: Mask[15:0]					
		These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.					
	15:11	Reserved					
		Project:	All				
		Format:	MBZ				
	10	Reserved					
		Project:	HSW				
		Format:	MBZ				
	9	TLB Invalidate					
		Project:	HSW				
		Format:	U1				
		If set, this bit allows the command stream engine to inval with the Sync flush enable. Note: GFX soft resets do not invalidate TLBs, it is up to GFX reset./	_				



V	CS_INSTPINT - V	CS Instruction Parse	er wode Register	
8:7	Reserved			
	Format:		MBZ	
6	Memory Sync Enable			
	Project:		HSW	
	If set, this bit allows the memory.	video decode engine to write out	the data from the local caches to	
5	Sync Flush Enable			
	Project:	HSW		
	Format: Enable (Cleared by HW)			
	This field is used to request a Sync Flush operation. The device will automatically clear this bit before completing the operation. See Sync Flush (<i>Programming Environment</i>). Setting the Sync Flush Enable will cause a config write to MMIO register space with the address 0x4f100.			
	Programming Notes			
	The command parser must be stopped prior to issuing this command by setting the Stop Ring bit in register BCS_MI_MODE . Only after observing Ring Idle set in BCS_MI_MODE can a Sync Flush be issued by setting this bit. Once this bit becomes clear again, indicating flush complete, the command parser is re-enabled by clearing Stop Ring .			
4:0	Reserved			
	Access:		R/W	
	Format:		MBZ	



Batch Buffer State Register

BB_STATE - Batch Buffer State Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS, VideoCS, VideoEnhancementCS

Default Value: 0x00000000 [HSW]

Access: RO Size (in bits): 32

Address: 12110h

Name: VCS Batch Buffer State Register

ShortName: VCS_BB_STATE

Address: 1A110h

Name: VECS Batch Buffer State Register

ShortName: VECS_BB_STATE

Address: 22110h

Name: BCS Batch Buffer State Register

ShortName: BCS_BB_STATE

This register contains the attributes of the current batch buffer initiated from the Ring Buffer.

This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer.

This register is saved and restored with context.

DWord	Bit	Description			
0	31:7	Reserved			
		Project:		All	
		Format:		MBZ	
	6	2nd Level Buffer Security Indicator			
		Project:			
		Source:	BlitterCS, VideoEnhancementCS		
		Exists If:			
		Format: MI_2ndBufferSecurityType			
		If set, VECS is fetching 2nd level batch commands from a PPGTT address space. If clear, GGTT. If			
		execlists are enabled and this is set, the batch buffer is non-secure and cannot execute privileged			
			s privileged (GGTT) memory. It will be	accessed via the PPGTT. If clear, this	
		patch buller is secure	and will be accessed via the GGTT.		



BB_STATE - **Batch Buffer State Register**

	Value	Name	Description
H	0h	MIBUFFER_SECURE [Default]	Located in GGTT memory
	1h	MIBUFFER_NONSECURE	Located in PPGTT memory

Programming Notes

When execlists are enabled, this field reflects the effective security level and may not be the same as the Buffer Security Indicator written using MI_BATCH_BUFFER_START.

6 **2nd Level Buffer Security Indicator**

Project:	HSW
Source:	VideoCS, VideoCS2
Exists If:	//VCS, VCS2

If set, VCS is fetching 2nd level batch commands from a PPGTT address space. If clear, GGTT. If execlists are enabled and this is set, the batch buffer is non-secure and cannot execute privileged commands nor access privileged (GGTT) memory. It will be accessed via the PPGTT. If clear, this batch buffer is secure and will be accessed via the GGTT. Note: When execlists are enabled this field reflects the effective security level and may not be the same as the Buffer Security Indicator written using MI_BATCH_BUFFER_START.

Value	Name	Description	
0h	MIBUFFER_SECURE [Default]	Located in GGTT memory	
1h	MIBUFFER_NONSECURE	Located in PPGTT memory	

5 **1st Level Buffer Security Indicator**

Project:	HSW
Format:	MI_1stBufferSecurityType

If set, BCS is fetching 1st level batch commands from a PPGTT address space. If clear, GGTT. If execlists are enabled and this is

set, the batch buffer is non-secure and cannot execute privileged commands nor access privileged (GGTT) memory. It will be accessed via the PPGTT. If clear, this batch buffer is secure and will be accessed via the GGTT.

Note: When execlists are enabled this field reflects the effective security level and may not be the same as the Buffer Security Indicator written using MI_BATCH_BUFFER_START.

Value	Name	Description
0h	MIBUFFER_SECURE [Default]	Located in GGTT memory
1h	MIBUFFER_NONSECURE	Located in PPGTT memory

4 Reserved

4 Reserved

Project:	All
Source:	BlitterCS



BB_STATE - Batch Buffer State Register					
		Exists If:	//BCS		
		Format:	MBZ		
	3:0 Reserved				
		Project:		All	
Format:		Format:		MBZ	



Pending Head Pointer Register

	UHPIK -	Pending	Head	Pointer	Register
Register Space:	MMIO: 0/2/0				

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02134h

Name: RCS Pending Head Pointer Register

ShortName: RCS_UHPTR

Address: 12134h

Name: VCS Pending Head Pointer Register

ShortName: VCS_UHPTR

Address: 1A134h

Name: VECS Pending Head Pointer Register

ShortName: VECS_UHPTR Valid Projects: [DevHSW+]

Address: 22134h

Name: BCS Pending Head Pointer Register

ShortName: BCS_UHPTR

Programming Notes

Once SW uses UHPTR to preempt the existing workload, should explicitly program MI_SET_CONTEXT to save the preempted context status before submitting the new workload. In case SW doesn't want to save the state of the preempted context, it should at the minimum program RS_PREEMPT_STATUS to 0x0 so that the register status doesn't interfere with the new workloads.

DWord	Bit	Description				
0	31:3	Head Pointer Address				
		Format:				
Description				Project		
	This register represents the GFX address offset where execution should c the ring buffer following execution of an MI_ARB_CHECK command.				HSW	
	2:1	Reserved				
		Format:	mat: MBZ			



	0	Head Pointer Valid					
				Description	Project		
		This bi	t is set b	y the software to request a pre-emption.			
		stream	•	ordware when an MI_ARB_CHECK command is parsed by the command nardware uses the head pointer programmed in this register at the time nerated.	HSW		
		Value	Name	Description			
		0	InValid	No valid updated head pointer register, resume execution at the current location in the ring buffer	t		
		1	Valid	Indicates that there is an updated head pointer programmed in this rec	iister		



Batch Buffer Head Pointer Register

BB_ADDR - Batch Buffer Head Pointer Register

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 02140h

Name: RCS Batch Buffer Head Pointer Register

ShortName: RCS_BB_ADDR

Address: 12140h

Name: VCS Batch Buffer Head Pointer Register

ShortName: VCS_BB_ADDR

Valid Projects: HSW

Address: 1A140h

Name: VECS Batch Buffer Head Pointer Register

ShortName: VECS_BB_ADDR

Address: 22140h

Name: BCS Batch Buffer Head Pointer Register

ShortName: BCS_BB_ADDR

This register contains the current DWord Graphics Memory Address of the last-initiated batch buffer.

Programming Notes

Programming Restriction: This register should NEVER be programmed by driver. This is for HW internal use only.

DWord	Bit	Description				
0	31:2	Batch Buffer Head Pointer				
		Project: DevHSW+				
		Format: GraphicsAddress[31:2]				
		This field specifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer is currently fetching commands. If no batch buffer is currently active, the Valid bit will be 0 and this field will be meaningless.				
	1	Reserved				
		Format: MBZ				



BB_ADDR - Batch Buffer Head Pointer Register							
Format:				U1			
				1			
Value		Name		Description			
	Oh Invalid [Default] Batch buffer Invalid			Invalid			
	1h Valid Batch buffer Valid			Valid			



2nd Level Batch Buffer Address

BBA_LEVEL2 - 2nd Level Batch Buffer Address

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 12144h Valid Projects: [HSW]

This register is to read the current value of the 2nd level batch buffer address. Since the 2nd level batch buffer logic is shared with the C6 work-around batch buffer, this also shows the work-around address when it is active.

DWord	Bit	Description		
0	31:2	WA Batch Buffer Address		
		Format:	U30	
		Pointer to the WA Batch Buffer Address.		
	1:0	Reserved		
		Format:	MBZ	



VCS Counter for the bit stream decode engine

VCS_CNTR - **VCS** Counter for the bit stream decode engine Register Space: MMIO: 0/2/0 Project: **HSW** Source: VideoCS Default Value: 0xFFFFFFF Access: R/W Size (in bits): 32 Address: 12178h-1217Bh Valid Projects: **HSW DWord** Bit **Description** 0 31:0 **Count Value** Default Value: ffffffffh Writing a Zero value to this register starts the counting.

Writing a Value of FFFF FFFF to this counter stops the counter.



VCS Threshold for the counter of bit stream decode engine

VCS_THRSH - VCS Threshold for the counter of bit stream decode engine

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00150000

Access: R/W Size (in bits): 32

Address: 1217Ch-1217Fh

Valid Projects: HSW

DWord Bit Description

31:0 Threshold Value

Default Value: 00150000h

The value in this register reflects the number of clocks the bit stream decode engine is expected to run. If the value is exceeded the counter is reset and an interrupt may be enabled in the device.



VCS Ring Buffer Next Context ID Register

VCS_RNCID - **VCS** Ring Buffer Next Context ID Register

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 12198h-1219Fh

Valid Projects: HSW

This register contains the next ring context ID associated with the ring buffer.

Programming Notes

The current context (RCCID) register can be updated indirectly from this register on a context switch event. Note that this can only be triggered when arbitration is enabled or if the current context runs dry (head pointer becomes equal to tail pointer).

DWord	Bit	Description	
0	63:0	Context ID	
		See Context Descriptor for VCS.	



VCS Context Sizes

VCS_CXT_SIZE - VCS Context Sizes Register Space: MMIO: 0/2/0 **HSW** Project: Source: VideoCS Default Value: 0x00000000 [NOVALIDPROJECTS] 0x00040D02 [HSW] Access: Read/32 bit Write Only Size (in bits): 32 Address: 121A8h Valid Projects: **HSW DWord Description** Bit 0 31:21 Reserved Format: MBZ 20:16 **VCS Context Size**

Format:

Value Name Project 4h [Default] **HSW** 15:13 Reserved MBZ Format: 12:8 **VCR Context Size** U5 Format: **Value Name Project** Dh [Default] **HSW** 7:5 Reserved MBZ Format: 4:0 **Execlist Context Size** U5 Format: **Value Name Project** 2h [Default] **HSW**

U5



VCS PPGTT Directory Cacheline Valid Register

VCS_PP_DCLV - VCS PPGTT Directory Cacheline Valid Register

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 12220h

This register controls update of the on-chip PPGTT Directory Cache during a context restore. Bits that are set will trigger the load of the corresponding 16 directory entry group.

This register is restored with context (prior to restoring the on-chip directory cache itself). This register is also restored when switching to a context whose LRCA matches the current CCID if the **Force PD Restore** bit is set in the context descriptor. The context image of this register must be updated and maintained by SW; SW should not normally need to read this register.

This register can also effectively be used to limit the size of a processes' virtual address space. Any access by a process that requires a PD entry in a set that is not enabled in this register will cause a fatal error, and no fetch of the PD entry will be attempted.

DWord	Bit	Description						
0	63:32	Reserved						
		Format:		MBZ				
	31:0 PPGTT Directory Cache Restore [132] 16 entries							
		Format:	Enable[32]					
		If set, the [1st32nd] 16 entries of the directory cache are considered valid and will be brought in on context restore. If clear, these entries are considered invalid and fetch of these entries will not be attempted.						



Video Mode Register

MFX_MODE - Video Mode Register									
Register Space: MMIO: 0/2/0				/0					
Project: HSW									
Source: VideoCS, VideoCS				ideoCS	2				
Default Value: 0x00000000				0					
Access: R/W									
Size (in bits):		3	32						
Trusted Type: 1									
Address:		1	229Ch						
Valid Projects: HSW									
DWord	Bit	Description							
0	31:16	Mask Bits							
		Format	t:			Mask[15:0]			
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)							
	15:14	Reserve	eserved						
		Project:					HSW		
		Format:					MBZ		
	13:10	Reserved							
		Project:					All		
		Format:					MBZ		
	9	Per-Process GTT Enable							
		Format: Enable Per-Process GTT BS Mode Enable					e		
					I			1	
		Value			Description				
		0h	PPGTT Disable [Default]		When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT				
					as their translation space.				
		1h	Lh PPGTT Enable		When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.				
	8	Reserve	ed						
		Project					HSW		



	MFX_MODE - \	/ideo Mode Register
7	Reserved	
	Project:	HSW
	Format:	MBZ
6:5	Reserved	
	Project:	All
	Format:	MBZ
4:0	Reserved	
	Project:	HSW
	Format:	MBZ



VCS Reported Timestamp Count

VCS_TIMESTAMP - VCS Reported Timestamp Count

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000, 0x00000000

Access: RO. This register is not set by the context restore.

Size (in bits): 64

Address: 12358h Valid Projects: HSW

This register provides an elapsed real-time value that can be used as a timestamp. This register is not reset by a graphics reset. It will maintain its value unless a full chipset reset is performed.

Note: This timestamp register reflects the value of the PCU TSC. The PCU TSC counts 10ns increments; this timestamp reflects bits 38:3 of the TSC (i.e. 80ns granularity, rolling over every 1.5 hours).

DWord	Bit	Description	
0	63:36	Reserved	
		Format:	MBZ
	35:0	Timestamp Value	
		Format:	U36
		This register toggles every 80 ns. The upper 28 bits	are zero.



MFD Error Status

MFD	FRROR	STATUS -	- MFD	Frror S	Status
		JIAIUJ			Julius

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12400h Valid Projects: HSW

This register stores the error status flags and count reports by the bit-stream decoder.

This register is not part of hardware context save and restore. Driver should read the content prior to starting a new batch/frame.

DWord	Bit		Description			
0	31:16	Number of N	/IB Concealment			
		Exists If:	//AVC CAVLC, AVC	CABAC, VC1 and MPEG2 == True		
		Format:	U16			
			ld indicates the numl ling a new frame.	ber of MB is concealmed by hardware. This field is clear at the		
	31:16	Number of E	rror Events			
		Exists If:		//JPEG == True		
		Format:		U16		
				ber of error events detected during decoding the current tof decoding a new frame.		
	15:0	Bit-stream E	rror flags			
		Bit-stream error detected by the VLD bit-steram decoder. These flags are reset at the beginning				
		of a frame and updated until starting of another frame.				
		AVC CAVLC: Please refer to AVC CAVLC table for each bit field				
		AVC CABAC: Please refer to AVC CABAC table for each bit field				
		VC1: Please r	efer to VC1 table for	each bit field		
		MPEG2: Pleas	se refer to MPEG2 tab	ple for each bit field		
		JPEG: Please refer to JPEG table for each bit field				



Bitstream Output Minimal Size Padding Count Report Register

MFC_AVC	MINSIZE_PADDING_COUNT - Bitstream Output Mini	mal
	Size Padding Count Report Register	
Register Space:	MMIO: 0/2/0	

D : .

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12414h
Name: VDBOX1
Valid Projects: HSW

This register stores the count in bytes of minimal size padding insertion. It is primarily provided for statistical data gathering. This register is part of the context save and restore.

DWord	Bit	Description
0	31:0	MFC AVC MinSize Padding Count
		Total number of bytes in the bitstream output contributing to minimal size padding operation.
		This count is updated each time when the padding count is incremented.



MFD Picture Parameter

MFD_PICTURE_PARAM - MFD Picture Parameter

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 12420h Valid Projects: HSW

 DWord
 Bit
 Description

 0
 31:0
 Reserved

 Format:
 MBZ



MFX Pipeline Status Flags

MFX_STATUS_FLAGS - MFX Pipeline Status Flags

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12438h Valid Projects: HSW

This register stores the various pipeline status flags.

		t part of hardware context save and restore.				
DWord	Bit		Description			
0	31:17	Reserved				
		Format:			MBZ	
	16	MFX Active Frame decod Set on frame clear on frame		S.		
	15:10	Reserved				
		Format:			MBZ	
	9	Streamout E	inable			
	8	Reserved				
	7	Post Debloc	king Mode Enable			
	6	Pre Deblock	ing Mode Enable			
	5	Decoder Mo	de Select			
		Value		Nam	e	
		0	Configure the MFD Engine	e for VLD Mo	de	
		1	Configure the MFD Engine	e for IT Mode		
	4	Codec Selec	t			
			Value		Name	
		0		Decode		
		1		Encode		
	3:2	Video Mode	1			



MFX_	STATUS	FLAG	S - N	/FX P	ipeline Status Flags
		Value			Name
	00b				MPEG2
	01b				VC1
	10b				AVC
	11b				JPEG
1	Decoder Sho	ort Format	Mode		
	Value	Name			Description
	0		AVC/\	VC1 Short	Format Mode is in use
	1		AVC/\	VC1 Long	Format Mode is in use
0	Stitch Mode	h Mode			
	Value	Nan	ne		Description
	0b			Not in St	titch Mode
	1b			In the Sp	pecial Stitch Mode



MFX Frame Performance Count

MFX_FRAME_PERFORMANCE_CT - MFX Frame Performance Count

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12460h Valid Projects: HSW

This register stores the number of clock cycles spent decoding/encoding the current frame.

)		· ·
DWord	Bit	Description
0	31:0	MFX Frame Performance Count
		Total number of clocks between frame start and frame end. This count is incremented on crm clk



MFX Slice Performance Count

MFX_SLICE_PERFORM_CT - MFX Slice Performance Count

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12464h Valid Projects: HSW

This register stores the number of clock cycles spent decoding/encoding the current slice.

DWord	Bit	Description				
0	31:0	MFX Frame Performance Count				
		Total number of clocks between slice start and slice end. This count is incremented on crm_clk				



MFX Frame Macroblock Count

MFX_MB_COUNT - MFX Frame Macroblock Count

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12468h Valid Projects: HSW

This register stores the number of Macro-blocks decoded/encoded in current frame.

DWord	Bit	Description
0	31:0	MFX Frame Macro-block Count
		Total number of Macro-block decoded/encoded in current frame. This number is used with frame performance count to derive clk/mb.



MFX Frame BitStream SE/BIN Count

MFX_SE-BIN_CT - MFX Frame BitStream SE/BIN Count

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32

Trusted Type:

Address: 1246Ch Valid Projects: HSW

1

This register stores the number of BINs (AVC CABAC) and SEs (CAVLD, VLD) decoded in a frame.

DV	Vord	Bit	Description
	0	31:0	MFX Frame Bit-stream SE/BIN Count
			Total number of BINs/SEs decoded in current frame. This number is used with frame performance
			count to derive Bin/clk or SE/clk.



MFX_Memory_Latency_Count1

MFX_LAT_CT1 - MFX_Memory_Latency_Count1

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12470h Valid Projects: HSW

This register stores the max and min memory latency counts reported on reference read requests. This register is not part of hardware context save and restore.

DWord	Bit	Description
0	31:24	Max Request Count This field indicates the maximum number of requests allowed by the memory sub-system channel.
	23:16	Current Request Count This field indicates the number of requests currently outstanding in the memory sub-system. This field should report with a value of zero at the end of frame; otherwise the motion compensation engine is most likely hung waiting for read data to be returned from sub-system.
	15:8	MFX Reference picture read request - Max Latency Count in 8xMedia clock cycles This field reports the maximum memory latency count on all reference reads requested by the motion compensation engine.
	7:0	MFX Reference picture read request - Min Latency Count in 8xMedia clock cycles This field reports the minimum memory latency count on all reference reads requested by the motion compensation engine.



MFX Memory Latency Count2

	MFX_LAT_CT2 - MFX Memory Latency Count2				
Register Space: MMIO: 0/2/0					
Project:		HSW			
Source:		VideoCS			
Default '	Value:	0x00000000			
Access:		RO			
Size (in l	bits):	32			
Trusted	Туре:	1			
Address: 12474h					
Valid Projects: HSW					
This register stores the accumulative memory latency count on reference picture read requests. This register is not part of hardware context save and restore.			·		
DWord	Bit		Description		
0	31:26	Reserved			
		Format:	MBZ		
	25:0	frame in 8xMedia clock cycles The accumulative memory latency cocompensative engine per frame.	t - Accumulative Memory Latency Count for the entire unt of all reference reads requested by motion e Motion Comp Read Count to derive average memory		



MFX Memory Latency Count3

MFX_LAT_CT3 - MFX Memory Latency Count3

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12478h Valid Projects: HSW

This register stores the max and min memory latency counts reported on row-stored/bit-stream read requests. Max and current requests into memory sub-system engine.

DWord	Bit	Description
0	31:24	Max Request Count This field indicates the maximum number of requests allowed by the memory sub-system channel.
, , , , , , , , , , , , , , , , , , , ,		This field indicates the number of requests currently outstanding in the memory sub-system. This field should report with a value of zero at the end of frame; otherwise the pre-fetch engine
	15:8	MFX row-stored/bit-stream read request - Max Latency Count in 8xMedia clock cycles This field reports the maximum memory latency count on all row-stored/bit-stream reads requested by the memory pre-fetch engine.
	7:0	MFX row-stored/bit-stream read request - Min Latency Count in 8xMedia clock cycles This field reports the minimum memory latency count on all row-stored/bit-stream reads requested by the memory pre-fetch engine.



MFX Memory Latency Count4

memory latency.

		MFX_LAT_CT4 - MFX Memory Lat	ency Count4	
Register Space: MMIO: 0/2/0				
Project:				
Source:		VideoCS		
Default \	Value:	0x00000000		
Access:		RO		
Size (in b	oits):	32		
Trusted '	Туре:	1		
Address:		1247Ch		
Valid Pro	ojects:	HSW		
_	This register stores the accumulative memory latency count on row-stored/bit-stream read requests. This register is not part of hardware context save and restore.			
DWord	Bit	Description		
0	31:26	Reserved		
		Format: MBZ		
	25:0	MFX row-stored/bit-stream read request - Accumulative	ve Memory Latency Count for the	
	entire frame in 8xMedia clock cycles			
	The accumulative memory latency count of all row-stored/bit-stream reads requested by pre-			
	fetch engine per frame.			
	This number is used with Frame row-stored/bit-stream memory read count to derive average			



MFX Frame Row-Stored/BitStream Read Count

MFX_ROW-PER-BS_COUNT - MFX Frame Row-Stored/BitStream Read Count

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12480h Valid Projects: HSW

This register stores the total number of row-stored/bit-stream read requests made by the pre-fetch engine per frame.

DWord	Bit	Description		
0	31:16	Reserved		
		Format: MBZ		
	15:0	MFX row-stored/bit-stream read request Count		
		Total number of row-stored/bit-stream read requests sent by the memory pre-fetch engine per		
		frame.		



MFX Frame Motion Comp Read Count

MFX_READ_CT - MFX Frame Motion Comp Read Count

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12484h

This register stores the total number of reference picture read requests made by the Motion Compensation engine per frame.

DWord	Bit	Description	
0	31:20	Reserved	
		Format: MBZ	
	19:0 MFX Frame Motion Comp CL read request Count Total number of reference picture read requests by the motion compensations.		otion compensation engine per



MFX Frame Motion Comp Miss Count

MFX_MISS_CT - MFX Frame Motion Comp Miss Count

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12488h Valid Projects: HSW

This register stores the total number of cacheline hits occurred in the motion compensation cache per frame. This register is not part of hardware context save and restore.

DWord	Bit	Description			
0	31:16	Reserved			
		ormat: MBZ			
	15:0	MFX Frame Motion Comp cache miss Count Total number of CL misses occurred in the 12KB cache of t frame. This number is used along with MFX Frame Motion Comcache miss/hit ratio.			



Reported Bitstream Output Byte Count per Frame Register

M	MFC_BITSTREAM_BYTECOUNT_FRAME - Reported Bitstream Output Byte Count per Frame Register				
Register	Register Space: MMIO: 0/2/0				
Project:		HSW			
Source:		VideoCS			
Default \	/alue:	0x0000000			
Access:		RO			
Size (in b	oits):	32			
Trusted '	Туре:	1			
Address:		124A0h			
Valid Pro	Valid Projects: HSW				
This regi	ster s	tores the count of bytes of the bitstream output per frame			
DWord	Bit	Description			
0	31:0	MFC Bitstream Byte Count per Frame			
	Total number of bytes in the bitstream output per frame from the encoder. This includes				
	header/tail/byte alignment/data bytes/EMU (emulation) bytes/cabac-zero word insertion/pado				
		insertion. This count is updated for every time the internal bitstream counter is incremented and			
		its reset at image start.			



Reported Bitstream Output Bit Count for Syntax Elements Only Register

MFC_BITSTREAM_SE_BITCOUNT_FRAME - Reported Bitstream Output Bit Count for Syntax Elements Only Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 124A4h Valid Projects: HSW

This register stores the count of number of bits in the bitstream due to syntax elements only. This excludes header/ byte alignment /tail/EMU/CABAC-0word/padding bits but includes the stop-one-bit. This register is part of the context save and restore.

DWord	Bit	Description	
0	31:0	FC Bitstream Syntax Element Only Bit Count	
		Total number of bits in the bitstream output due to syntax elements only. It includes the data bytes only. This count is updated for every time the internal bitstream counter is incremented and	
		its reset at image start.	



Reported Bitstream Output CABAC Bin Count Register

MFC_AVC_CABAC_BIN_COUNT_FRAME - Reported Bitstream Output CABAC Bin Count Register

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 124A8h Valid Projects: HSW

This register stores the count of number of bins per frame.

DWord	Bit	Description	
0	31:0	AFC AVC Cabac Bin Count	
		Total number of BINs in the bitstream output per frame from the encoder. This count is updated	
		for every time the bin counter is incremented and its reset at image start.	



MFC_AVC_CABAC_INSERTION_COUNT

AVC_CABAC_INSERTION_COUNT -

MFC_AVC_CABAC_INSERTION_COUNT

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 124ACh Valid Projects: HSW

This register stores the count in bytes of CABAC ZERO_WORD insertion. It is primarily provided for statistical data gathering.

DWord	Bit	Description	
0	31:0	FC AVC Cabac Insertion Count	
		Total number of bytes in the bitstream output before for the CABAC zero word insertion. This	
		count is updated each time when the insertion count is incremented.	



MFC Image Status Mask

MFC_IMAGE_STATUS_MASK - MFC Image Status Mask

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 124B4h Valid Projects: HSW

This register stores the image status(flags).

This register store	ms register stores the image status(mags).				
DWord	Bit	Description			
0	31:0	Control Mask			
		Control Mask for dynamic frame repeat.			



MFC Image Status Control

M	FC_II	MAGE_STATUS_CONTROL - I	MFC Image Status Control			
Register S	Space:	MMIO: 0/2/0				
Project:	•	HSW				
Source:		VideoCS				
Default V	alue:	0x0000000				
Access:		RO				
Size (in bi	its):	32				
Trusted T	ype:	1				
Address:		124B8h				
Valid Proj	jects:	HSW				
This regis	ter stor	res the suggested data for next frame in multi-pa	ass.			
DWord	Bit	Desc	ription			
0	31:24	Cumulative slice delta QP				
	23:16	QP Value				
		suggested slice QP delta value for frame level F	Rate control. This value can be +ve or -ve			
	15	QP-Polarity Change Cumulative slice delta QP polarity change.				
	14:13	Num-Pass Polarity Change Number of passes after cumulative slice delta QP polarity changes.				
	12	Reserved				
		Project:	HSW			
		Format:	MBZ			
	11:8	Total Num-Pass				
	7:4	Reserved				
		Format:	MBZ			
	3	Reserved				
		Project:	HSW			
		Format:	MBZ			
	2	Panic Panic triggered to avoid too big packed file.				
	1	Frame Bit Count Frame Bit count over-run/under-run flag				
	0	Max Conformance Flag Max Macroblock conformance flag or Frame Bi	t count over-run/under-run			



MFC QP Status Count

		MFC_QUP_CT - MFC QP Status Count
Register	Space:	MMIO: 0/2/0
Project:		HSW
Source:		VideoCS
Default Value:		0x00000000
Access:		RO
Size (in b	oits):	32
Trusted	Туре:	1
Address		124BCh
Valid Pro	ojects:	HSW
This regi	ster sto	ores the suggested QP COUNTS in multi-pass.
DWord	Bit	Description
0	31:24	Cumulative QP Adjust
		Format: U8
		Cumulative QP adjustment after multiple passes. If there is no need to multi-pass, this value would be zero. (This is in sign magnitude form).
	23:0	Cumulative QP
		Format: U24
		Cumulative QP for all MB of a Frame (Can be used for computing average QP).



VCS_PREEMPTION_HINT_UDW

VCS_PREEMPTION_HINT_UDW - VCS_PREEMPTION_HINT_UDW

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 124C8h Valid Projects: HSW

This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the Batch Buffer corresponding to MI_ARB_CHECK command called Preemption Hint Address.

Programming Notes

Programming Restriction:

This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of UHPTR being sampled by a given MI_ARB_CHK in command stream.

DWord	Bit		Description	
0	31:16	Reserved	eserved	
		Format:		MBZ
	15:0	Preempted Hint Address	Upper DWORD	
		Format:	GraphicsAddress[47:32]	
		host's 64-bit virtual addre	3	B virtual address space within the n Preemption Hint is set to Batch o Ring Buffer.



Bitstream Output Byte Count Per Slice Report Register

MFC_BITSTREAM_BYTECOUNT_SLICE - Bitstream Output Byte Count Per Slice Report Register

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 124D0h Valid Projects: HSW

This register stores the count of bytes of the bitstream output. This register is part of the context save and restore.

DWord	Bit	Description
0	31:0	MFC Bitstream Byte Count
		Total number of bytes in the bitstream output from the encoder. This count is updated for every
		time the internal bitstream counter is incremented.



Bitstream Output Bit Count for the last Syntax Element Report Register

MFC_BITSTREAM_SE_BITCOUNT_SLICE - Bitstream Output Bit Count for the last Syntax Element Report Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 124D4h
Name: VDBOX1
Valid Projects: HSW

This register stores the count of number of bits in the bitstream for the last syntax element before padding. The bit count is before the byte-aligned alignment padding insertion, but includes the stop-one-bit. This register is part of the context save and restore.

Description
MFC Bitstream Syntax Element Bit Count
Total number of bits in the bitstream output before padding. This count is updated each time the internal counter is incremented.



PAK_Stream-Out Report (Warnings)

PAK_WARN - PAK_Stream-Out Report (Warnings)

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 124E4h Valid Projects: HSW

DWord	Bit	Des	cription	
0	31:22	Reserved		
		Project:	All	
		Format:	MBZ	
	21	Skip Run > 8192 (AVC)		
	20	Incorrect SkipMB (AVC and mpeg2)		
	19	Incorrect MV difference for dual-prime	MB (mpeg2)	
	18	End of Slice signal missing on last MB of	a Row(mpeg2)	
	17	Incorrect DCT type for field picture		
	16	MVs are not within defined range by fco	de	
	15:8	MB Y-position		
	7:0	MB X-position		



PAK_Stream-Out Report (Errors)

	Р	AK_ERR - PAK_Stream-Out Repo	ort (Errors)	
Register Spa	ice:	MMIO: 0/2/0		
-5		HSW		
Source:		VideoCS		
Default Value:		0x0000000		
Access:		RO		
Size (in bits)	:	32		
Trusted Type	e:	1		
Address:		124E8h		
Valid Project	is:	HSW		
DWord	Bit	Description		
0	31:22	Reserved		
		Format:	MBZ	
	21	Incorrect IntraMBFlag in I-slice(AVCf)		
	20	Out of Range Symbol Code(AVC/mpeg2)		
	19	Incorrect MBType(AVC/mpeg2		
	18	Motion Vectors are not inside the frame boundary	(mpeg2)	
	17	Scale code is zero(mpeg2)		
	16	Incorrect DCTtype for given motionType(mpeg2)		
	15:8	MB Y-position		
	7:0	MB X-position		



PAK Report Running Status

PAK_REPORT_STAT - PAK Report Running Status

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 124ECh

Valid Projects: HSW

DWord Bit Description

0 31:1 Reserved

0 PAK Status

Value Name Description

0 PAK engine is IDLE

1 PAK engine is currently generating bit stream.



MFC_AVC Bitstream Decoding Front-End Parsing Logic Error Counter

MFC_VIN_AVD_ERROR_CNTR - MFC_AVC Bitstream Decoding Front-End Parsing Logic Error Counter

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 12804h Valid Projects: HSW

 DWord
 Bit
 Description

 0
 31:0
 Reserved

 avd_error_flagsR[31:0]
 Format:
 MBZ



TLBPEND Control Register

		GFX_PEND_TLB - TLE	BPEND Control I	Register
Register	Space:	MMIO: 0/2/0		
Project:		HSW		
Source:		VideoCS		
Default '	Value:	0x00000000		
Access:		R/W		
Size (in I	oits):	32		
Trusted	Туре:	1		
Address	:	14040h		
Max Ou	tstandiı	ng Media pending TLB requests		
DWord	Bit		Description	
0	31	Reserved		
		Project:	HSW	
		Format:	MBZ	
	30	Reserved		
		Format:	MBZ	
	29:24	VMX BS Limit Count		
		Format:		U6
		This is the MAX number of Allowed in	ternal pending read reques	ts which require a TLB read.
	23	VMC Limit Enable bit		
		Format:		U1
		This bit is used to enable the pending	TLB requests limitation fun	ction for the VMC.
		When set, the number of internal pend the programmed counter value.	ding read requests which re	equire a TLB read will not exceed
	22	Reserved		
		Format:	MBZ	
	21:16	VMC TLB Limit Count		
		Format:		U6
		This is the MAX number of Allowed in	ternal pending read reques	ts which require a TLB read.
	15	VMXRS Limit Enable bit		
	15	Format:		U1



	GFX_PEND_TLB - TLBPEND Con	trol R	Register
	This bit is used to enable the pending TLB requests limit.	ation fund	ction for the VMX Row store.
	When set, the number of internal pending read requests the programmed counter value.	which red	quire a TLB read will not exceed
14	Reserved		
	Format:	MBZ	
13:8	VMX RS Random Accsess TLB Limit Count		
	Format:		U6
	This is the MAX number of Allowed internal pending rea	d request	s which require a TLB read.
7	VCS Limit Enable bit		
	Format:		U1
	This bit is used to enable the pending TLB requests limit. Streamer. When set, the number of internal pending read requests the programmed counter value.		
6	Reserved		
	Format:	MBZ	
5:0	VCS TLB Limit Count		
	Format:		U6
	roillat.		00



GAC_GAB Arbitration Counters Register 1

GAC	_AI	RB_CTL_REG - GAC_GAB Arbitration Counters Register 1
Register S	pace:	MMIO: 0/2/0
Project:		HSW
Source:		VideoCS
Default Va	lue:	0x00400002
Access:		R/W
Size (in bit	ts):	32
Trusted Ty	/pe:	1
Address:		14050h
GAC_GAB	R/RO	/W Arbitration Control Register
DWord	Bit	Description
0	31	GAC write request Limit Enable
		Format: U1
		As long As there is no conflict between GAC and GAB, GAC will alow whoever shows up (if media present and no GAB, let meda and vice versa). If both are present, start counting and switch when programmable no of request is expired. Allow only One GAB request and reset the counter. Counter only counts while we service a particular client and another client is present, else counter will reset.
	30	VLF Final write Limit Enable
		Format: MBZ
		As long as there is no conflict Between VCS MFD and VLF Final Write, GAC will allow whoever shows up (if VLF present and no VCSMFD, Let VLF and vice versa). If both are present, Start counting and when programmable no of request is expired. Allow only One VCSMFD request And counter will reset. Counter only counts while we service a particular client and another client is present, else counter will reset.
2	9:24	Write Req Limit Count
		Format: U6
		The value programmed determines the number of GAC/VLF Writes will allow for Each time.
	23	GAC/GAB Cascaded Read Only Limit Enable
		Format: U1
		As long as there is no conflict between GAC and GAB Read Requests, GAC will allow whoever shows up (if GAC present and no GAB, Let GAC and vice versa). If both are present, Start counting and switch when programmable no of request from either side is expired (reset the counter when switch). Counter only counts while we service a particular client and other client is



	present, else counter will re	set.	
22	Fixed Priority Setting		
	Format:	MBZ	
	Once programmable counteregister setting.	er is disabled, GAC uses the fixed arbitration setting given in this	
	Value	Name	
	0	GAC	
	1	GAB [Default]	
21	Reserved		
	Format:	MBZ	
20:16	GAC/GAB Read Only Limit	Counter Value	
	Format:	U5	
	This is the Maximum number	er of Read requests Allowed from Each Cascaded Agent. Default 0	
15	GAC/GAB Cascaded Read	•	
	Format:	U1	
	As long as there is no conflict Between GAC and GAB Read Only Requests, GAC will allow whoever shows up (if GAC present and no GAB, Let GAC and vice versa). If both are present, Start counting and switch when programmable no of request from either side is expired (reset the counter when switch). Counter only counts while we service a particular client and other client is present, else counter will reset.		
	the counter when switch). (Counter only counts while we service a particular client and other	
	the counter when switch). (Counter only counts while we service a particular client and other	
14	the counter when switch). Client is present, else count	Counter only counts while we service a particular client and other ter will reset.	
14	the counter when switch). (client is present, else count Default 0	Counter only counts while we service a particular client and other ter will reset.	
14	the counter when switch). (client is present, else count Default 0 Default priority 0-GAC, 1-	Counter only counts while we service a particular client and other ter will reset. GAB	
14	the counter when switch). (client is present, else count Default 0 Default priority 0-GAC, 1-Format:	Counter only counts while we service a particular client and other ter will reset. GAB	
	the counter when switch). Collection is present, else count Default 0 Default priority 0-GAC, 1-Format: Default 0	Counter only counts while we service a particular client and other ter will reset. GAB	
	the counter when switch). (client is present, else count Default 0 Default priority 0-GAC, 1-Format: Default 0 Reserved	Counter only counts while we service a particular client and other ter will reset. GAB MBZ MBZ	
13	the counter when switch). (client is present, else count Default 0 Default priority 0-GAC, 1-Format: Default 0 Reserved Format:	Counter only counts while we service a particular client and other ter will reset. GAB MBZ MBZ	
13	the counter when switch). Collection is present, else counted Default 0 Default priority 0-GAC, 1-Format: Default 0 Reserved Format: GAC/GAB Read Limit Counter Cou	Counter only counts while we service a particular client and other ter will reset. GAB MBZ MBZ MBZ	
13	the counter when switch). Collection is present, else counted Default 0 Default priority 0-GAC, 1-Format: Default 0 Reserved Format: GAC/GAB Read Limit Counter Cou	GAB MBZ MBZ MBZ MBZ MUS	
13 12:8	the counter when switch). Collect is present, else counter Default 0 Default priority 0-GAC, 1-Format: Default 0 Reserved Format: GAC/GAB Read Limit Counter Format: This is the Maximum number	GAB MBZ MBZ MBZ MBZ MUS	
13 12:8	the counter when switch). Collect is present, else counter Default 0 Default priority 0-GAC, 1-Format: Default 0 Reserved Format: This is the Maximum number Reserved Format:	Counter only counts while we service a particular client and other ter will reset. GAB MBZ MBZ MET MBZ MBZ MBZ MBZ MBZ MBZ MBZ MB	



GAC_ARB_CTL_REG - GAC_GAB Arbitration Counters Register 1

Format: U6

Minimum value the PPGGTT LRA can have (effectively partitioning the TLB between PPGTT and GGTT). Currently, only 2 entries are allocated to GGTT in ASmodel. TLB64 is shared by GGTT and PPGTT entries, are 2 LRAs, the GGTT one running from 0 up to PPGTT_MIN -1 (which is 2, but could be changed if needed), and the PPGTT one running from PPGTT_MIN up to 63.



Media Arbiter Error Report Register

	(GAC_ERROR - Media Arbiter Error Report Register					
Register	Space	: MMIO: 0/2/0					
Project:	•	HSW					
Source:		VideoCS					
Default \	Value:	0x0000000					
Access:		R/W					
Size (in l	oits):	32					
Trusted	Туре:	1					
Address	•	140A0h					
These re	gisters	are directly mapped for the Error Reporting bits.					
DWord	Bit	Description					
0	31:11	Reserved/ECO					
	10	Invalid Page Directory entry VTD translation error PD entry's VTD translation generated an error (HPA is not accessible for DMA read or write)valid bit is 0Hardware Status Page Fault errorHWSP's GTT translation generated a page fault (GTT entry not valid)					
	9	Reserved					
7		Unloaded PD error The Cache Line containing a PD entry being accessed was marked as invalid in the last PD load cycle.					
		Hardware Page Directory Status Pageentry VTD translation error The Global Hardware PStatus Page (HWSP) VTD entry's VTD translation generated an error (HPA Page is not accessible for DMA read or write)					
		Hardware StatusContext Page VTD translation error A PD Context Page'entry's VTD translation generated an error (HPA is not accessible for DMA read or write)					
	5	Context TLB Page VTD translation error A Context TLB Page's VTD translation generated an error (HPA is not accessible for DMA read or write)					
	4	Hardware Status Page VTD Fault errortranslation error HWSP's VTD GTT translation generated a page fault (GTT entry not valid)n error					
	Hardware Status Page VTD translation error The Global Hardware Status Page (HWSP's) VTD translation generated an error (HPA Page is not accessible for DMA read or write)						
2 Reserved		Reserved					
	1	Context Page Fault Error					



GAC_ERROR - Media Arbiter Error Report Register					
	A Context Page's GTT translation generated a page fault (GTT entry not valid)				
0 TLB Page Fault Error					
A TLB Page's GTT translation generated a page fault (GTT entry not valid)					



VCS Section 0 of TLBPEND Entry

VCS_TLBPEND_SEC0 - VCS Section 0 of TLBPEND Entry

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS
Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 14400h-14403h

This register is directly mapped to the TLBPEND Array in the Graphic Arbiter.

DWord	Bit	Description
0	31	vtstatus This bit will be used in conjunction with the ready bit to determine the stage of the translation. See table below.
	30:28	GTT bits Bits 3:1 of the GTT entry used to translate the Virtual Address. 000 if translation is pending.
	27:0	Current address The value of this field depends on the stage of the TLB translation for this entry: VA - bits 27:20 = 00, bits 19:0 = Bits 31:12 of the Virtual Address of the cycle.



VCS Section 1 of TLBPEND Entry

	VCS_TLBPEND_SEC1 - VCS Section 1 of TLBPEND Entry					
Register	ister Space: MMIO: 0/2/0					
Project:						
Source:		V	'ideoCS			
Default \	Value:	0	x00000000			
Access:		R	./W			
Size (in b	oits):	3	2			
Trusted	Туре:	1				
Address		1	4500h-14503h	١		
This regi	ister is	directly	mapped to the	e current \	Virtual Addresses in th	e MTTLB (Texture and constant cache TLB).
DWord	Bit				Description	on
0	31:28		t address			
			of the Virtual bility Control		of the cycle.	
		this sur OR of the Bits 25:	bit 2 within the four-bit field) is the Graphics Data Type (GFDT) bit. It is the GFDT bit for face when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical his field with the GFDT from the GTT entry. This field is ignored for reads. 24 (bits 1:0 within the four-bit field) contain the Cacheability Control field, which controls bility in the mid-level cache (MLC) and last-level cache (LLC) as described in the following			
		00b	Description Use cacheability control bits from GTT entry.			
		01b	Data is not ca			
		10b	Data is cache			
		11b	Data is cache	d in both	LLC and MLC.	
	23 ZLR bit Flag to indicate this is a zero length read (A read used to calculate a Physical Address for a writer)			d to calculate a Physical Address for a write).		
	22:4	TAG Cycle identification TAG.				
	3:0	SRC ID Encodir	ng of unit generating this cycle			
		Consta	nstant Value			
		SRCID				
		VCS_R	/CS_RD_SRCID			
		VMC_I	RD_SRCID	"00001"		



VCS_TLBPEND_SEC1 - VCS Section 1 of TLBPEND Entry

VMX_RARD_SRCID	"00010"
VMX_BSRD_SRCID	"00011"
VMX_RSRD_SRCID	"00100"
VIP_RD_SRCID	"00101"
VLF_RD_SRCID	"00110"
VDS_ZLRD_SRCID	"00111"
VCS_WR_SRCID	"01000"
VMX_BSWR_SRCID	"01001"
VDS_WR_SRCID	"01010"
VOP_WR_SRCID	"01011"
VLF_RSWR_SRCID	"01100"
VLF_FDWR_SRCID	"01101"
VMX_RSWR_SRCID	"01110"
BSP_WR_SRCID	"01111"
VCR_RD_SRCID	"10001"
VCR_WR_SRCID	"10010"
VCS_RD_PROBE	"10011"



VCS Section 2 of TLBPEND Entry

VCS_TLBPEND_SEC2 - VCS Section 2 of TLBPEND Entry

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 14600h-14603h

This register is directly mapped to the current Virtual Addresses in the MTTLB (Texture and constant cache TLB).

DWord	Bit	Description	
0	31:11	Reserved	
	10:8	Current address Bits 11:9 of the Virtual Address of the cycle.	
7:0 PAT entry Location of Physical Address in Physical Address Table.			



VCS Valid Bit Vector 0 for TLBPEND Registers

VCS_TLBPEND_VLD0 - VCS Valid Bit Vector 0 for TLBPEND Registers

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 14700h-14703h

This register contains the valid bits for entries 0-31 of TLBPEND structure (Cycles pending TLB translation).

This register contains the ve	ina bres for efferies	of of the structure (eyeles perially the translation).
DWord	Bit	Description
0	31:0	Valid bits per entry



VCS Valid Bit Vector 1 for TLBPEND Registers

VCS_TLBPEND_VLD1 - VCS Valid Bit Vector 1 for TLBPEND Registers

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 14704h-14707h

This register contains the valid bits for entries 32-63 of TLBPEND structure (Cycles pending TLB translation).

This register contains the ve	32 03 of TED LIVE structure (Cycles perforing TED translation).	
DWord	Bit	Description
0	31:0	Valid bits per entry



VCS Ready Bit Vector 0 for TLBPEND Registers

VCS_TLBPEND_RDY0 - VCS Ready Bit Vector 0 for TLBPEND Registers

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 14708h-1470Bh

This register contains the ready bits for entries 0-31 of TLBPEND structure (Cycles pending TLB translation).

This register contains the	easy sits is: eiiti	is a set of the structure (eyers perially the translation).
DWord	Bit	Description
0	31:0	Ready bits per entry



VCS Ready Bit Vector 1 for TLBPEND Registers

VCS_TLBPEND_RDY1 - VCS Ready Bit Vector 1 for TLBPEND Registers

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 1470Ch-1470Fh

This register contains the ready bits for entries 32-63 of TLBPEND structure (Cycles pending TLB translation).

This register contains the re	cady bits for citt	ies 32 63 61 1251 2145 structure (Cycles penaing 125 translation).	
DWord	Bit	Description	
0	31:0	Ready bits per entry	



Valid Bit Vector 0 for TLB064

MTTLB064_VLD0 - Valid Bit Vector 0 for TLB064

Register Space: MMIO: 0/2/0

Project: HSW Source: Video

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 14780h-14783h

ins register contains the valid bits for entires of 51 of intribe (restare and constant cache 125).			
DWord	Bit	Description	
0	31:0	Valid bits per entry	



Valid Bit Vector 1 for TLB064

MTTLB064_VLD1 - Valid Bit Vector 1 for TLB064

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 14784h-14787h

This register contains the valid bits for entities 0-31 of William (Texture and constant cache TED).			
DWord	Bit	Description	
0	31:0	Valid bits per entry	



Valid Bit Vector 0 for TLB132

MTTLB132_VLD0 - Valid Bit Vector 0 for TLB132

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 14788h-1478Bh

		,
DWord	Bit	Description
0	31:0	Valid bits per entry



Valid Bit Vector 1 for TLB132

MTTLB132_VLD1 - Valid Bit Vector 1 for TLB132

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1478Ch-1478Fh

his register contains the valid bits for entires of 51 of Willies (Texture and constaint eache 125).						
DWord	Bit	Description				
0	31:0	Valid bits per entry				



Valid Bit Vector 0 for TLB232

MTTLB232_VLD0 - Valid Bit Vector 0 for TLB232

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 14790h-14793h

This register contains the valid bits for entires of 51 of William (Texture and constaint each 125).						
DWord	Bit	Description				
0	31:0	Valid bits per entry				



Valid Bit Vector 1 for TLB232

MTTLB232_VLD1 - Valid Bit Vector 1 for TLB232

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 14794h-14797h

his register contains the valid bits for entires of 31 of William (Texture and constaint eache 125).						
DWord	Bit	Description				
0	31:0	Valid bits per entry				



Valid Bit Vector 0 for TLB304

MTTLB304_VLD0 - Valid Bit Vector 0 for TLB304

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 14798h-1479Bh

This register contains the valid bits for entires of 31 of thir 125 (restains and constains eache 125).						
DWord	Bit	Description				
0	31:0	Valid bits per entry				



Valid Bit Vector 1 for TLB304

MTTLB304_VLD1 - Valid Bit Vector 1 for TLB304

Register Space: MMIO: 0/2/0

Project: **HSW** Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 1479Ch-1479Fh

This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB). Default Value =

00000000h Trusted Type = 1

DWord	Bit	Description
0	31:0	Valid bits per entry



TLB064_VA Virtual Page Address Registers

TLB064_VA - TLB064_VA Virtual Page Address Registers

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 14800h-14803h

This register is directly mapped to the current Virtual Addresses in the TLB064 (VCS and VMC TLB).

DWord	Bit	Description			
0	31:12	Address	Address		
		Format:	GraphicsAddress[31:12]		
		Page virtual ac	Page virtual address.		
	11:0	Reserved			
		Format:		MBZ	



TLB132_VA Virtual Page Address Registers

TLB132_VA - TLB132_VA Virtual Page Address Registers

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 14900h-14903h

These registers are directly mapped to the current Virtual Addresses in the TLB132 (All The Media Clients TLB). Default Value = UUUUUUUUH Trusted Type = 1

DWord	Bit		Description		
0	31:12	Address	Address		
		Format:	Format: GraphicsAddress[31:12]		
		Page virtual ad	Page virtual address.		
	11:0	Reserved			
		Format:		MBZ	



TLB232_VA Virtual Page Address Registers

TLB232_VA - TLB232_VA Virtual Page Address Registers

Register Space: MMIO: 0/2/0

Project: HSW
Source: VideoCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 14A00h-14A03h

This register is directly mapped to the current Virtual Addresses in the TLB232 (VDS and VLF FW TLB).

	,			
Bit	Description			
31:12	Address	Address		
	Format:	GraphicsAddress[31:12]		
	Page virtual ac	Page virtual address.		
11:0	Reserved			
	Format:		MBZ	
	31:12	31:12 Address Format: Page virtual act	31:12 Address Format: GraphicsAddress[31:12] Page virtual address. 11:0 Reserved	



TLB304_VA Virtual Page Address Registers

TLB304_VA - TLB304_VA Virtual Page Address Registers

Register Space: MMIO: 0/2/0

Project: HSW Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 14B00h-14B03h

This register is directly mapped to the current Virtual Addresses in the TLB304 (VCR TLB).

L	<u> </u>	7 11		,	
	DWord	Bit	Description		
	0	31:12	Address		
			Format:	GraphicsAddress[31:12]	
			Page virtual a	ddress.	
		11:0	Reserved		
			Format:	MBZ	



VECS Execute Condition Code Register

VECS_EXCC - VECS Execute Condition Code Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00000000
Access: R/W,RO
Size (in bits): 32

Trusted Type: 1

Address: 1A028h

This register contains user defined and hardware generated conditions that are used by MI_WAIT_FOR_EVENT commands. An MI_WAIT_FOR_EVENT instruction excludes the executing ring from arbitration if the selected event evaluates to a "1", while instruction is discarded if the condition evaluates to a "0". Once excluded a ring is enabled into arbitration when the selected condition evaluates to a "0".

This register also contains control for the invalidation of indirect state pointers on context restore.

DWord	Bit	Description		
0 31:16 Mask Bits				
		Format:	Mask[15:0]	
		These bits serves as a write enable for be clear the corresponding bit in the field 1 Reading these bits always returns 0s.	its 15:0. If this register is written with any of these bits L5:0 will not be modified.	
	15:5	Reserved		
		Format:	MBZ	
	4:0	User Defined Condition Codes		
		Project:	HSW	
		The software may signal a Stream Sema to match the bit field specified in a WAI	phore by setting the Mask bit and Signal Bit together T_FOR_EVENT (Semaphore).	



Video Enhancement/Blitter Semaphore Sync Register

VEBSYNC - Video Enhancement/Blitter Semaphore Sync Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 1A040h

This register is written by BCS, read by VECS.

_		
DWord	Bit	Description
0	31:0	Semaphore Data
		SeSemaphore data for synchronization between video enhancement engine and blitter engine.



Video Enhancement/Render Semaphore Sync Register

VERSYNC - Video Enhancement/Render Semaphore Sync Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 1A044h

This register is written by CS, read by VECS.

)		, , ,
DWord	Bit	Description
0	31:0	Semaphore Data
		Semaphore data for synchronization between video enhancement engine and render engine.



Video Enhancement/Video Semaphore Sync Register

VEVSYNC - Video Enhancement/Video Semaphore Sync Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 1A048h

This register is written by CS, read by VECS.

DWord	Bit	Description				
0	0 31:0 Semaphore Data					
		Semaphore data for synchronization between video enhancement engine and video codec				
		engine.				



VECS Sleep State and PSMI Control

	VE	CS_P	SMI_CTRI	L - VECS Sleep State	and	PSMI Control		
Register	Space:	Ν	1MIO: 0/2/0					
Project: HSW								
Source:								
Default \	/alue:	0	x00000000					
Access:		R	/W					
Size (in b	oits):	3	2					
Trusted '	Туре:	1						
Address:		1	A050h					
This reg	ister is	to be us	sed to control a	ll aspects of PSMI and power savin	g funct	tions.		
DWord	Bit			Description				
0	31:16	Mask B	its					
		Format		Mask[15:0]				
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)						
	15:13	Reserve	ed					
		Project			All			
		Format	t:		MBZ			
	12	Reserve	ed					
		Project	•		HSW			
		Format	t:		MBZ			
	11:5	Reserve	ed					
		Format	t:		MBZ			
	4	GO Ind	icator					
		Project	•			All		
		Access	•			RO		
		Format: GO						
		This is a read only field. Writing to this bit is undefined. To simplify power saving and soft reset						
			•	gement hardware has the ability to GO=0, all cycles are blocked. All C				
			set to 0.	GO – 0, all cycles are blocked. All C	rb ent	er/exit and NCO enter/ex	at Has	
		Value	Name	Descrip	tion		Project	
		0h	Disable	All pending memory read cycles a			All	
			[Default]	permitted except for power conte	xt or PS	Sivit cycles		



VE	CS_F	PSMI_CT	RL - VECS Slee	p State a	and PSMI Contro	ol		
	1h	Enable	Normal execution			All		
3	IDLE Indicator							
	Defau	ult Value:	0h Render is assumed	NOT IDLE co	ming out of reset			
	Proje	ct:	All					
	Acces	SS:	RO					
	Form	at:	IDLE					
	This is a read only field. Writing to this bit is undefined. This indicates what power management thinks what state the render pipe is in. That is, if set, the full handshake between render and power management has occured and most likely the render clocks are currently turned off.							
2	IDLE Flush Disable							
	Default Value:			0h Flush Enabled				
	Project:			All				
	Format:			Disable				
	IDLE, i	ent hardware that the rendent mmand stream) is IDLE for is reached, the command nt.	MAXCNT					
1	Reser	ved						
	Project:				All			
	Form	at:			MBZ			
0	Reser	ved						
	Proje	ct:			All			



VECS IDLE Max Count

VECS PWRCTX	MAXCNT -	VECS IDLE	Max (Count
--------------------	----------	------------------	-------	-------

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00000040

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 1A054h

This register contains the time in 0.64us to wait before telling power management hardware the render pipe is IDLE

IDLE									
DWord	Bit		Description						
0	31:20	Reserved	Reserved						
		Project:				All			
		Format:	Format:			MBZ			
	19:0	MFX IDLE Wait Time							
		Project:			All				
		Format:	Format:			Max Count			
		Specifies how long the command stream should wait before ensuring the pipe is IDLE and to power management hardware know							
		Value	Name			Description			
		00040h	[Default]	0x00	040 * 0.64us ~ 41	us wait time			
				Pro	ogramming Note	es			
		This is only u	seable if bit 0 of th	e PC PSI	MI CTRL is clear				



VECS NOP Identification Register

VECS_NOPID - VECS NOP Identification Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 1A094h-1A097h

The VECS_NOPID register contains the Noop Identification value specified by the last MI_NOOP instruction that enabled this register to be updated.

DWord	Bit	Description				
0	31:22	eserved				
	21:0	dentification Number				
		This field contains the 22-bit Noop Identification value specified by the last MI_NOOP instruction				
		that enabled this field to be updated.				



VECS Hardware Status Mask Register

VECS_HWSTAM - VECS Hardware Status Mask Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0xFFFFFFF

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 1A098h

Access: RO for Reserved Control bits

The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are "mask" bits that prevent the corresponding bits in the Interrupt Status Register from generating a "Hardware Status Write" (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.

Programming Notes

- To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).
- At most 1 bit can be unmasked at any given time.

DWord	Bit	Description				
0	31:0	Hardware Status Mask Register				
		Default Value:	FFFFFFFh			
		Project:	All			
		Format:	Array of Masks			
		refer to Table 4-4 in Interrupt Control Reg	ister section for bit definitions			



VECS Mode Register for Software Interface

VE	CS_	MI_N	10DE -	VECS	Mode F	Register fo	or Software Inte	rface
Register	Space:	N	иміо: 0/2/0					
Project: HSW								
Source:		V	'ideoEnhanc	ementCS				
Default \	/alue:	0	x00000000	[NOVALID	PROJECTS]			
		0	x00000200	[HSW]				
Access:		R	./W					
Size (in b	oits):	3	2					
Address:		1	A09Ch-1A0	9Fh				
The MI_N	MODE	register	contains inf	ormation	that controls	software interfa	ace aspects of the command	d parser
DWord	Bit					Description		
0	31:16		a bit in this	field allo	ws the modif	fication of the co	orresponding bit in Bits 15:0)
	15	Suspen	d Flush					
		Project	t:					
		Mask: MMIO(0x209c)#31						
			I	1				Project
		Value	Name		Description			
		0h	No Delay		not delay flus END_FLUSH	sh, this bit will go as well	et cleared by	All
		1h	Delay Flush	Suspend	pend flush is active			
	14:12	Reserve	ed					
		Format	t:				MBZ	
	11	Invalidate UHPTR Enable If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR.						
	10	Reserve	ed					,
		Project:					HSW	
		Format	t:				MBZ	
	9	_	lle (Read O	•				
			Value		_		Name	
		0		Pars	er not idle			



VE	CS_	MI_MODE - VE	CS Mode Register fo	r Software Interface		
		1	Parser idle [Default]			
	8					
	7:0	Reserved				
		Format:		MBZ		



VECS Interrupt Mask Register

VECS_IMR - VECS Interrupt Mask Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0xFFFFFFF

Access: R/W Size (in bits): 32

Address: 1A0A8h

The IMR register is used by software to control which Interrupt Status Register bits are "masked" or "unmasked". "Unmasked" bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. "Masked" bits will not be reported in the IIR and therefore cannot generate CPU interrupts.

DWord	Bit		Description					
0	31:0	Interrupt Mask	terrupt Mask Bits					
		Project: All						
			at: Array of interrupt mask bits Refer to Table 4-4 in Interrupt Control Refor bit definitions					
	This field contains a bit mask which selects which interrupt bits (from the ISR) are repor							
		the IIR.	1	T.				
		Value	Name	Description	Project			
		FFFF FFFFh	[Default]					
		0h	Not Masked	Will be reported in the IIR	All			
	1h r			Will not be reported in the IIR	All			



VECS Error Identity Register

VECS_EIR - VECS Error Identity Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: R/WC Size (in bits): 32

Address: 1A0B0h

The EIR register contains the persistent values of Hardware-Detected Error Condition bits. Any bit set in this register will cause the Master Error bit in the ISR to be set. The EIR register is also used by software to clear detected errors (by writing a '1' to the appropriate bit(s) except for the unrecoverable bits described).

DWord	Bit		Description						
0	31:16	Reserved							
		Project:			All				
		Format:			MBZ				
	15:0	Error Iden	tity Bits						
		Project:	All						
		Format:	Array of Error condition bits Se	ee Table 1 5. Hard	dware-Detected	Error Bits			
		EMR regist this registe an error co	er contains the persistent value ter. (See Error! Reference sour er is reported in the Master Erro andition, software must first clea f required, software should the	ce not found.). To the round of the Interror the error by wr	he logical OR of upt Status Regis iting a '1' to the	all (defined) bits in ter. In order to clear appropriate bit(s) in			
		Value	Name	D	escription	Project			
		0h	[Default]						
	1h Error occurred Error occurred A								
		Programming Notes Writing a '1' to a set bit will cause that error condition to be cleared. However, the Page Table							



VECS Error Mask Register

VECS_EMR - VECS Error Mask Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00000000 [NOVALIDPROJECTS]

0x0000FFFF [HSW]

Access: R/W Size (in bits): 32

Address: 1A0B4h

The EMR register is used by software to control which Error Status Register bits are "masked" or "unmasked". "Unmasked" bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. "Masked" bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts.

Undefined or reserved bits in the Hardware Detected Error Bit Table will always return a read value of '1'

DWord	Bit		Description				
0	31:16	Reserved					
		Default V	'alue:	0000h			
		Project:			HSW		
		Format:					
	15:0	Error Mas	Error Mask Bits				
		Project: All					
		Format: Array of error condition mask bits See Table 1 5. Hardware-Detected Error Bits					
			This register contains a bit mask that selects which error condition bits (from the ESR) are reported in the EIR.				
		Value	Value Name Description				
		0000h	h Not Masked Will be reported in the EIR				
		FFFFh	Masked [Default]	Will not be reporte	ed in the EIR		



VECS Error Status Register

VECS_ESR - VECS Error Status Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 1A0B8h

The ESR register contains the current values of all Hardware-Detected Error condition bits (these are all by definition "persistent"). The EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set bits must be cleared by software) and thereby causing a Master Error interrupt condition to be reported in the ISR.

DWord	Bit	Description				
0	31:16	Reserved	Reserved			
		Project:	: All			
		Format:	MBZ			
	15:0	Error Sta	rror Status Bits			
		Project:	All			
		Format:	Array of error condition bits See Table 1 5. Hardware-Detected Error Bits			
		This regis	ster contains the non-persistent values of all hardware-detected error condition			
		bits.				
		Value	Name Description Project			
		0h	[Default]			
		1h	Error Condition Detected	Error Cor	ndition detected	All



VECS Instruction Parser Mode Register

VECS_INSTPM - VECS Instruction Parser Mode Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 1A0C0h-1A0C3h

The VECS_INSTPM register is used to control the operation of the VECS Instruction Parser. Certain classes of instructions can be disabled (ignored) - often useful for detecting performance bottlenecks. Also, "Synchronizing Flush" operations can be initiated - useful for ensuring the completion (vs. only parsing) of rendering instructions.

Programming Notes All reserved bits are implemented

DWord	Bit		Description		
0		Masks			
		Format:	Mask[15:0]		
		These bits serve as write enables for bits	15:0.		
		If this register is written with any of thes	se bits clear		
		the corresponding bit in the field 15:0 w	vill not be modifie	d.	
		Reading these bits always returns 0s.			
	15:11	Reserved			
		Project:		All	
		Format:		MBZ	
	10	Reserved			
		Project:		HSW	
		Format:		MBZ	
	9	TLB Invalidate			
		Project:		HSW	
		Format:		U1	
		If set, this bit allows the command stream only with the Sync flush enable.	n engine to invali	date the VEBOX TLBs. This bit is valid	
		Pro	ogramming Note	es	
		GFX soft resets do not invalidate TLBs, is	t is upto		



VECS_INSTPM - VECS Instruction Parser Mode Register				
	GFX driver to explicitly invalidate TLBs post reset.			
8:7	Reserved			
	Format:		MBZ	
6	Memory Sync Enable			
	Project:		HSW	
	This set, this bit allows the video decode engine to write out the data from the local caches to memory. This bit is not persistent. S/W must define this bit each time a sync flush is requested			
5	Sync Flush Enable			
	Project:	HSW		
	Format:	Enable (cleared by HW)		
	This field is used to request a Sync Flush operation. The device will automatically clear this bit before completing the operation. See Sync Flush (<i>Programming Environment</i>). Setting the Sync Flush Enable will cause a config write to MMIO register space with the address 0x4f100.			
	Programming Notes			
	The command parser must be stopped prior to issuing this command by setting the Stop Ring bit in register VECS_MI_MODE . Only after observing Ring Idle set in VECS_MI_MODE can a Sync Flush be issued by setting this bit. Once this bit becomes clear again, indicating flush complete, the command parser is re-enabled by clearing Stop Ring .			
4:0	Reserved			



Batch Buffer State Register

BB_STATE - Batch Buffer State Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS, VideoCS2, VideoEnhancementCS

Default Value: 0x00000000 [HSW]

Access: RO Size (in bits): 32

Address: 12110h

Name: VCS Batch Buffer State Register

ShortName: VCS_BB_STATE

Address: 1A110h

Name: VECS Batch Buffer State Register

ShortName: VECS_BB_STATE

Address: 22110h

Name: BCS Batch Buffer State Register

ShortName: BCS_BB_STATE

This register contains the attributes of the current batch buffer initiated from the Ring Buffer.

This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer.

This register is saved and restored with context.

DWord	Bit		Description				
0	31:7	Reserved					
		Project:		All			
		Format:		MBZ			
	6	2nd Level Buffer Security Indicator					
		Project:	HSW				
		Source:	BlitterCS, VideoEnhancementCS				
		Exists If:	//BCS, VECS				
		Format:	MI_2ndBufferSecurityType				
		If set, VECS is fetching 2nd level batch commands from a PPGTT address space. If clear, GG					
		commands nor access	d and this is set, the batch buffer is non-secure and cannot execute privileges ess privileged (GGTT) memory. It will be accessed via the PPGTT. If clear, this re and will be accessed via the GGTT.				



BB_STATE - **Batch Buffer State Register**

Value	Name	Description
0h	MIBUFFER_SECURE [Default]	Located in GGTT memory
1h	MIBUFFER_NONSECURE	Located in PPGTT memory

Programming Notes

When execlists are enabled, this field reflects the effective security level and may not be the same as the Buffer Security Indicator written using MI_BATCH_BUFFER_START.

6 **2nd Level Buffer Security Indicator**

Project:	HSW
Source:	VideoCS, VideoCS2
Exists If:	//VCS, VCS2

If set, VCS is fetching 2nd level batch commands from a PPGTT address space. If clear, GGTT. If execlists are enabled and this is set, the batch buffer is non-secure and cannot execute privileged commands nor access privileged (GGTT) memory. It will be accessed via the PPGTT. If clear, this batch buffer is secure and will be accessed via the GGTT. Note: When execlists are enabled this field reflects the effective security level and may not be the same as the Buffer Security Indicator written using MI_BATCH_BUFFER_START.

Value	Name	Description	
0h	MIBUFFER_SECURE [Default]	Located in GGTT memory	
1h	MIBUFFER_NONSECURE	Located in PPGTT memory	

5 **1st Level Buffer Security Indicator**

Project:	HSW
Format:	MI_1stBufferSecurityType

If set, BCS is fetching 1st level batch commands from a PPGTT address space. If clear, GGTT. If execlists are enabled and this is

set, the batch buffer is non-secure and cannot execute privileged commands nor access privileged (GGTT) memory. It will be accessed via the PPGTT. If clear, this batch buffer is secure and will be accessed via the GGTT.

Note: When execlists are enabled this field reflects the effective security level and may not be the same as the Buffer Security Indicator written using MI_BATCH_BUFFER_START.

Value	Name	Description
0h	MIBUFFER_SECURE [Default]	Located in GGTT memory
1h	MIBUFFER_NONSECURE	Located in PPGTT memory

4 Reserved

4 Reserved

Project:	All
Source:	BlitterCS



BB_STATE - Batch Buffer State Register				
		Exists If:	//BCS	
		Format:	MBZ	
	3:0 Reserved			
Project:			All	
	Format: MBZ			



Pending Head Pointer Register

	UHPIR - Pending Head Pointer Registe	r
Register Space:	MMIO: 0/2/0	

Project: HSW

Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02134h

Name: RCS Pending Head Pointer Register

ShortName: RCS_UHPTR

Address: 12134h

Name: VCS Pending Head Pointer Register

ShortName: VCS_UHPTR

Address: 1A134h

Name: VECS Pending Head Pointer Register

ShortName: VECS_UHPTR
Valid Projects: [DevHSW+]

Address: 22134h

Name: BCS Pending Head Pointer Register

ShortName: BCS_UHPTR

Programming Notes

Once SW uses UHPTR to preempt the existing workload, should explicitly program MI_SET_CONTEXT to save the preempted context status before submitting the new workload. In case SW doesn't want to save the state of the preempted context, it should at the minimum program RS_PREEMPT_STATUS to 0x0 so that the register status doesn't interfere with the new workloads.

DWord	Bit	Description			
0	31:3	Head Pointer Address			
		Format: GraphicsAddress[31:3]			
		Description Project			Project
		This register represents the GFX address offset where execution should continue in the ring buffer following execution of an MI_ARB_CHECK command.			HSW
	2:1	Reserved			
		Format:		MBZ	



	0	Head P	ointer \	/alid		
				Description	Project	
		This bi	t is set b	y the software to request a pre-emption.		
			stream	•	ardware when an MI_ARB_CHECK command is parsed by the command nardware uses the head pointer programmed in this register at the time nerated.	HSW
		Value	Name	Description		
		0	InValid	No valid updated head pointer register, resume execution at the curren location in the ring buffer	it	
		1	Valid	Indicates that there is an updated head pointer programmed in this reg	jister	



Batch Buffer Head Pointer Register

BB_ADDR - Batch Buffer Head Pointer Register

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 02140h

Name: RCS Batch Buffer Head Pointer Register

ShortName: RCS_BB_ADDR

Address: 12140h

Name: VCS Batch Buffer Head Pointer Register

ShortName: VCS_BB_ADDR

Valid Projects: HSW

Address: 1A140h

Name: VECS Batch Buffer Head Pointer Register

ShortName: VECS_BB_ADDR

Address: 22140h

Name: BCS Batch Buffer Head Pointer Register

ShortName: BCS_BB_ADDR

This register contains the current DWord Graphics Memory Address of the last-initiated batch buffer.

Programming Notes

Programming Restriction: This register should NEVER be programmed by driver. This is for HW internal use only.

DWord	Bit	Description			
0	31:2	Batch Buffer Head Pointer			
		Project:	Project: DevHSW+		
		Format:	ormat: GraphicsAddress[31:2]		
		This field specifies the DWord-aligned Graphics Memory Address where the last initiated Buffer is currently fetching commands. If no batch buffer is currently active, the Valid bit vand this field will be meaningless.			
	1	eserved			
		Format:		MBZ	



	BB_ADDR - Batch Buffer Head Pointer Register				
	0	Valid			
		Format:		U1	
		Value	Name	Description	
		0h	Invalid [Default]	Batch buffer Invalid	
		1h	Valid	Batch buffer Valid	



VECS Threshold for the Counter of Video Enhancement Engine

VECS_CTR_THRSH - VECS Threshold for the Counter of Video Enhancement Engine

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00150000

Access: R/W Size (in bits): 32

DWord Bit

Address: 1A17Ch

DVVOIG	DIC	Descriptio	<u> </u>		
0	31:0	hreshold Value			
		Default Value:	00150000h		
		The value in this register reflects the number of clocks to run. If the value is exceeded the counter is reset and			



VECS Context Sizes

VECS_CXT_SIZE - VECS Context Sizes

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00040002

Access: Read/32 bit Write Only

Size (in bits): 32

Address: 1A1A8h

This register contains the size in 64B units of the power context data separated by context buckets (section of the context image containing similar registers). It is undefined if the value is smaller than the default. If value is larger, VECS will save 0s.

This register is intended for debug purposes only and should not be modified under normal circumstances.

DWord	Bit		Descriptio	n	
0	31:21	Reserved			
		Project:		All	
		Format:		MBZ	
	20:16	VECS Context Siz	ze		
		Project:			All
		Format:			U5
		Value	Name		Project
	15:5	4h	[Default]		HSW
		Reserved			
		Project:		All	
		Format:		MBZ	
	4:0	Execlist Context	Size		
		Project:			All
		Format:			U5
		Value	Name		Project
		2h	[Default]		HSW



VECS ECO Scratch Pad

	VECS_ECOSKPD - VECS ECO Scratch Pad						
Register	Space:	MMIO:	0/2/0				
Project:		HSW					
Source:		VideoEnhancementCS					
Default \	/alue:	0x00000000 [HSW]					
Access:		R/W					
Size (in b	oits):	32					
Address:		1A1D0ł	1				
Chicken	bits for	r post-silicon v	alidation.				
DWord	Bit		Description				
0	31:16	Reserved					
		Access:		WO			
		_	has bit-wise masking applied for writes. The bits of corresponding masks in [31:16].	register consists of 16 bits of data in			
		To set bit0, for example, the data would be 0x0001_0001.					
		To clear bit0,	for example, the data would be 0x0001_000	00.			
		Note that ma	isk bit is the data bit offset + 16.				
	15	Reset Warnin	•				
			e set by S/W during the following resets:				
			nly reset.				
		GFX re	set during TDR.				
		Value	Nan	ne			
		1	S/W indication for MFX reset in progress				
		0 No render reset in progress					
	14:11	Reserved					
		Format:					
	10	Reserved					
		Project:		HSW			
	9	Reserved					
		Project:		HSW			
		Format:		PBC			



	VECS_ECOSKPD - VECS ECO Scratch Pad				
8:0 Reserved					
		Format:	PBC		



VECS PPGTT Directory Cacheline Valid Register

VECS_PP_DCLV - VECS PPGTT Directory Cacheline Valid Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 1A220h

This register controls update of the on-chip PPGTT Directory Cache during a context restore. Bits that are set will trigger the load of the corresponding 16 directory entry group. This register is restored with context (prior to restoring the on-chip directory cache itself). This register is also restored when switching to a context whose LRCA matches the current CCID if the Force PD Restore bit is set in the context descriptor.

The context image of this register must be updated and maintained by SW; SW should not normally need to read this register.

This register can also effectively be used to limit the size of a processes' virtual address space. Any access by a process that requires a PD entry in a set that is not enabled in this register will cause a fatal error, and no fetch of the PD entry will be attempted

DWord	Bit		Description		
0	63:32	Reserved			
		Project:		All	
		Format:		MBZ	
	31:0	PPGTT Directory Cache Restore [132]	16 entries		
		Project:	All		
		Format:	Enable[32]		
		If set, the [1st32nd] 16 entries of the dir in on context restore. If clear, these entri not be attempted.	•	9	



VCES Idle Switch Delay

VECS_IDLEDLY - VCES Idle Switch Delay

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 1A23Ch

The IDLEDLY register contains an Idle Delay field which specifies the minimum number of microseconds allowed for command streamer to wait before a context is switched out leading to IDLE state in execlists mode, i.e following this context switch there is no active element available in HW to execute.

A default value of 0, means that by default, there is no restriction to wait on a context switch leading to IDLE. This register has no significance when execlists are not enabled.

DWord	Bit	Description	
0	31:21	Reserved	
		Project:	All
		Format:	MBZ
	20:0	IDLE Delay	
		Default Value:	0h
		Project:	All
		Format:	U21
		Minimum number of micro-seconds allowed.	



Video Enhancement Mode Register

VEBOX_MODE - Video Enhancement Mode Register Register Space: MMIO: 0/2/0 Project: **HSW** Source: VideoEnhancementCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1 1A29Ch Address: **DWord** Bit **Description** 31:16 **Mask Bits** Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits) 15:14 Reserved Project: **HSW** Format: MBZ 13:10 Reserved Project: ΑII Format: MBZ 9 **Per-Process GTT Enable** Project: Enable Per-Process GTT BS Mode Enable Format: Value Name **Description Project PPGTT** 0h When clear, the Global GTT will be used to translate memory ΑII Disable access from designated commands and for commands that [Default] select the PPGTT as their translation space in Basic Scheduler Mode. 1h When set, the PPGTT will be used to translate memory access ΑII PPGTT Enable from designated commands and for commands that select the PPGTT as their translation space. 8 Reserved Project: **HSW**



,	VEBOX_MODE - Video Enhancement Mode Register				
7	Reserved				
	Project:	HSW			
	Format:	MBZ			
6:5	Reserved				
	Project:	All			
	Format:	MBZ			
4:0	Reserved				
	Project:	HSW			
	Format:	MBZ			



VECS Reported Timestamp Count

VECS_TIMESTAMP - VECS Reported Timestamp Count

Register Space: MMIO: 0/2/0

Project: HSW

Source: VideoEnhancementCS

Default Value: 0x00000000, 0x00000000

Access: RO. This register is not set by the context restore.

Size (in bits): 64

Address: 1A358h

This register provides an elapsed real-time value that can be used as a timestamp.

This register is *not* reset by a <u>graphics</u> reset. It will maintain its value unless a full chipset reset is performed. Note: This timestamp register reflects the value of the PCU TSC. The PCU TSC counts 10ns increments; this timestamp reflects bits 38:3 of the TSC (i.e. 80ns granularity, rolling over every 1.5 hours).

DWord	Bit	Description		
0	63:36	Reserved		
		Project:		All
		Format:		MBZ
35:0		TimeStampValue		
		Project:		All
		Format:		U36
		This register toggles every 80 ns. T	he upper 28 bits a	are zero.



BCS Execute Condition Code Register

BCS_EXCC - BCS Execute Condition Code Register

Register Space: MMIO: 0/2/0

Project: HSW
Source: BlitterCS
Default Value: 0x00000000
Access: R/W,RO
Size (in bits): 32

Trusted Type: 1

Address: 22028h

This register contains user defined and hardware generated conditions that are used by MI_WAIT_FOR_EVENT commands. An MI_WAIT_FOR_EVENT instruction excludes the executing ring from arbitration if the selected event evaluates to a 1, while instruction is discarded if the condition evaluates to a 0. Once excluded, a ring is enabled into arbitration when the selected condition evaluates to a 0. This register also contains control for the invalidation of indirect state pointers on context restore.

DWord	Bit		Description				
0	31:16	Mask Bits					
		Format:	Mask[15:0]				
		These bits serves as a write enable fo	r bits 15:0.				
		If this register is written with any of t					
		corresponding bit in the field 15:0 w					
		Reading these bits always returns 0s.					
	15	Reserved					
		Format:	MB	Z			
	14:12	Reserved					
		Project:	HSW	1			
		Format:	MBZ				
	11:5	Reserved					
		Format:	MB	Z			
	4:0	User Defined Condition Codes					
		Project:	HSW	1			
		Format:	U5				
		The software may signal a Stream Sei	naphore by setting the	Mask bit and Signal Bit together			
		to match the bit field specified in a W	'AIT_FOR_EVENT (Sema	phore).			



Blitter/Render Semaphore Sync Register

BRSYNC - Blitter/Render Semaphore Sync Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS
Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 22040h

This register is written by CS, read by BCS.

This register is v	This register is written by Es, redu by Des.				
DWord	Bit	Description			
0	31:0	Semaphore Data			
		Semaphore data for synchronization between			
		blitter engine and render engine.			



Blitter/Video Semaphore Sync Register

BVSYNC - Blitter/Video Semaphore Sync Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 22044h

This register is written by VCS, read by BCS.

DWord	Bit	Description
0	31:0	Semaphore Data
		Semaphore data for synchronization between blitter engine and video codec engine.



Blitter/Video Enhancement Semaphore Sync Register

BVESYNC - Blitter/Video Enhancement Semaphore Sync Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 22048h

This register is written by VECS, read by BCS.

DWord	Bit	Description
0	31:0	Semaphore Data
		Semaphore data for synchronization between blitter engine and video enhancement engine.



BCS Sleep State and PSMI Control

	B	CS_PSMI_CTRL - BCS S	leep State ar	nd P	SMI Control
Register	Space:	: MMIO: 0/2/0			
Project:		HSW			
Source:		BlitterCS			
Default \	Value:	0x00000000			
Access:		R/W			
Size (in b	oits):	32			
Trusted '	Туре:	1			
Address:	•	22050h			
This regi	ister is	to be used to control all aspects of PS	MI and power saving	functi	ons
DWord	Bit		Description		
0	31:16	Mask Bits			
		Format:	Mask[15:0]		
		Must be set to modify corresponding	bit in Bits 15:0. (All ir	mplem	ented bits)
	15	Reserved			
		Project:		HSW	
		Format:		MBZ	
	14:13	Reserved			
		Project:		All	
		Format:		MBZ	
	12	Reserved			
		Project:		HSW	
		Format:		MBZ	
	11:8	Reserved			
		Format:		MBZ	
	7	Reserved			
		Project:		HSW	
		Format:		MBZ	
	6:5	Reserved			
		Format:		MBZ	
	4	GO Indicator			
		Project:			All



BCS PSMI CTRL - BCS Sleep State and PSMI Control RO Access: Format: GO This is a read only field. Writing to this bit is undefined. To simplify power saving and soft reset flows, the power management hardware has the ability to block all pending memory cycles of the render pipe. When GO=0, all cycles are blocked. All CPD enter/exit and RC6 enter/exit has this bit set to 0. Value **Name Description** Disable 0h No cycles allowed coming out of IDLE. All pending memory read cycles are complete. No new cycles permitted except for power context or PSMI [Default] cycles. 1h Enable Normal execution 3 **IDLE Indicator** Default Value: Oh Render is assumed NOT IDLE coming out of reset Project: ΑII RO Access: Format: **IDLE** This is a read only field. Writing to this bit is undefined. This indicates what power management thinks what state the render pipe is in. That is, if set, the full handshake between render and power management has occured and most likely the render clocks are currently turned off. 2 Reserved ΑII Project: 1 Reserved Project: ΑII Format: MBZ 0 **RC* IDLE Message Disable** Project: ΑII Format: Disable FormatDesc For GT to get in any power saving RC* states, the render pipe must let the power management hardware know when it is IDLE. If this bit is set, power management will always assume the blitter pipe is not IDLE. Value Name **Description Project** 0h Enable [Default] IDLE message is enabled **HSW**

IDLE message is disabled

HSW

1h

Disable



BCS IDLE Max Count

BCS_PWRCTX_MAXCNT - BCS IDLE Max Count

Register Space: MMIO: 0/2/0

Project: HSW Source: BlitterCS

Default Value: 0x00000000 [NOVALIDPROJECTS]

0x00000040 [HSW]

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 22054h

This register contains the time in 0.64us to wait before telling power management hardware the render pipe is IDLF

IDLE	LE							
DWord	Bit		Description					
0	31:20	Reserved						
		Project:				All		
		Format:				MBZ		
	19:0	Blitter IDLE	Wait Time				<u></u>	
		Project: All			All			
		Format:			Max Count			
		•	long the comma gement hardware		should wait befo	re ensuring the pipe is I	DLE and to let	
		Value	Name		Descri	otion	Project	
		00040h	[Default]	0x00040 *	0.64us ~ 41us w	ait time	HSW	
		Programming Notes						
		This is only useable if bit 0 of the PC_PSMI_CTRL is clear.						
		• The v	alue in this field n	nust be gre	eater than 1.			



BCS Hardware Status Mask Register

BCS_HWSTAM - BCS Hardware Status Mask Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS
Default Value: 0xFFFFFFF

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 22098h

Access: RO for Reserved Control bits

The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are "mask" bits that prevent the corresponding bits in the Interrupt Status Register from generating a "Hardware Status Write" (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.

Programming Notes

To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled). At most 1 bit can be unmasked at any given time.

DWord	Bit	Description		
0	31:0	Hardware Status Mask Register		
		Default Value:	FFFFFFFh	
		Project:	All	
		Format:	Array of Masks	
		refer to Table 5-1 in Interrupt Control Register section for bit definitions		



BCS Mode Register for Software Interface

В		MI_MC	DDE - BC	S Mode Register fo	r Software Interface		
Register	Space:	MM	IO: 0/2/0				
Project:		HSW	V				
Source:		Blitt	erCS				
Default \	/alue:	0x00	0000000 [NOV	ALIDPROJECTS]			
		0x00	0000200 [HSW]]			
Access:		R/W	1				
Size (in b	Size (in bits): 32						
Address:		2209	9Ch-2209Fh				
The MI_N	MODE	register cor	ntains informat	tion that			
controls software interface aspects of the command parser.							
DWord Bit Description				Description			
0	31:16						
	A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0						
	4.5			corresponding bit in Bits 15:0			
	15	Suspend I	-lush		All		
		Project:	IO(0,,200a)#21		All		
		Value	IO(0x209c)#31 Name		Description		
		0h		LIM will not dolow flush this	Description		
		On	No Delay	HW will not delay flush, this will get cleared by MI_SUS			
		1h	Delay Flush	Suspend flush is active			
	14:12	Reserved					
		Read/Writ	e				
	11	Invalidate	UHPTR enab	le			
			/W clears the v				
				0) when current active head			
	10	Reserved	equal to UHPT	r.			
	10				HSW		
Project:					MBZ		
		Format:			IVIDZ		
	9	_	(Read Only St his bit are not a				
			/alue		Name		
		0		Parser not idle			
	Turser not late						



BCS_	MI_MODE - BCS	Mode Register for Software Interface
	1 F	Parser idle [Default]
8	in Ring Idle bit after settin	to force the Ring and Command Parser to Idle. Software must read a 1 g this bit to ensure that the hardware is idle. It for Ring to resume normal operation.
	Value	Name
	0	Normal Operation
	1	Parser is turned off
7:2	Reserved Read/Write	
1	· .	Ill writes during flushes, independent of programming. This includes elicit TLB invalidate write (set in GFX_MODE[13]), and sync flush fences.
	Value	Name
	0	Normal Operation
	1	Bypass
0	Reserved Read/Write	



Mode Register for GAB

	GAB_MODE - Mode Register for GAB					
Register	Space:	MMIO: 0/2/0	MMIO: 0/2/0			
Project:		HSW				
Source:		BlitterCS				
Default \	/alue:	0x00000000				
Access:		R/W				
Size (in b	oits):	32				
Address:		220A0h-220A3h				
		register nation that controls configurations in the GAB.				
DWord	Bit	Description				
0	31:16	Reserved				
		Access:	WO			
		This register has bit-wise masking applied for writes. The [15:0], and 16 bits of corresponding masks in [31:16].	register consists of 16 bits of data in			
		To set bit0, for example, the data would be 0x0001_0001.				
		To clear bit0, for example, the data would be 0x0001_000	0.			
	15:6	eserved				
		Read/Write				
	5:3	BLB Arbitration Priority				
		Format:	U3			
	2:0	BCS Arbitration Priority				



BCS Interrupt Mask Register

BCS_IMR - BCS Interrupt Mask Register

Register Space: MMIO: 0/2/0

Project: HSW
Source: BlitterCS
Default Value: 0xFFFFFFF
Access: PAN

Access: R/W Size (in bits): 32

Address: 220A8h

The IMR register is used by software to control which Interrupt Status Register bits are "masked" or "unmasked". "Unmasked" bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. "Masked" bits will not be reported in the IIR and therefore cannot generate CPU interrupts.

DWord	Bit		Description				
0	31:0	Interrupt Mask	Bits				
		Project: All	Project: All				
			Format: Array of interrupt mask bits Refer to Table 5-1 in Interrupt Control Register section for bit definitions				
		This field contain the IIR.	This field contains a bit mask which selects which interrupt bits (from the ISR) are reported in the IIR.				
		Value	Value Name Description Project				
		FFFF FFFFh [Default]					
		0h	Not Masked	Will be reported in the IIR	All		
		1h	Masked	Will not be reported in the IIR	All		



BCS Error Identity Register

BCS_EIR - BCS Error Identity Register				
Register Space:	MMIO: 0/2/0			
Project:	HSW			
Source:	BlitterCS			
Default Value:	0x0000000			
Access:	R/WC			
Size (in bits):	32			
Address:	220B0h			
The FID we wint an an	who is a the manufatory values of Handways Detected France Condition hits. Any hit act in this			

The EIR register contains the persistent values of Hardware-Detected Error Condition bits. Any bit set in this register will cause the Master Error bit in the ISR to be set. The EIR register is also used by software to clear detected errors (by writing a '1' to the appropriate bit(s) except for the unrecoverable bits described).).

DWord	Bit	Description						
0		Reserved						
	Project:							
		Format:						
	15:0	Error Identity Bits						
		Project:	All					
Format: Array of Error condition bits See Table 1 5. Hardware-Dete					dware-Detected Er	e-Detected Error Bits		
		EMR regist of the Inter writing a '1	er contains the persistent value er. The logical OR of all (define rrupt Status Register. To clear a L' to the appropriate bit(s) in the Master Error bit of the IIR.	ed) bits in this reg an error condition	gister is reported in n, software must fir	the Master Error bit st clear the error by		
		Value	Name		Description	Project		
		0h	[Default]					
		1h	Error occurred	Error occu	rred	All		
		Programming Notes						
		_	'1' to a set bit will cause that e Bit 0) cannot be cleared except			er, the Instruction		



BCS Error Mask Register

BCS_EMR - BCS Error Mask Register

Register Space: MMIO: 0/2/0

Project: HSW Source: BlitterCS

Default Value: 0x00000000 [NOVALIDPROJECTS]

0x0000FFFF [HSW]

Access: R/W Size (in bits): 32

Address: 220B4h

The EMR register is used by software to control which Error Status Register bits are "masked" or "unmasked". "Unmasked" bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. "Masked" bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts.

Undefined or reserved bits in the Hardware Detected Error Bit Table will always return a read value of '1'

DWord	Bit	Description				
0	31:16	Reserved				
		Default Value:			0000h	
		Project:			HSW	
		Format:		MBZ		
	15:0	Project: All				
		Format: A	nat: Array of error condition mask bits See Table 1 5. Hardware-Detected Error Bits			
		This register contains a bit mask that selects which error condition bits (from the reported in the EIR.				
Value Name		Description				
	0000h Not Masked Will be reported in th		the EIR			
		FFFFh Masked [Default] Will not be reported in the E			ed in the EIR	



BCS Error Status Register

BCS_ESR - BCS Error Status Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS
Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 220B8h

The ESR register contains the current values of all Hardware-Detected Error condition bits (these are all by definition "persistent"). The EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set bits must be cleared by software) and thereby causing a Master Error interrupt condition to be reported in the ISR.

DWord	Bit	Description					
0	31:16	Reserved					
		Project:			All		
		Format:		MBZ			
15:0 Error Status Bits							
		Project:	ject: All				
		Format:	Array of error condition bits See Table 1 5. Hardware-Detected Error Bits				
		This regis	register contains the non-persistent values of all hardware-detected erro				
bits.					Г		
		Value	Name		Description	Project	
		0h	[Default]				
		1h	Error Condition Detected	Error Con	dition detected	All	



BCS Instruction Parser Mode Register

	В	CS_INSTPM - BCS Instruction	on Parse	r Mode Register			
Register Space: MMIO: 0/2/0							
Project:							
Source:							
Default \	pefault Value: 0x0000000						
Access:							
Size (in b	bits):	32					
Trusted	Туре:	1					
Address		220C0h					
Desc							
DWord	Bit	D	escription				
0	31:16	Mask Bits					
		Format: M	lask[15:0]				
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)					
	15:11	Reserved					
		Project:		All			
		Format:		MBZ			
	10	Reserved					
		Project:		HSW			
		Format:	MBZ				
	9	Reserved					
		Project:		HSW			
		Format:		MBZ			
	8:7	Reserved					
		Project:		All			
		Format:		MBZ			
	6	Memory Sync Enable					
		Project:		HSW			
		Format:		U1			
		This set, this bit allows the blitter decode engine to write out the data from the local caches to memory. This bit is not persistent. S/W must define this bit each time a sync flush is requested					
	5	Sync Flush Enable					



	BCS_INSTPM - BCS Instruction Parser Mode Register					
	Project: HSW					
Format: U1						
Format: Enable Cleared by HW						
	This field is used to request a Sync Flush operation. The device will autobefore completing the operation. See Sync Flush (Programming Environr					
	4:0 Reserved					
Project: All				All		
Format: MBZ				MBZ		



Batch Buffer State Register

BB_STATE - Batch Buffer State Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS, VideoCS, VideoEnhancementCS

Default Value: 0x00000000 [HSW]

Access: RO Size (in bits): 32

Address: 12110h

Name: VCS Batch Buffer State Register

ShortName: VCS_BB_STATE

Address: 1A110h

Name: VECS Batch Buffer State Register

ShortName: VECS_BB_STATE

Address: 22110h

Name: BCS Batch Buffer State Register

ShortName: BCS_BB_STATE

This register contains the attributes of the current batch buffer initiated from the Ring Buffer.

This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer.

This register is saved and restored with context.

DWord	Bit		Description			
0	31:7	Reserved				
		Project:		All		
		Format:		MBZ		
	6	2nd Level Buffer Security Indicator				
		Project:	HSW			
		Source:	Source: BlitterCS, VideoEnhancementCS			
		Exists If:	//BCS, VECS			
		Format:	MI_2ndBufferSecurityType			
		If set, VECS is fetching 2nd level batch commands from a PPGTT address space. If clear, GGTT. If				
		commands nor access	ts are enabled and this is set, the batch buffer is non-secure and cannot execute privileg ands nor access privileged (GGTT) memory. It will be accessed via the PPGTT. If clear, this ouffer is secure and will be accessed via the GGTT.			



BB_STATE - Batch Buffer State Register

Value	Name	Description	
0h	MIBUFFER_SECURE [Default]	Located in GGTT memory	
1h	MIBUFFER_NONSECURE	Located in PPGTT memory	

Programming Notes

When execlists are enabled, this field reflects the effective security level and may not be the same as the Buffer Security Indicator written using MI_BATCH_BUFFER_START.

6 **2nd Level Buffer Security Indicator**

Project:	HSW
Source:	VideoCS, VideoCS2
Exists If:	//VCS, VCS2

If set, VCS is fetching 2nd level batch commands from a PPGTT address space. If clear, GGTT. If execlists are enabled and this is set, the batch buffer is non-secure and cannot execute privileged commands nor access privileged (GGTT) memory. It will be accessed via the PPGTT. If clear, this batch buffer is secure and will be accessed via the GGTT. Note: When execlists are enabled this field reflects the effective security level and may not be the same as the Buffer Security Indicator written using MI_BATCH_BUFFER_START.

Value	Name	Description	
0h	MIBUFFER_SECURE [Default]	Located in GGTT memory	
1h	MIBUFFER_NONSECURE	Located in PPGTT memory	

5 **1st Level Buffer Security Indicator**

Project:	HSW
Format:	MI_1stBufferSecurityType

If set, BCS is fetching 1st level batch commands from a PPGTT address space. If clear, GGTT. If execlists are enabled and this is

set, the batch buffer is non-secure and cannot execute privileged commands nor access privileged (GGTT) memory. It will be accessed via the PPGTT. If clear, this batch buffer is secure and will be accessed via the GGTT.

Note: When execlists are enabled this field reflects the effective security level and may not be the same as the Buffer Security Indicator written using MI_BATCH_BUFFER_START.

Value	Name	Description
0h	MIBUFFER_SECURE [Default]	Located in GGTT memory
1h	MIBUFFER_NONSECURE	Located in PPGTT memory

4 Reserved

4 Reserved

Reserved				
Project:	All			
Source:	BlitterCS			



	BB_STATE - Batch Buffer State Register					
		Exists If:	//BCS			
		Format:	MBZ			
3:0 Reserved Project:		Reserved				
		Project:		All		
	Format: MB			MBZ		



Pending Head Pointer Register

	UHPIK - F	'enaing	Head	Pointer	Kegister
Register Space:	MMIO: 0/2/0				

Project: HSW

Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02134h

Name: RCS Pending Head Pointer Register

ShortName: RCS_UHPTR

Address: 12134h

Name: VCS Pending Head Pointer Register

ShortName: VCS_UHPTR

Address: 1A134h

Name: VECS Pending Head Pointer Register

ShortName: VECS_UHPTR Valid Projects: [DevHSW+]

Address: 22134h

Name: BCS Pending Head Pointer Register

ShortName: BCS_UHPTR

Programming Notes

Once SW uses UHPTR to preempt the existing workload, should explicitly program MI_SET_CONTEXT to save the preempted context status before submitting the new workload. In case SW doesn't want to save the state of the preempted context, it should at the minimum program RS_PREEMPT_STATUS to 0x0 so that the register status doesn't interfere with the new workloads.

DWord	Bit	Description				
0	31:3	Head Pointer Address				
		Format: GraphicsAddress[31:3]				
		Description Pro				
		This register represents the GFX address offset where execution should continue the ring buffer following execution of an MI_ARB_CHECK command.			HSW	
	2:1	Reserved				
		Format: MBZ				



UHPTR - Pending Head Pointer Register 0 **Head Pointer Valid Description Project** This bit is set by the software to request a pre-emption. It is reset by hardware when an MI_ARB_CHECK command is parsed by the command HSW streamer. The hardware uses the head pointer programmed in this register at the time the reset is generated. Value Name **Description** 0 InValid No valid updated head pointer register, resume execution at the current location in the ring buffer 1 Valid Indicates that there is an updated head pointer programmed in this register



Batch Buffer Head Pointer Register

BB_ADDR - Batch Buffer Head Pointer Register

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 02140h

Name: RCS Batch Buffer Head Pointer Register

ShortName: RCS_BB_ADDR

Address: 12140h

Name: VCS Batch Buffer Head Pointer Register

ShortName: VCS_BB_ADDR

Valid Projects: HSW

Address: 1A140h

Name: VECS Batch Buffer Head Pointer Register

ShortName: VECS_BB_ADDR

Address: 22140h

Name: BCS Batch Buffer Head Pointer Register

ShortName: BCS_BB_ADDR

This register contains the current DWord Graphics Memory Address of the last-initiated batch buffer.

Programming Notes

Programming Restriction: This register should NEVER be programmed by driver. This is for HW internal use only.

DWord	Bit	Description					
0	31:2	Batch Buffer Head Pointer					
		Project:	DevHSW+				
		Format:	at: GraphicsAddress[31:2]				
		Buffer is currently fetching	This field specifies the DWord-aligned Graphics Memory Address where the last initiated Batch uffer is currently fetching commands. If no batch buffer is currently active, the Valid bit will be 0 and this field will be meaningless.				
	1	Reserved					
		Format: MBZ					





BCS Watchdog Counter Threshold

	BCS_CTR_THRSH - BCS Watchdog Counter Threshold						
Register	Space	e: MMIO: 0/2/0					
Project:		HSW					
Source:		BlitterCS					
Default '	Value:	0x00150000					
Access:		R/W					
Size (in I	oits):	32					
Address	•	2217Ch					
DWord	Bit		Description				
0	31:0	Counter logic Threshold					
		Default Value:	00150000h				
		Format:	U32				
		This field specifies the threshold that the hardware checks against for the value of the blitter clock counter before generating an interrupt. The counter in hardware generates an interrupt when the threshold is reached, rolls over and starts counting again. The interrupt generated is the "Media Hang Notify" interrupt since this watchdog timer is intended primarily to remedy VLD hangs on the main pipeline.					



Ring Buffer Current Context ID Register

BCS_RCCID - Ring Buffer Current Context ID Register

Register Space: MMIO: 0/2/0

Project: HSW Source: BlitterCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 22190h-22197h

This register contains the current ring context ID associated with the ring buffer.

Programming Notes

The current context registers must not be written directly (via MMIO). The RCCID register should only be updated indirectly from RNCID.

DWord	Bit	Description
0	63:0	Unnamed
		See Context Descriptor for BCS.



BCS Ring Buffer Next Context ID Register

BCS_RNCID - **BCS** Ring Buffer Next Context ID Register

Register Space: MMIO: 0/2/0

Project: HSW Source: BlitterCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 22198h-2219Fh

This register contains the *next* ring context ID associated with the ring buffer.

Programming Notes

The current context (RCCID) register can be updated indirectly from this register on a context switch event. Note that the only time a context switch can occur is when MI_ARB_CHECK enables preemption or the current context runs dry (head pointer becomes equal to tail pointer).

DWord	Bit	Description
0	63:0	Unnamed
		See Context Descriptor for BCS



BCS SW Control

	BCS_SWCTRL - BCS SW Control							
Register	Space:	MMIO: 0/2/0						
Project:		HSW	HSW					
Source:		BlitterCS						
Default \	Value:	0x00000000						
Access:		R/W						
Size (in b	oits):	32						
Trusted	Туре:	1						
Address	•	22200h						
DWord	Bit		Description					
0	31:16	Reserved						
		Access:	WO					
		2	This register has bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].					
		To set bit0, for example, the data would be 0x0001_0001.						
		To clear bit0, for example, the data would be 0x0001_0000.						
		Note that mask bit is the data bit offset + 16.						
	15:4	Reserved						
		Project:	HSW					
		Format:	MBZ					
	3:2	Reserved						
		Project:	HSW					
		Format:	MBZ					
	1	Tile Y Destination						
		Project:	HSW					
		Format:	U1					
		setting of the destination format in th	reat all destination surfaces as Tile Y. This bit over-rides the e packet provided to the blitter command streamer. SW is ling the polarity of this bit. This bit is part of the context					
	0	Tile Y Source						



Project: | HSW | | Format: | U1 | | Programming this bit makes the HW treat all source surfaces as Tile Y. This bit over-rides the setting of the source format in the packet provided to the blitter command streamer. SW is required to flush the HW before changing the polarity of this bit. This bit is part of the context save/restore.



BCS PPGTT Directory Cacheline Valid Register

BCS_PP_DCLV - BCS PPGTT Directory Cacheline Valid Register

Register Space: MMIO: 0/2/0

Project: HSW Source: BlitterCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 22220h

Default Value = 0h

This register controls update of the on-chip PPGTT Directory Cache during a context restore. Bits that are set will trigger the load of the corresponding 16 directory entry group. This register is restored with context (prior to restoring the on-chip directory cache itself). This register is also restored when switching to a context whose LRCA matches the current CCID if the Force PD Restore bit is set in the context descriptor.

The context image of this register must be updated and maintained by SW; SW should not normally need to read this register.

This register can also effectively be used to limit the size of a processes' virtual address space. Any access by a process that requires a PD entry in a set that is not enabled in this register will cause a fatal error, and no fetch of the PD entry will be attempted.

DWord	Bit	Description		
0	63:32	Reserved		
		Format: MBZ		
	31:0	PPGTT Directory Cache Restore Format: Enable[32]		
			ectory cache are considered valid and will be brought es are considered invalid and fetch of these entries will	



Blitter Mode Register

BLT_MODE - Blitter Mode Register									
Register Space: N			иміо: 0/2/	0					
Project: HSW									
Source:	Source: BlitterCS								
Default \	/alue:	0	x00000000)					
Access:		R	./W						
Size (in b	its):	3	2						
Trusted ⁻	Гуре:	1							
Address:		2	229Ch						
DWord	Bit					Description			
0	31:16	Mask B	lite			Description			
O	31.10	Format				Mask[15:0]			
				odify o	corresponding bit i		mplement	ed bits)	
			active set to meanly concesponding at military						
	15:14	Reserved							
		Project:					HSW		
		Format: MBZ							
-	13:10	Reserved							
		Project: All							
		Format: MBZ							
•	9	Per-Process GTT Enable							
		Project	i:	All					
		Format	t:	Enabl	e Per-Process GTT	BS Mode Enable	e		
			I.						
		Value	Nam	е		Descrip	tion		Project
		0h			When clear, the G			•	All
			[Default]		access from desig select the PPGTT a			commands that	
		1h	PPGTT En	able	When set, the PPGTT will be used to translate memory access All		All		
						from designated of PPGTT as their tra		for comma	ands that select the
-	8	Reserve	ed		1 2 3 3 3 3 3 3 3 3 3				
	J	Project:						All	
		Project. All							



BLT_MODE - Blitter Mode Register							
7	7:4	Reserved					
		Project:	HSW				
		Format:	MBZ				
3	3:1	Reserved					
		Project:	All				
		Format:	MBZ				
	0	Reserved					
		Project:	HSW				
		Format:	MBZ				



BCS Reported Timestamp Count

BCS_TIMESTAMP - BCS Reported Timestamp Count

Register Space: MMIO: 0/2/0

Project: HSW Source: BlitterCS

Default Value: 0x00000000, 0x00000000

Access: RO. This register is not set by the context restore.

Size (in bits): 64

Address: 22358h

This register provides an elapsed real-time value that can be used as a timestamp. This register is not reset by a graphics reset. It will maintain its value unless a full chipset reset is performed.

Note: This timestamp register reflects the value of the PCU TSC. The PCU TSC counts 10ns increments; this timestamp reflects bits 38:3 of the TSC (i.e. 80ns granularity, rolling over every 1.5 hours).

DWord	Bit	Description		
0	63:36	Reserved		
		Project:	All	
		Format:	MBZ	
	35:0	Timestamp Value		
		Project:	All	
		Format:	U36	
		This register toggles every 80 ns. The upper 28 bits	s are zero.	



GAB unit Control Register

			GAB_C	TL_REG - GAB unit Control Regis	ter		
Register	Register Space: MMIO: 0/2/0						
Project: HSW							
Source:			BlitterCS				
Default \	Value:		0x0000001	BF			
Access:			R/W				
Size (in b	oits):		32				
Address:	•		24000h				
DefaultV	/alue=	FF0000	BFh Truste	d Type = 1			
DWord	Bit			Description			
0	31:9	Reserv	ed				
	8	Contin	Continue after Page Fault				
		Value	Name	Description			
		1	GAB Set	Ipon receiving a page fault when requesting an address set address bit 39 to 1 and continue.	s translation, GAB will		
		0	GAB Hang	GAB will hang on a page fault. Default = b0.			
	7:6	PPGTT	BCS TLB	LRA MIN			
		Defau	lt Value:		10b		
		TLB De	pth Partitio	oning Register In PP GTT Mode.			
	5:4	GAB w	rite reque	st priority signal value used in GAC arbitration			
		Default Value: 11b		11b			
	3:2	GAB read only request priority signal value used in GAC arbitration					
		Defau	lt Value:		11b		
	1:0	GAB re	ead reques	t priority signal value used in GAC arbitration	,		
		Defau	lt Value:		11b		



GAB Error Reporting Register

GAB_ERR_REPORT - GAB Error Reporting Register

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 24094h

This register is directly mapped for the Error Reporting Register.

Tills register is	This register is directly mapped for the Error Reporting Register.				
DWord	Bit	Description			
0	31:8	Reserved			
	7	HWSP GGTT fetch yields an invalid entry			
	6	VTD fetch yields an invalid entry			
	5	PD VTD HPA fetch yields an invalid entry			
	4 PD fetch yields an invalid entry				
	3	PD fetch for entry marked as invalid by BCS			
	2	GTT fetch yields an invalid entry Page Fault occurred in one of the GTT translations.			
	1	CTXTLB VTD fetch yields an invalid entry			
	0	CTXTLB fetch yields an invalid entry			



BCS Section 0 of TLBPEND entry

BCS_TLBPEND_SEC0 - BCS Section 0 of TLBPEND entry

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 24400h-24403h

This register is directly mapped to the TLBPEND Array in the Graphic Arbiter.

DWord	Bit	Description			
0	31:28	GTT bits			
		Bits 3:0 of the GTT entry used to translate the Virtual Address. 000 if translation is pending.			
	27:0	Current Address			
		The value of this field depends on the stage of the			
		TLB translation for this entry: VA - bits 27:20 = 00,			
		bits 19:0 = Bits 31:12 of the Virtual Address of the cycle.			



BCS Section 1 of TLBPEND entry

	BC	S_TLBPEND_SEC1 - BC	S Section 1 of TLBPEND entry				
Register Space: MMIO: 0/2/0							
Project: HSW							
Source:		BlitterCS					
Default	Value:	0x00000000					
Access:		RO					
Size (in	bits):	32					
Trusted	Type:	1					
Address	:	24500h-24503h					
This reg	ister is	directly mapped to the current Virtual	Addresses in the MTTLB (Texture and constant cache TLB).				
DWord	Bit		Description				
0	31	vtstatus This bit will be used in conjunction will be table in section 0 register.	ith the ready bit to determine the stage of the translation.				
	30:28	Reserved					
	27:24	PAT entry Location of Physical Address in Physic	cal Address Table.				
	23:22	Reserved					
	21:20	Surface format					
		Value	Name				
		0xb	Linear				
		10b	Tile X				
		11b	Tile Y				
	19:14	Cache line offset in page					
	13:10	Cacheability Control Bits					
	9	ZLR bit indicates a zero length read					
	8:2	TAG					



BCS Valid Bit Vector for TLBPEND registers

BCS_TLBPEND_VLD0 - BCS Valid Bit Vector for TLBPEND registers

Register Space: MMIO: 0/2/0

Project: HSW Source: BlitterCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 24700h-24703h

This register contains the valid bits for entries 0-31 of TLBPEND structure(Cycles pending TLB translation).

This register contains the valid bits for entires of 31 of TEBI END strategic (cycles perfamily 125 translation).						
DWord	Bit	Description				
0	31:0	Valid bits per entry				



BCS Ready Bit Vector for TLBPEND Registers

BCS_TLBPEND_RDY0 - BCS Ready Bit Vector for TLBPEND Registers

Register Space: MMIO: 0/2/0

Project: HSW
Source: BlitterCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 24708h-2470Bh

This register contains the ready bits for entries 0-31 of TLBPEND structure (Cycles pending TLB translation).

his register contains the ready bits for entires of 51 of rebi ento-						
DWord	Bit	Description				
0	31:0	Ready bits per entry				



Valid Bit Vector for BCS TLB

BCSTLB_VLD - Valid Bit Vector for BCS TLB

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 24780h-24783h

This register contains the valid bits for entries 0-31 of BCS TLB.

The region of the same and the						
DWord	Bit	Description				
0	31:4	Reserved				
	3:0	Valid bits per entry				



Valid Bit Vector for BLB TLB

BLBTLB_VLD - Valid Bit Vector for BLB TLB

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS

Default Value: 0x00000000
Access: RO

Size (in bits): 32
Trusted Type: 1

Address: 24784h-24787h

This register contains the valid bits for entries 0-31 of BLB TLB.

This register contains the ve	and bits for critics	d bits for chines of 51 of beb feb.				
DWord	Bit	Description				
0	31:8	Reserved				
	7:0	Valid bits per entry				



Valid Bit Vector for CTX TLB

CTX_TLB_VLD - Valid Bit Vector for CTX TLB

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 24788h-2478Bh

This register contains the valid bits for entries 0-31 of CTX TLB.

The regional contains and the							
DWord	Bit	Description					
0	31:1	Reserved					
	0	Valid bits per entry					



Valid Bit Vector for PD TLB

PDTLB_VLD - Valid Bit Vector for PD TLB

Register Space: MMIO: 0/2/0

Project: HSW

Source: BlitterCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 2478Ch-2478Fh

This register contains the valid bits for entries 0-31 of PD TLB.

This register com	anis the var	ild bits for critic	d bits for charges of 1 of 1 b 1 Eb.					
DWord	DWord Bit Descript		Description					
0		31:8	Reserved					
		7:0	Valid bits per entry					



BCS TLB Virtual Page Address Registers

BCSTLB_VA - BCS TLB Virtual Page Address Registers

Register Space: MMIO: 0/2/0

Project: HSW
Source: BlitterCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 24800h-24803h

This register is directly mapped to the current Virtual Addresses in the BCS TLB.

DWord	Bit	Description			
0	31:12	ADDRESS			
		Project:	Project: HSW		
		Format: GraphicsAddress[31:12]			
		PAGE VIRTUAL ADDRESS.			
	11:0	RESERVED	RESERVED		
		Project: HSW		HSW	
		Format: MBZ			



BLBTLB_VA Virtual page Address Registers

BLBTLB_VA - BLBTLB_VA Virtual page Address Registers

Register Space: MMIO: 0/2/0

Project: HSW Source: BlitterCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 24900h-24903h

This register is directly mapped to the current Virtual Addresses in the BLB TLB.

DWord	Bit		Description			
0	31:12	ADDRESS	ADDRESS			
		Project:	Project: HSW			
		Format: GraphicsAddress[31:12]				
		PAGE VIRTUAL ADDRESS				
	11:0	RESERVED				
		Format: MBZ				



CTXTLB_VA Virtual page Address Registers

CTXTLB_VA - CTXTLB_VA Virtual page Address Registers

Register Space: MMIO: 0/2/0

Project: HSW
Source: BlitterCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 24A00h-24A03h

This register is directly mapped to the current Virtual Addresses in the CTX TLB.

DWord	Bit	Description			
0	31:12	ADDRESS			
		Project:	Project: HSW		
		Format: GraphicsAddress[31:12]			
		PAGE VIRTUAL ADDRESS			
	11:0	RESERVED	RESERVED		
		Project: HSW			
		Format: MBZ		MBZ	



PDTLB_VA Virtual page Address Registers

PDTLB_VA - PDTLB_VA Virtual page Address Registers

Register Space: MMIO: 0/2/0

Project: HSW
Source: BlitterCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 24B00h-24B03h

This register is directly mapped to the current Virtual Addresses in the PD TLB.

DWord	Bit	Description			
0	31:12	ADDRESS			
		Project:	Project: HSW		
		Format: GraphicsAddress[31:12]			
		PAGE VIRTUAL ADDRESS			
	11:0	RESERVED	RESERVED		
		Project: HSW		HSW	
		Format: MBZ			



VGA_CONTROL

VGA_CONTROL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x80000000

Access: R/W Size (in bits): 32

Address: 41000h-41003h
Name: VGA Control
ShortName: VGA_CONTROL

Power: off/on Reset: soft

Restriction

Restriction: VGA requires panel fitting to be enabled.

VGA is always connected to pipe A.

VGA can not be enabled while the display power well is powered down.

VGA display should only be enabled if all display planes other than VGA are disabled.

DWord	Bit	Description			
0	31	It has no effect on VGA reg	A compatible display mode. gister or A0000-BFFFF memory ap nd VGA I/O register settings.	perture accesses which are controlled	
		Value	1	Name	
		0b			
		1b	1b Disable [Default]		
				,	
			Note:	Project	
		Note: Program register 42 26 = 0b before enabling V those values while VGA dis have those values even wh	DevHSW:GT0:X0		
26 = 1b before enabling Vo those values while VGA dis		26 = 1b before enabling V those values while VGA dis	1090h bits 31:29 = 101b and bit IGA display and keep them at splay is enabled. It is safe to nen VGA display is disabled.	DevHSW:GT3:A	
		Note: Program register 42	090h bits 31:29 = 100b, bit 26 =	DevHSW,	



	VGA C	ONTROL			
	Ob, and bit 12 = 0b before enabling VGA display and keep them at those values while VGA display is enabled. It is safe to have those values even when VGA display is disabled.				
	Restriction Restriction: The VGA SR01 screen off bit must be programmed when enabling and disa				
	VGA. See the VGA Registers document	t			
30:27	Reserved				
	Format:		PBC		
26	VGA Border Enable This bit determines if the VGA border a The border will be scaled along with the		he active display area.		
	Value		Name		
	0b	Disable			
	1b	Enable			
25	Reserved				
	Format:		PBC		
24	Pipe CSC Enable This bit enables pipe color space conversion for the VGA pixel data.				
	Value Name				
	0b	Disable			
	1b	Enable			
23:21	Reserved				
	Format:		PBC		
20	Legacy 8Bit Palette En This bit affects reads and writes to the palette through VGA I/O addresses. In the 6-bit mode, the 8-bits of data are shifted up two bits on the write (upper two bits are lost) and shifted two bits down on the read. This provides backward compatibility for original VGA programs as well as VESA VBE support for 8-bit palette. It does not affect palette accesses through the palette register MMIO path.				
	Name				
	Value 0b	6 bit DAC			
	1b	8 bit DAC			
19	Reserved				
18	Reserved				
	Reserved				
17.10	nesei veu				



VGA_CONTROL				
	Format: PBC			
15:12	Reserved			
11:8	Reserved			
7:6	Blink Duty Cycle Controls the VGA text mode blink duty cycle relative to the VGA cursor blink duty cycle.			
	Value	Name	Description	
	00b	100%	100% Duty Cycle, Full Cursor Rate	
	01b	25%	25% Duty Cycle, 1/2 Cursor Rate	
	10b	50%	50% Duty Cycle, 1/2 Cursor Rate	
	11b	75%	75% Duty Cycle, 1/2 Cursor Rate	
5:0	VSYNC Blink Rate			
	Controls the VGA blink rate in terms of the number of VSYNCs per on/off cycle.			
	Programming Notes			
	Program with	n (VSYNCs/cycle	e)/2-1	



FUSE_STRAP

Register Space:

Default Value:

Project:

Source:

FU!	SE_STR	AP		

Access: RO Size (in bits): 32

Address: 42014h-42017h
Name: Fuses and Straps
ShortName: FUSE_STRAP
Power: Always on
Reset: global

This register provides readback of fuse and strap settings.

MMIO: 0/2/0

0x00000000

HSW

PRM

These fuses are programmed by a message from PCU to display address 0x51000 MSG_FUSE, also known as Display Fuse State Message (DFSM).

DWord	Bit	Description		
0	31	Internal Graphics Disable This bit indicates whether internal graphics capability is disabled. When disabled, iMPH hardware will prevent internal graphics from enabling.		
		Value	Name	Description
		0b	Enable	Internal Graphics Enabled
		1b	Disable	Internal Graphics Disabled
	30	Internal Display Disable This bit indicates whether the internal display capability is disabled. This bit does not affect display hardware directly.		
Value Name Description		Description		
		0b	Enable	Internal Display Enabled
		1b	Disable	Internal Display Disabled
	29	Reserved Display PipeC Disable This bit indicates whether the display pipe C capability is disabled. When disabled, display hardware will prevent the pipe C enable register bit from being set to 1b.		
	28			
		Value	Name	Description
		0b	Enable	Pipe C Capability Enabled
		1b	Disable	Pipe C Capability Disabled



FUSE_STRAP

27 **Display PM Disable**

This bit indicates whether the display power management FBC and DPST capability is disabled. When disabled, display hardware will prevent the FBC enable and DPST image enhancement enable register bits from being set to 1b.

Value	Name	Description
0b	Enable	PM Capability Enabled
1b	Disable	PM Capability Disabled

26 **Display eDP Disable**

This bit indicates whether the display embedded DisplayPort eDP DDIA capability is disabled. When disabled, display hardware will prevent the eDP DDIA enable register bit from being set to 1b and mask the eDP DDIA present strap.

Value	Name	Description
0b	Enable	eDP Capability Enabled
1b	Disable	eDP Capability Disabled

25 **Reserved**

24 **Display CDCLK Limit**

This bit indicates whether the display CD clock frequency is limited to the default frequency of if the alternate frequency is allowed.

When DISPLAY_CDCLK_LIMIT = 1, display hardware will ignore the LCPLL_CTL CD Frequency Select and only allow 450 MHz.

From spare fuse bit 2.

Value	Name	Description
0b	No Limit	CDCLK frequency not limited to 450 MHz, alternate frequency can be used
1b	Limit	CDCLK frequency limited to 450 MHz, alternate frequency cannot be used

23:22 Display Spare

Spare fuses for display. From spare fuses bits 1:0.

21 **CPU Internal SSC Enabled**

This bit indicates if the CPU internal SSC modulator is enabled. Fuse name SSC_ssc_misc_config_EnableIntSscMod.

Value	Name	Description
0b	Not enabled	CPU internal SSC is disabled
1b	Enabled	CPU internal SSC is enabled

20:18 SRAM VMIN SHARED P

SRAM Shared P setting. Signal name dpr_rf_vccmin[2:0]. From FUSE_DISPLAY_RF_VMIN[25:23].

17 | SRAM VMIN KP

SRAM Keeper setting. Signal name dpr_rf_kp. From FUSE_DISPLAY_RF_VMIN[22].

16:6 **Display Cap Bits 16 6**

Display capability bits which can be optionally used to inform software of the hardware



	FUSE_STRAP							
	capabilities. These bits do	capabilities. These bits do not control any hardware behavior.						
5:2	Reserved							
	Format:		MBZ					
1	Reserved	Reserved						
0	This bit indica	Display Audio Codec Disable This bit indicates whether the display audio codec capability is disabled. When disabled, display hardware will prevent the audio codec enable register bit from being set to 1b.						
	Value Name Description							
0b Enable Audio Codec Capability Enabled								
	1b	Disable	Audio Codec Capability Di	sabled				



FUSE_STRAP2

FUSE_STRAP2				
Register Space:	MMIO: 0/2/0			
Project:	HSW			
Source:	PRM			
Default Value:	0x00000000			
Access:	RO			
Size (in bits):	32			
Address:	4201Ch-4201Fh			
Name:	Fuses and Straps 2			
ShortName:	FUSE_STRAP2			
Power:	Always on			
Reset:	global			

This register provides readback of fuse and strap settings.

These fuses are programmed by a message from PCU to display address 0x51008 MSG_FUSE2, also known as Display Fuse State Message 2 (DFSM2).

DWord	Bit	Description
0	31:22	Display Cap2 Bits 31 22 Display capability bits which can be optionally used to inform software of the hardware capabilities. These bits do not control any hardware behavior.
	21:19	PF SRAM VCCPWMOD PF SRAM VCCPWMOD setting. From FUSE_SAPFVCCPWMOD, FUSE_CR90 0x4168[6:4].
	18:16	PF SRAM WLBIAS PF SRAM WLBIAS setting. From FUSE_SAPFWLBIAS, FUSE_CR90 0x4168[9:7].
	15	PF SRAM VCCBIASENB PF SRAM VCCBIASENB setting. From FUSE_SAPFVCCBIASENB.
	14:11	PF SRAM VCCBIAS PF SRAM VCCBIAS setting. From FUSE_SAPFSRAMVCCBIAS, FUSE_CR90 0x4168[3:0].
	10	Display Cap2 Bits 10 Display capability bits which can be optionally used to inform software of the hardware capabilities. These bits do not control any hardware behavior.
	9:0	PF SRAM COL RED PF SRAM column redundancy setting. From FUSE_SAPF_COL_RED.



FUSE_STRAP3

	FUSE_STRAPS
 14140 0/0/0	

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000 [HSW]

Access: RO Size (in bits): 32

Address: 42020h-42023h
Name: Fuses and Straps 3
ShortName: FUSE_STRAP3
Power: Always on
Reset: global

This register provides readback of fuse and strap settings.

These fuses are programmed by a message from PCU to display address 0x51004 MSG_STRAP, also known as Display Strap State Message (DSSM).

Display Strap State Message (DSSM).											
DWord	Bit				D	escrip	otion				
0	31:5	Reserved	Reserved								
	4	Reserved	Reserved								
		Project:		DevHSW:G1	Γ0:X0, DevH	SW:GT	3:A				
	4	ULT Mod	le								
		Project:	Devl	HSW, EXCLUDE(DevHSW:GT	0:X0),	EXCLUDE(DevHSW:GT3:A)				
		This bit in	dicates	whether the dis	splay operat	es in l	JLT mode or non-ULT mode.				
		Value)	Name			Description				
		0b	No	Non-ULT Display operates in non-ULT mode							
		1b	UL	Т	Display ope	erates	in ULT mode				
	3	Reserved									
	2	LCPLL Ur	navail								
		This bit s	pecifies	the availability	of the LCPLL						
		Valu	ue	N	ame		Description				
		0b		Available			LCPLL available				
		1b		Not available LCPLL not available							
	1	Reference Clock Select									
		This bit s	pecifies	the frequency of	of the displa	y refer	ence clocks.				
		Value	Name	Descrip	tion		Project				



	FUSE_STRAP3							
	0b		SSC reference is 135 MHz. Non-SSC reference is 135 MHz. PCH is Lynxpoint or later.					
	1b		SSC reference is 120 MHz. Non-SSC reference is 120 MHz. PCH is Pantherpoint or earlier.	DevHSV	W:GT0:X0, DevHSW:GT3:A			
	1b 24MHz SSC reference is 135 MHz. Non-SSC reference is 24 MHz.			W, EXCLUDE(DevHSW:GT0:X0), DE(DevHSW:GT3:A)				
0	O DisplayPort A Present This bit specifies whether the port was present The strap state can also be read in the DDI				-			
	•	/alue Name			Description			
	0b		Not Present		Port not present			
	1b		Present		Port present			



FUSE_STRAP4

FU	JSE __	ST	RA	P4

Register Space:

MMIO: 0/2/0

Project:

HSW

Source:

PRM

Default Value:

0x00000000

Access:

RO

Size (in bits):

32

5120 (111 5113).

42024h-42027h

Address: Name:

Fuses and Straps 4

ivairie.

FUSE_STRAP4

ShortName: Valid Projects:

[DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)]

Power:

Always on

Reset:

global

This register provides readback of fuse and strap settings.

These fuses are programmed by a message from PCU to display address 0x5100C MSG_FUSE3, also known as Display Fuse State Message 3 (DFSM3).

DWord	Bit	Description
0	31:22	Display Cap4 Bits 31 22 Display capability bits which can be optionally used to inform software of the hardware capabilities. These bits do not control any hardware behavior.
	21:19	IPS SRAM VCCPWMOD IPS SRAM VCCPWMOD setting.
	18:16	IPS SRAM WLBIAS IPS SRAM WLBIAS setting.
	15	IPS SRAM VCCBIASENB IPS SRAM VCCBIASENB setting.
	14:11	IPS SRAM VCCBIAS IPS SRAM VCCBIAS setting.
	10	Display Cap4 Bits 10 Display capability bits which can be optionally used to inform software of the hardware capabilities. These bits do not control any hardware behavior.
	9:0	IPS SRAM COL RED IPS SRAM column redundancy setting.



DE_POWER1

	DE_POWER1							
Register	Space:	MMIO	: 0/2/0					
Project: HSW								
Source:		PRM						
Default V	/alue:	0x0000	00000 [HSW]					
Access:		RO						
Size (in b	its):	32						
Address:		42400	h-42403h					
Name:		Displa	y Engine Power 1					
ShortNar	ne:	DE_PC	WER1					
Power:		Always	s on					
Reset: global								
DWord	Bit				Desc	ription		
0	31	Power Well	State					
		This field ind	licates the status o	ver well.				
		Value				Name		
		0b				Off		
		1b On						
	30	Display Pipes Enabled						
		Project: DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)						
		This field ind	licates if any displa	y pipe	es are enab			
		Value	Name			Description		
		0b	Disabled	All d	isplay pipe	s disabled		
		1b	Enabled	One or more display pipes enabled				
	29	Display Pow	ver Down Allowed					
		Project: DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)						
						play power down allow register bit in LCPLL_CTL. ntext and power down display power wells.		
		Value	Name		Description			
		0b	Not allowed		Display power down not allowed			
		1b	Allowed		Display po	Display power down allowed		
-	30:28	Reserved	•					
		Project:	DevHSW:0	GT0:X0), DevHSW:	GT3:A		
		Format:	MBZ					



28	IPS Sta	tuc		DE_PO			
20	Project: DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)						
				tatus of IPS.		,	
		Value		Name)	Description	
	0b			Disabled		IPS disabled	
	1b			Enabled		IPS enabled	
27:26	SRD St	atus					
	This fie	d indicate:	s the li	ve status of the SI	RD link on eD	P DDI-A.	
	Value	Name				scription	
	00b	Full Off	Link is disab		anes are disa	bled and most memory reads are	
	01b	Full On	Link i	s fully on. Normal	operation.		
	10b	Standby	Link i	s in standby. Most	in standby. Most memory reads are disabled.		
	11b Reserved Reserved						
25	Reserv	ed					
	Project: DevHSW:GT0:X0, DevHSW:GT3:A						
	Forma	t:	MBZ				
25	KVM S Project	ession Sta		XCLUDF(DevHSW:	GT0:X0), FXCI	LUDE(DevHSW:GT3:A)	
				tatus of KVM sess			
	V	alue		Name		Description	
	0b Dis		Disab	Disabled KVM s		VM session disabled	
	1b En		Enabl	Enabled KVM session		on enabled	
24:13	Reserv	ed					
	Forma	t:				MBZ	
12:10	Enabled Panel Fitters The total number of panel fitters enabled. Each 3x3 panelfitter will add 1 to the total. Each 7x5 panelfitter will add 2 to the total.						
9:8	Reserv	ed					
	Forma	t:				MBZ	
7:4		nit Lanes E al number		d I lanes enabled.			
3	Reserv	ed					
	Forma	t:				MBZ	
2:0	- Lundela	d DPLLs					



DE_POWER2

DE_POWER2 Register Space: MMIO: 0/2/0 Project: **HSW** Source: PRM Default Value: 0x00000000 Access: RO Size (in bits): 32 Address: 42404h-42407h Name: Display Engine Power 2 ShortName: DE_POWER2 Power: Always on Reset: global **DWord** Bit **Description** 31:0 **DE bandwidth counter** This counter increments on every cache line put arriving at the DE. The bandwidth is estimated by taking the difference between two reads at a known interval. The counter is only reset at boot time or by writing a new value.



FBC_CFB_BASE

	FBC_CFB_BASE								
Register	Register Space: MMIO: 0/2/0								
Project:		HSW							
Source:		PRM							
Default \	/alue:	0x00000000							
Access:		R/W							
Size (in b	its):	32							
Address:		43200h-43203h							
Name:		FBC Compressed Buffer Address							
ShortNa	me:	FBC_CFB_BASE							
Power:		Always on							
Reset:		soft							
		Re	triction						
Restrict	on : Th	e contents of this register must not be	changed while compression is enabled.						
DWord	Bit		Description						
0	31:28	Reserved							
		Format:	MBZ						
	27:12	12 CFB Offset Address							
	This register specifies offset of the Compressed Frame Buffer from the base of stolen men								
	Restriction								
		Restriction : The buffer must be 4K byte aligned.							
	11:0	Reserved							
		Format:	MBZ						



FBC CTL

FBC_CTL

Register Space: MMIO: 0/2/0
Project: DevHSW
Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 43208h-43208h
Name: FBC Control
ShortName: FBC_CTL
Power: Always on
Reset: soft

FBC is tied to primary plane A.

Restriction

Restriction: The contents of this register must not be changed, except the enable bit, while compression is enabled.

Frame Buffer Compression is only supported with 16bpp and 32bpp 8:8:8 primary plane source pixel formats. It is not supported with any other format. The 16bpp format requires the compression ratio to be set to 2:1 or 4:1.

Frame Buffer Compression is only supported with surfaces of less than 4096 pixels x 4096 lines. Only the first 2048 lines will be compressed.

DWord	Bit	Description					
0	31	Enable FBC					
		This bit is used to globally enable FBC functi	on at the next Vertical Blanl	k start.			
		Value	Nar	me			
		0b	Disable				
		1b	Enable				
			1				
		Workaround	Project				
		Workaround (WaFbcAsynchFlipDisableFbcC 420B0h bit 22 must be set to 1b for the ent Compression is enabled.					
		Workaround (WaFbcDisableDpfcClockGatin	DevHSW:GT0:X0,				
		46500h bit 23 must be set to 1b for the ent	ire time that Frame Buffer	DevHSW:GT3:A			



Worka degree 180 de Worka primar must b Reserv Forma	gree rotation on the degree rotation. rkaround : Frame be mary plane has been st be disabled before the degree that it is a second to be degreed to be degr	HSW B stepping, FBC is not supported with 180 e primary display plane. Disable FBC when using buffer compression can only be enabled after the en enabled for one or more vertical blanks and one disabling the primary plane. MBZ Description	DevHSW:GT0:X0, DevHSW:GT3:A DevHSW:GT0:X0, DevHSW:GT3:A, DevHSW:GT3:B
Worka degree 180 de Worka primar must b Reserv Forma CPU Fe Value 0b 1b	rkaround : Prior to gree rotation on the degree rotation. rkaround : Frame becamery plane has been stoked before the disabled before the degree that it is a second to be degree that is a second to be degree to be degree to be degree to be degree that is a second to be degree to be deg	HSW B stepping, FBC is not supported with 180 e primary display plane. Disable FBC when using buffer compression can only be enabled after the en enabled for one or more vertical blanks and one disabling the primary plane. MBZ Description	DevHSW:GT3:A DevHSW:GT0:X0, DevHSW:GT3:A,
Reserve Torma CPU Fe Value Ob Reserve	mary plane has bee st be disabled before erved mat: Fence Enable ue Name No CPU Disp Buf	en enabled for one or more vertical blanks and ore disabling the primary plane. MBZ Description	DevHSW:GT3:A,
CPU Fe Value 0b 1b Reserv	Fence Enable We Name No CPU Disp Buf	Description	
CPU Fe Value 0b 1b Reserv	Fence Enable We Name No CPU Disp Buf	Description	
Value 0b 1b Reserv	No CPU Disp Buf	•	
0b 1b Reserv	No CPU Disp Buf	•	
1b Reserv	Buf	Disales Deffer is not in a CDU force No see differ	
Reserv	CDLL D:- D C	Display Buffer is not in a CPU fence. No modification CPU to the Display Buffer.	ations are allowed from
	CPU Disp Buf	Display Buffer exists in a CPU fence.	
Forma	erved		
Julia	mat:	MBZ	
Reserv	erved		
Reserv	erved		
Reserv	erved		
Forma	mat:	MBZ	
Reserv	erved		
Reserv	erved		
Compr	npression Limit		
		Description	Project
detern Display compr ratio. Com	ermines the maximal play lines that do not not pressed, so the best of the pression Ratio of the pression Rati	1, Pixel Format 32 bpp - Supported (CFB=FB) 1/2, Pixel Format 16 bpp - Supported 1/2, Pixel Format 32 bpp - Supported 1/4, Pixel Format 16 bpp - Supported	
r		Compression Ratio 2 Compression Ratio 2 (CFB=FB) Compression Ratio 2 (CFB=1/2 FB) Compression Ratio 2 (CFB=1/2 FB)	Compression Ratio 1, Pixel Format 16 bpp - Not Supported Compression Ratio 1, Pixel Format 32 bpp - Supported (CFB=FB) Compression Ratio 1/2, Pixel Format 16 bpp - Supported (CFB=FB) Compression Ratio 1/2, Pixel Format 32 bpp - Supported (CFB=1/2 FB) Compression Ratio 1/4, Pixel Format 16 bpp - Supported



<u>.</u>				FBC_C	TL		
		FB = Frame Buffer Size CFB = Compressed Frame Buffer Size					
		The compressed frame buffer does not need to be allocated beyond 2048 lines.			e allocated	DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)	
	Value	Value Name Description					
	00b	1:1	Compresse	ed buffer is the	e same	size as the un	compressed buffer.
	01b	2:1	Compressed buffer is one half the size of the uncompressed buffer.				
	10b	4:1	Compressed buffer is one quarter the size of the uncompressed buffer.				
	11b	Reserved	Reserved				
5:4	The con	-	_	_	s for tl	nis number of	entries to be ready before
		Value		Name			Description
	00b		4			4 entries	
	01b		8			8 entries	
	10b		16			16 entries	
	11b		32			32 entries	
3:0	CPU Fe	CPU Fence Number					
			Value		Name		
	0000b				Fence	e 0	
	Restriction						

Restriction: This field must be programmed to 0000b.



IPS_CTL

IPS_CTL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank OR pipe disabled

Update Point:

DWord

Address: 43408h-43408h
Name: IPS Control
ShortName: IPS_CTL

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)]

Power: Always on

Reset: soft

Bit

IPS is tied to the pipe A output before the panel fitter.

Restriction

Description

Restriction: IPS is only supported with 8:8:8 pipe pixel formats. It is not supported with any other format. IPS is supported only on ULT devices.

0	31	Enable IPS This bit is used to enable the IPS function.			
		Value		Name	
		0b Disa		е	
		1b	Enable	е	
		Note:	Project		
		Note: For stepping prior to HSW E0 IPS enal should happen outside of the vblank region.		DevHSW, EXCLUDE(DevHSW:GT3:B), EXCLUDE(DevHSW:GT3:C), EXCLUDE(DevHSW:GT3:D)	
		Note: Do not read or write the pipe palette/gamma data while GAMMA_MODE i configured for split gamma and IPS_CTL has enabled.			



	IPS_C	ΓL				
	Restriction					
	Restriction : IPS is supported only on ULT de	Restriction : IPS is supported only on ULT devices.				
30:27	Spare 30 27 Spare bits					
26:24	Spare 26 24 Spare bits	Spare 26 24				
23:12	Spare 23 12 Spare bits					
11:7	IPS Programmable Watermark Value This field sets the IPS programmable watermark value in lines from empty.					
6	IPS Programmable Watermark Enable This field enables the programmable IPS wat	termark to be used in low power states.				
	Value	Name				
	0b	Disable				
	1b	Enable				
5	Reserved					
4	4 Reserved 3 Reserved					
3						
2	Reserved					
1	Reserved					
0	Reserved					



IPS_STATUS

		IPS_STATUS			
Register	Space:	MMIO: 0/2/0			
Project: HSW					
Source:		PRM			
Default \	/alue:	0x0000000			
Access:		R/WC			
Size (in b	oits):	32			
Address		43410h-43413h			
Name:		IPS Status			
ShortNa	me:	IPS_STATUS			
Valid Pro	ojects:	[DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)]			
Power:		Always on			
Reset: soft					
DWord	Bit	Description			
0	31	Full Frame			
		Access: R/WC			
		This bit is set if the full frame fit into the compressed buffer. Write 1b to to clear the bit.			
	30	Pixel Count Mismatch			
		Access: R/WC			
This bit is set if the wrong number of pixels is decompressed for a line. Write 1b to to clea bit.					
29:12 Reserved					
		Format: MBZ			
	11:0	Last Comp Amount			
		Access: RO			
		This field indicates the compression amount of the last frame.			



Display Engine Interrupt Bit Definition

Display Engine Interrupt Bit Definition

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Size (in bits): 32

Address: 44000h-4400Fh

Name: Display Engine Interrupts

ShortName: DE_INTERRUPT Power: Always on

Reset: soft

The Display Engine Interrupt Control Registers all share the same bit definitions from this table.

The DE_IIR and GT_IIR and PM_IIR are ORed together to generate the Display interrupt.

DWord	Bit	Description
0	31	Master Interrupt Control This bit exists only in the DEIER Display Engine Interrupt Enable Register. This is the master control for Display interrupts. This bit must be set to 1b for any interrupts to propagate to the system.
	30	Error Interrupts Combined The ISR is an active high level while any of the Error Interrupt bits are set.
	29	GSE The ISR is an active high pulse on the GSE system level event.
	28	PCH Display interrupt event The ISR is an active high level while there is an interrupt being generated by the PCH Display. It will stay asserted until the interrupts in the PCH Display are all cleared.
	27	DisplayPort A Hotplug The ISR gives the live state of the Digital Port A HPD pin when the HPD input is enabled. The IIR is set if a short or long pulse is detected when HPD input is enabled.
	26	AUX Channel A The ISR is an active high pulse on the AUX DDI A done event. This event will not occur for SRD AUX done.
	25	DPST histogram event The ISR is an active high pulse on the DPST histogram event.
	24	DPST phase in event The ISR is an active high pulse on the DPST phase in event.



	Display Engine Interrupt Bit Definition				
23:21					
	These interrupts are currently unused.				
20	Audio Codec Interrupts Combined				
	The ISR is an active high level while any of the Audio Codec Interrupt bits are set.				
19	SRD Interrupts Combined				
The ISR is an active high level while any of the SRD_IIR bits are set.					
18:16					
15	These interrupts are currently unused.				
15	GTC CPU Interrupts Combined The ISR is an active high level while any of the GTC_CPU_IIR bits are set.				
1.4					
14	Sprite Plane Flip Done C The ISR is an active high pulse when a sprite plane flip is done. A flip is an update of the plane				
	surface address value through MMIO or a command streamer.				
13	Primary Plane Flip Done C				
13	The ISR is an active high pulse when a primary plane flip is done. A flip is an update of the plan				
	surface address value through MMIO or a command streamer.				
12	Line Compare Pipe C				
	The ISR is an active high pulse on the scan line event of the timing generator attached to the				
	Pipe C planes.				
11	Vsync Pipe C				
	The ISR is an active high level for the duration of the vertical sync of the timing generator				
	attached to the Pipe C planes.				
10	Vblank Pipe C				
	The ISR is an active high level for the duration of the vertical blank of the timing generator attached to the Pipe C planes.				
	Note:				
	Note: Do not enable and unmask this interrupt if the associated pipe is disabled. Do not leav				
	this interrupt enabled and unmasked after the associated pipe is disabled.				
9	Sprite Plane Flip Done B				
9	The ISR is an active high pulse when a sprite plane flip is done. A flip is an update of the plane				
	surface address value through MMIO or a command streamer.				
8	Primary Plane Flip Done B				
	The ISR is an active high pulse when a primary plane flip is done. A flip is an update of the pla				
	surface address value through MMIO or a command streamer.				
7	Line Compare Pipe B				
	The ISR is an active high pulse on the scan line event of the timing generator attached to the				
	Pipe B planes.				
6	Vsync Pipe B				
	The ISR is an active high level for the duration of the vertical sync of the timing generator				
	attached to the Pipe B planes.				
5	Vblank Pipe B				



	Display Engine Interrupt Bit Definition
	The ISR is an active high level for the duration of the vertical blank of the timing generator attached to the Pipe B planes.
	Note:
	Note: Do not enable and unmask this interrupt if the associated pipe is disabled. Do not leave this interrupt enabled and unmasked after the associated pipe is disabled.
4	Sprite Plane Flip Done A The ISR is an active high pulse when a sprite plane flip is done. A flip is an update of the plane surface address value through MMIO or a command streamer.
3	Primary Plane Flip Done A The ISR is an active high pulse when a primary plane flip is done. A flip is an update of the plane surface address value through MMIO or a command streamer.
2	Line Compare Pipe A The ISR is an active high pulse on the scan line event of the timing generator attached to the Pipe A planes.
1	Vsync Pipe A The ISR is an active high level for the duration of the vertical sync of the timing generator attached to the Pipe A planes.
0	Vblank Pipe A The ISR is an active high level for the duration of the vertical blank of the timing generator attached to the Pipe A planes.
	Note:
	Note: Do not enable and unmask this interrupt if the associated pipe is disabled. Do not leave this interrupt enabled and unmasked after the associated pipe is disabled.



GT Interrupts

GT_INTERRUPT - GT Interrupts Register Space: MMIO: 0/2/0 Project: HSW 0x00000000 Default Value: Size (in bits): 32 Address: 44010h-4401Fh Always on Power: Reset: soft **DWord** Bit **Description** 0 31:0 **GT_Interrupt** Format: **GT Interrupt Bit Definition**



Power Management Interrupts

PM_INTERRUPT - Power Management Interrupts

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Size (in bits): 32

Address: 44020h-4402Fh

Power: Always on

Reset: soft

DWord Bit Description

31:0 Interrupts
Format: Power Management Interrupt Bit Definition

488



HOTPLUG_CTL

				HOTPLUG_CTL			
Register	Space	e: MM	IO: 0/2/0				
Project: HSW							
Source:	ource: PRM						
Default \	Value:	0x00	0000000				
Access:		R/W					
Size (in b	oits):	32					
Address:		4403	30h-44033h				
Name:		Hot	Plug Control				
ShortNa	me:	НОТ	PLUG_CTL				
Power:		Alwa	ays on				
Reset:		soft					
DWord	Bit			Description			
0	31:5	Reserved					
	4	DDI A HPD	Input Enable				
				Description	Project		
				te of the hot plug detect buffer for port A. The buffer whether the port is enabled or not.			
			•	st be enabled in both North Display Engine Registers n Display Engine Registers SHOTPLUG_CTL.	DevHSW:ULT		
		Value	Name	Description			
		0b	Disable	Buffer disabled.			
		1b	Enable	Buffer enabled. Hot plugs can be detected.			
	3:2	Reserved					
	1:0	DDI A HPD	Status				
		Access:		R/WC			
		This field reflects the hot plug detect status on port A. This bit is used for either monitor					
			_	tification of a sink event.	1-343114		
			•	ed and either a long or short pulse is detected, one of the e set (if unmasked in the IMR).	ese bits will set		
				e live state of the HPD pin.			
				red by writing 1s to both of them. is programmed in HPD_PULSE_CNT.			



HOTPLUG_CTL

_					
Value Name		Description			
00b Not Detected Digital port hot plug event not detected					
1Xb Long Pulse Digital port long pulse hot plug event detected		Digital port long pulse hot plug event detected			
X1b Short Pulse Digital port short pulse hot plug event detected					

Programming Notes

Due to the possibility of back to back HPD events it is recommended that software filters the value read from the ISR.



HPD_PULSE_CNT

HPD_PULSE_CNT

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x000007CE

Access: R/W Size (in bits): 32

Address: 44034h-44037h

Name: HPD Pulse count

ShortName: HPD_PULSE_CNT

Power: Always on Reset: global

This register is on the chip reset, not the FLR or display debug reset.

Restriction

Restriction: This register must be programmed properly before enabling DDI HPD detection.

DWord	Bit	Description					
0	31:17	Reserved					
		Format: MBZ					
	16:0	DP ShortPulse Count					
		Default Value: 007CEh 2000 microseconds					
		These bits define the duration of the pulse defined as a short pulse for DisplayPort HPD. The value is in number of microseconds minus 2.					



HPD_FILTER_CNT

HPD_FILTER_CNT

Register Space:

MMIO: 0/2/0

Project:

HSW

Source:

PRM

Default Value:

0x000001F2

Access:

R/W

Size (in bits):

32

Address:

44038h-4403Bh

Name:

HPD Filter count

ShortName:

HPD_FILTER_CNT

Power:

Always on

Reset:

global

This register is on the chip reset, not the FLR or display debug reset.

Restriction

Restriction: This register must be programmed properly before enabling DDI HPD detection.

DWord	Bit	Description			
0	31:17	Reserved			
		Format: MBZ			
	16:0	HPD Filter Count			
		Default Value: 001F2h 500 microseconds			
		These bits define the duration of the filter for DDI HPD.			
		The value is in number of microseconds minus 2.			



ERR_INT

	ERR_INT							
Register	Register Space: MMIO: 0/2/0							
Project:		DevHSW						
Source:		PRM						
Default \	√alue:	0x00000	000					
Access:		R/WC						
Size (in b	oits):	32						
Address:		44040h-						
Name:		Error Inte	errupts					
ShortNa	me:	ERR_INT						
Power:		Always c	n					
Reset:		soft						
	_		y writing 1b to them. ORed together to go to the Disp	olay Engine	ISR Error Interrupts Combined bit.			
DWord	Bit		Desc	cription				
0	31	Poison Status This bit is set upon receiving the poison message.						
		Value	Name		Description			
		0b	Not Detected	Event	not detected			
		1b	Detected	Event detected				
	30	Reserved						
		Format: MBZ						
	29	Invalid GTT page table entry This bit is set upon receiving the iMPH interrupt message with bit 1 set.						
		Value	Name		Description			
		0b	Not Detected	Event	not detected			
		1b Detected Event detected						
	28	Invalid page table entry data This bit is set upon receiving the iMPH interrupt message with bit 0 set.						
		Value	Name	Description				
		0b	Not Detected	Event	Event not detected			
		1b	Detected	Event	detected			
	27:24	Reserved						
		Format:			MBZ			



23	Sprite GTT Fault Status C This bit is set when a GTT fault is detected for this sprite plane.						
	Value Name		Description				
	0b	Not Detected	Event not detected				
	1b	Detected	Event detected				
22	Primary GTT Fault Status C This bit is set when a GTT fault is detected for this primary plane.						
	Value	Name	Description				
	0b	Not Detected	Event not detected				
	1b	Detected	Event detected				
21	Cursor GTT Fa	nult Status C vhen a GTT fault is detected fo	or this cursor plane.				
	Value	Name	Description				
	0b	Not Detected	Event not detected				
	1b	Detected	Event detected				
0	Sprite GTT Fault Status B This bit is set when a GTT fault is detected for this sprite plane.						
	Value	Name	Description				
	0b	Not Detected	Event not detected				
	1b	Detected	Event detected				
.9	Primary GTT Fault Status B This bit is set when a GTT fault is detected for this primary plane.						
	Value	Name	Description				
	0b	Not Detected	Event not detected				
	1b	Detected	Event detected				
8	Cursor GTT Fault Status B This bit is set when a GTT fault is detected for this cursor plane.						
	Value	Name	Description				
	0b	Not Detected	Event not detected				
	1b	Detected	Event detected				
7	Sprite GTT Far This bit is set w	ult Status A when a GTT fault is detected fo	or this sprite plane.				
	Value	Name	Description				
	0b	Not Detected	Event not detected				
	1b	Detected	Event detected				



		ERR_INT						
	Value	Name	Description					
	0b	Not Detected	Event not detected					
	1b	Detected	Event detected					
15	Cursor GTT Fault Status A This bit is set when a GTT fault is detected for this cursor plane.							
	Value	Name	Description					
	0b	Not Detected	Event not detected					
	1b	Detected	Event detected					
14	Reserved							
	Format:		MBZ					
13	access to an und	en a MMIO read or write cycle is r defined address or to an address in	1					
	Value	Name	Description					
	0b	Not Detected	Event not detected					
	1b Detected Event detected							
12:9	Reserved							
	Format: MBZ							
8	Reserved							
_	Reserved							
7								
6	Pipe FIFO Unde		s high on the timing generator attached to the					
	Pipe FIFO Unde This bit is set wh		s high on the timing generator attached to the Description					
	Pipe FIFO Unde This bit is set wh Pipe C planes.	en the pipe FIFO underrun signal i						
	Pipe FIFO Unde This bit is set wh Pipe C planes. Value	nen the pipe FIFO underrun signal i	Description					
	Pipe FIFO Unde This bit is set wh Pipe C planes. Value	Name Not Detected	Description Event not detected					
6	Pipe FIFO Under This bit is set when Pipe C planes. Value 0b 1b	Name Not Detected	Description Event not detected					
5	Pipe FIFO Under This bit is set when Pipe C planes. Value 0b 1b Reserved Reserved Pipe FIFO Under	Name Not Detected Detected	Description Event not detected					
5 4	Pipe FIFO Under This bit is set when Pipe C planes. Value 0b 1b Reserved Reserved Pipe FIFO Under This bit is set when Pipe FIFO Under P	Name Not Detected Detected	Description Event not detected Event detected					
5 4	Pipe FIFO Under This bit is set when Pipe C planes. Value 0b 1b Reserved Reserved Pipe FIFO Under This bit is set when Pipe B planes.	Name Not Detected Detected Perrun B Den the pipe FIFO underrun signal in the pipe FIFO underrun si	Description Event not detected Event detected s high on the timing generator attached to the					
5 4	Pipe FIFO Under This bit is set when Pipe C planes. Value 0b 1b Reserved Reserved Pipe FIFO Under This bit is set when Pipe B planes. Value	Name Not Detected Detected Perrun B Hen the pipe FIFO underrun signal in the pipe FIFO underrun sig	Description Event not detected Event detected s high on the timing generator attached to the Description					
5 4	Pipe FIFO Under This bit is set where Pipe C planes. Value 0b 1b Reserved Reserved Pipe FIFO Under This bit is set where Pipe B planes. Value 0b	Name Not Detected Detected Perrun B Inen the pipe FIFO underrun signal in the pipe FIFO underrun si	Description Event not detected Event detected s high on the timing generator attached to the Description Event not detected					
5 4 3	Pipe FIFO Under This bit is set where Pipe C planes. Value 0b 1b Reserved Reserved Pipe FIFO Under This bit is set where Pipe B planes. Value 0b 1b	Name Not Detected Detected Perrun B Inen the pipe FIFO underrun signal in the pipe FIFO underrun si	Description Event not detected Event detected s high on the timing generator attached to the Description Event not detected					



ERR_INT

This bit is set when the pipe FIFO underrun signal is high on the timing generator attached to the Pipe A planes.

Value	Name	Description	
0b	Not Detected	Event not detected	
1b	Detected	Event detected	



DE_RRMR

DE RRMR

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 44050h-44053h

Name: Render Response Mask

ShortName: DE_RRMR
Power: Always on

Reset: soft

See the render response message definition table to find the source event for each bit.

The render response message is sent from the display engine to the render command streamer (CS) or blitter command streamer (BCS). The message is used to inform CS and BCS of certain display events.

This register is used to control which render response message bits are masked or unmasked. Unmasked bits will cause a render response message to be sent and will be reported in that message. Masked bits will not be reported and will not cause a render response message to be sent.

Vertical blank events occur periodically while the associated display pipe timing generator is running and will be reported in a render response to CS or BCS (depending on DE_RR_DEST destination selection) if un-masked here.

Scanline events occur after they have been initiated through MMIO writes or LRI to the Display Load Scan Lines register.

A flip event will be reported in a render response to CS if un-masked here and the Display Load Scanline source is CS.

A flip event will be reported in a render response to BCS if un-masked here and the Display Load Scanline source is BCS.

Flip done events occur after they have been initiated through MI_DISPLAY_FLIP or MMIO write to the primary or sprite plane surface address registers.

A flip event will be reported in a render response to CS if un-masked here and the flip source is CS.

A flip event will be reported in a render response to BCS if un-masked here and the flip source is BCS.

Programming Notes

Programming this register can be done through MMIO or a command streamer LOAD_REGISTER_IMMEDIATE (LRI) command.



DE_RRMR

When using LRI care must be taken to follow all the programming rules for LRI targetting the display engine. Unmasked events will wake GT as they occur, so for improved power savings it is recommended to only unmask events that are required.

Restriction

Restriction: Events must be unmasked prior to waiting for them with a MI_WAIT_FOR_EVENT ring command, or in the case of flips or scanlines, prior to starting the flip or loading the scanline.

DWord	Bit	Description								
0	31	Reserved								
		Format:			MBZ					
	30:0	DE RRMR	RRMR							
		Format:	Display Engine Re	ender Response Message	Bit Definition					
		This field corresponse me	cause and are reported in the render							
		Value	Name		Description					
		0b	Not Masked	Not Masked - will cause reported in that message	a message to be sent and will be					
1b Masked Masked - will not in a message					a message to be sent or be reported					
		0070EF2Fh	All Masked [Default]							



TIMESTAMP_CTR

		TIMESTAMP_CTR					
Register Space: MMIO: 0/2/0							
Project:		HSW					
Source:		PRM					
Default '	Value:	0x0000000					
Access:		R/WC					
Size (in l	bits):	32					
Address	:	44070h-44073h					
Name:		Time Stamp Counter					
ShortNa	me:	TIMESTAMP_CTR					
Power:		Always on					
Reset:		global					
The regi	ster is	not reset by a FLR or display debug reset.					
DWord	Bit	Description					
0	31:0	TIMESTAMP Counter					
		This field increments every microsecond.					
		he value in this field is latched in the Pipe Flip TIMESTAMP registers when flips occur, and in the					
		pe Frame TIMESTAMP registers at start of vertical blank.					
The re		ne register value will reset if any value is written to it.					
		The register is not reset by a FLR or display debug reset.	1				
		Restriction	Project				
		Restriction : The CDCLK_FREQ register must be programmed with the correct value in order for the time stamp to run at the correct rate.	.K_FREQ register must be programmed with the correct DevHSW:GT3:A				



Audio Codec Interrupt Bit Definition

		Audio Codec Interrupt Bit Definition					
Register	Space:	•					
Project:		DevHSW					
Source:		BSpec					
Default '	Value:	0x0000000					
Size (in I	oits):	32					
Address	:	44080h-4408Fh					
Name:		Audio Interrupts					
ShortNa	me:	AUD_INTERRUPT					
Power:		Always on					
Reset:		soft					
		ec Interrupt Control Registers all share the same bit definitions from this table. ec ISR bits are ORed together to go to Display Engine ISR Audio_Codec_Interrupts_Combined.					
DWord	Bit	Description					
0	31	Audio Power State change DDI D					
		The ISR is an active high pulse when there is a power state change for audio for DDI D.					
	30	Audio Power State change DDI C The ISR is an active high pulse when there is a power state change for audio for DDI C.					
	29	Audio Power State change DDI B					
		The ISR is an active high pulse when there is a power state change for audio for DDI B.					
	28:11						
		These interrupts are currently unused.					
	10	Audio CP Request Pipe C The ISR is an active high level indicating content protection is requested by audio azalia verb programming for pipe C. It is valid after the Audio_CP_Change_Pipe_C event has occurred.					
	9	Audio CP Change Pipe C The ISR is an active high pulse when there is a change in the protection request from audio azalia verb programming for pipe C.					
	8:7	Unused Int 8 7 These interrupts are currently unused.					
	6	Audio CP Request Pipe B The ISR is an active high level indicating content protection is requested by audio azalia verb programming for pipe B. It is valid after the Audio_CP_Change_Pipe_B event has occurred.					
	5	Audio CP Change Pipe B The ISR is an active high pulse when there is a change in the protection request from audio azalia verb programming for pipe B.					



Audio Codec Interrupt Bit Definition							
4:3	Unused Int 4 3 These interrupts are currently unused.						
2	Audio CP Request Pipe A The ISR is an active high level indicating content protection is requested by audio azalia verb programming for pipe A. It is valid after the Audio_CP_Change_Pipe_A event has occurred.						
1	Audio CP Change Pipe A The ISR is an active high pulse when there is a change in the protection request from audio azalia verb programming for pipe A.						
0	Unused Int 0 These interrupts are currently unused.						



ARB_CTL

		A	RB_CTL				
Register	Space:	MMIO: 0/2/0					
Project:		HSW	HSW				
Source:		PRM					
Default \	Value:	0x16661056					
Access:		R/W					
Size (in l	oits):	32					
Address	:	45000h-45003h					
Name:		Display Arbitration Control 1					
ShortNa	me:	ARB_CTL					
Power:		Always on					
Reset:		soft					
DWord	Bit		Description				
0	31	Reserved					
	30	Reserved					
	29	Reserved					
	28:26	HP Queue Watermark					
		Default Value:	101b 6				
		The value in this register indicates the number of entries the high priority queue should have before it can be read. The value is zero based.					
	25:24	4 LP Write Request Limit The value in this register indicates the maximum number of back to back LP write requests will be accepted from a single client before re-arbitrating.					
		Value	Name				
		00b	1				
		01b	2				
		10b	4 [Default]				
		11b 8					
	23:20	TLB Request Limit The value in this register indicates t arbitration loop. Zero is not a valid	he maximum number of TLB requests that can be made in an programming.				
		Value	Name				
		0110b	6 [Default]				
		[1,15]					



			AF	RB_C	CTL		
19:16	TLB Request InFlight Limit The value in this register indicates the maximum number of TLB (or VTd) requests that ca flight at any given time. Zero is not a valid programming.						
		Value			Name		
	0110b			6 [Def	efault]		
	[1,15]						
15		termark Disak	ole s the FBC water	rmarks	KS.		
		Val	ue		Name		
	0b				Enable		
	1b				Disable		
14:13		Idress Swizzli onfiguration re	•	f memo	nory address swizzling is needed.		
	Value	Name			Description		
	00b	No Display	No display request address swizzling				
	01b	Enable	Enable display request address bit[6] swizzling for tiled surfaces				
	10b	Reserved					
	11b	11b Reserved					
12:8	HP Page Break Limit The value in this register represents the maximum number of page breaks allowed in a HP request chain. Zero is not a valid programming.						
		Value		Name			
	10000b			16 [Default]			
	[1,31]						
7	Reserved						
6:0	HP Data Request Limit The value in this register represents the maximum number of cachelines allowed in a HP reque chain.						
		Valı	ne	Name			
	1010110	0b		86 [Default]			
	[1,127]						
	Restriction						
				F	Restriction		



ARB_CTL2

				ARB_	CTL2				
Register	Space:	MMIO	: 0/2/0						
Project:		HSW	HSW						
Source:		PRM	PRM						
Default \	/alue:	0x0000	00600						
Access: R/W									
Size (in bits): 32									
Address:		45004	h-45007h						
Name:		Displa	y Arbitration Contr	ol 2					
ShortNa	me:	ARB_C	TL2						
Power:		Always	s on						
Reset:		soft							
DWord	Bit				Description				
0	31	Reserved							
	30:12	Reserved							
		Format:				MBZ			
	11	Reserved							
	10:9	The value in	Read Request Lim ithis register represent that any given time	ents the m	naximum numbe	r of LP read request transactions that			
		Value	Name			Description			
		00b	1 LP		1 LP inflight trai	nsactions limit			
		01b	2 LP		2 LP inflight trai	nsactions limit			
		10b	3 LP		3 LP inflight trai	nsactions limit			
		11b	4 LP [Default]		4 LP inflight trai	nsactions limit			
	8	Reserved							
		Format:				MBZ			
	7	Reserved							
	6	Reserved							
		Format: MBZ							
	5:4	4 Inflight HP Read Request Limit The value in this register represents the maximum number of HP read request trans can be inflight at any given time.							
		Value	Name			Description			



				ARE	B_CTL2		
		00b 128 HP 128 HP inflight transactions limit				s limit	
		01b	64 HP	64 HP inflight transactions limit			
		10b	32 HP	32 HP inflight transactions limit			
		11b	16 HP	16 HP	inflight transactions	limit	
	3:2	Reserved					
		Format: MBZ					
	1:0		is register repres		e watermark value fo or equal the watern	or the RTID FIFO. HP transactions will nark	
		Value	Name			Description	
		00b	8 RTIDs		8 RTIDs available in	FIFO	
01b 16 RTIDs 16 RTIDs available in FIFO				in FIFO			
10b 32 RTIDs 32 RTIDs available in FIFO					in FIFO		
		11b	Reserved	Reserved			



WM_PIPE

	WM_PIP	E					
Register Space:	MMIO: 0/2/0	MMIO: 0/2/0					
Project:	HSW	HSW					
Source:	PRM						
Default Value:	0x00783818						
Access:	R/W						
Size (in bits):	32						
Address:	45100h-45103h						
Name:	Pipe A Watermarks						
ShortName:	WM_PIPE_A						
Power:	Always on						
Reset:	soft						
Address:	45104h-45107h						
Name:	Pipe B Watermarks						
ShortName:	WM_PIPE_B						
Power:	Always on	Always on					
Reset:	soft	soft					
Address:	45200h-45203h	45200h-45203h					
Name:	Pipe C Watermarks	Pipe C Watermarks					
ShortName:	WM_PIPE_C	WM_PIPE_C					
Power:	Always on						
Reset:	soft						
	ratermark values which are used for requesting stance of this register format per each pipe A/B						
DWord Bit	Des	cription					
0 31:23	Reserved						
22:16	Pipe Primary Watermark	e Primary Watermark					
	Default Value: 1111000b						
	Number in 64Bs of data in FIFO below which the requests to memory	per in 64Bs of data in FIFO below which the Pipe Primary Plane stream will generate ests to memory					
15	Reserved						
14:8	Pipe Sprite Watermark						
	Default Value:	0111000b					



	WM_PIPE				
	Number in 64Bs of data in FIFO below which the F to memory	ipe Sprite Plane stream will generate requests			
7:6	Reserved				
5:0	Pipe Cursor Watermark				
	Default Value:	011000b			
	Number in 64Bs of data in FIFO below which the F to memory	Pipe Cursor Plane stream will generate requests			



WM_LP

	WM_LP						
Register	Space:	e: MMIO: 0/2/0					
Project: HSW							
Source: PRM							
Default V	'alue:	: 0x00000000					
Access:		R/W					
Size (in b	its):	32					
Address:		45108h-4510Bh					
Name:		Low Power 1 Watermarks					
ShortNar	ne:	WM_LP1					
Power:		Always on					
Reset:		soft					
Address:		4510Ch-4510Fh					
Name:		Low Power 2 Watermarks					
ShortNar	ne:	WM_LP2					
Power:		Always on					
Reset:		soft					
Address:		45110h-45113h	45110h-45113h				
Name:		Low Power 3 Watermarks	Low Power 3 Watermarks				
ShortNar	ne:	WM_LP3	WM_LP3				
Power:		Always on	Always on				
Reset:		soft					
		Power watermark values which will be used when display is in a LP state.					
		instance of this register format per each LP level 1,2,3.					
DWord	Bit	Description					
0	31	Enabled					
		Enables this LP watermark. This bit allows the associated LP state to be used. Value Name					
		1b Enable					
	0b Disable						
		Restriction					
		Restriction : The watermark line time registers for all enabled pipes must b	e programmed with				
		the correct values prior to enabling.					



	WM_LP						
30:24	Latency						
	Description	Project					
	If the power negotiation is using actual latency values, this field contains the microsecond latency value associated with this LP watermark. Example: 0000101b = 5 microseconds.	DevHSW:GT0:X0, DevHSW:GT3:A					
	Else, this field contains the integer value of the name of the latency level associated with this LP watermark. Example: 0000011b = level 3						
	If the power negotiation is using actual latency values, this field contains two times the microsecond latency value associated with this LP watermark. Example: 0000101b = 2.5 microseconds.	DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)					
	Else, this field contains two times the integer value of the name of the latency level associated with this LP watermark. Example: 0000100b = level 2.						
23:20	FBC LP Watermark Number of equivalent lines of the primary display for this watermark						
19:18	Reserved						
17:8	LP Primary Watermark Number in 64Bs of data in the display data buffer below which the Primary Plane stream will wake memory.						
7:0	LP Cursor Watermark Number in 64Bs of data in the display data buffer below which the Cursor Plane stream will wake memory.						



WM_LP_SPR

		WM_LP_SPR					
Register	Space:	MMIO: 0/2/0					
Project:		HSW					
Source:		PRM					
Default \	/alue:	0x00000000					
Access:		R/W					
Size (in b	oits):	32					
Address:		45120h-45123h					
Name:		Low Power 1 Sprite Watermarks					
ShortNa	me:	WM_LP1_SPR					
Power:		Always on					
Reset:		soft					
Address:		45124h-45127h					
Name:		Low Power 2 Sprite Watermarks					
ShortNa	me:	WM_LP2_SPR					
Power:		Always on					
Reset:		soft					
Address:		45128h-4512Bh					
Name:		Low Power 3 Sprite Watermarks					
ShortNa	me:	WM_LP3_SPR					
Power:		Always on					
Reset:		soft					
This is th	e Low	Power Sprite watermark value which will be used when display is in a LP state.					
There is one instance of this register format per each LP level 1,2,3.							
DWord	Bit	Description					
0	31:10	eserved					
	9:0	LP Sprite Watermark Number in 64Bs of data in the display data buffer below which the Sprite Plane stream will wake memory.					



WM_MISC

				WM_MISC				
Register	Space:	MM1	O: 0/2/0					
Project: HSW								
Source: PRM								
Default Value: 0x00000000								
Access: R/W								
Size (in b	oits):	32						
Address:		4526	50h-45263h					
Name:		Wate	ermark Misc	ellaneous				
ShortNa	me:	WM.	_MISC					
Power:		Alwa	ıys on					
Reset:		soft						
DWord	Bit			Description				
0	31:19	Reserved						
		Format:			PBC			
	18	Reserved						
	17:4	Reserved						
	3:2	Reserved						
		Format:			РВС			
	1	Reserved						
	0	Data Buffer Partitioning This bit controls the data buffer partitioning when between sprite and primay during low power states.						
		Value Name Description						
0b 1/2 Sprite has 1/2 and primary has 1/2 of the buffer					the buffer			
1b 5/6 Sprite has 5/6 and primary has 1/6 of the buffer								
				Restriction				
	Restriction: The 5/6 setting is for use only when Frame Buffer Compression is enabled on primary plane, or when the primary plane is disabled.							



WM_LINETIME

WM_LINETIME

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000 [HSW]

Access: R/W Size (in bits): 32

Address: 45270h-45273h

Name: Pipe A Watermark Line Time

ShortName: WM_LINETIME_A

Power: Always on

Reset: soft

Address: 45274h-45277h

Name: Pipe B Watermark Line Time

ShortName: WM_LINETIME_B

Power: Always on

Reset: soft

Address: 45278h-4527Bh

Name: Pipe C Watermark Line Time

ShortName: WM_LINETIME_C

Power: Always on

Reset: soft

There is one instance of this register format per each pipe A,B,C.

Restriction

Restriction: The line time value must be programmed before enabling any display low power watermark.

DWord	Bit	Description						
0	31:25	Reserved	Reserved					
	24:16	Reserved						
		Project:	: DevHSW:GT0:X0, DevHSW:GT3:A					
	24:16	IPS Line Ti	PS Line Time					
		Project:	Project: DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)					
		The IPS line time for the current screen resolution in units of 0.125us.						
		This value	needs to	be programmed before enabling IPS.				



	WM_LINETIME
	IPS line time in microseconds = Pipe horizontal total number of pixels / CD clock frequency in MHz. Multiply by 8 to get units of 0.125us and round to nearest integer. This field is ignored for pipe B and pipe C. It only needs to be programmed for pipe A.
15:9	Reserved
8:0	Line Time The line time for the current screen resolution in units of 0.125us. Programming Notes
	Line time in microseconds = Pipe horizontal total number of pixels / pixel rate in MHz. Multiply by 8 to get units of 0.125us and round to nearest integer. Program the smallest line time when using multiple refresh rates.
	Restriction
	Restriction: Maximum supported line time is 63.875us (111111111b).



PWR_WELL_CTL1

PWR_WELL_CTL1 Register Space: MMIO: 0/2/0 Project: **HSW** Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32 45400h-45403h Address: Name: Power Well Control 1 ShortName: PWR_WELL_CTL1 Power: Always on Reset: global This register is used for BIOS power well control. This register is on the ungated clock and the chip reset, not the FLR or display debug reset. **DWord** Bit **Description** 0 31 **BIOS Power Well Request** This bit will request the power well to enable or disable. **Value Name** 0b Disable 1b Enable Restriction Restriction: This bit must not be changed while the power well enable/disable is currently in progress, as indicated by the power well state. 30 **Power Well State** Access: RO This field indicates the status of the power well. **Value** Name 0b Disabled 1b Enabled 29:0 Reserved Format: MBZ



PWR_WELL_CTL2

		F	WR_WELL_CTL2				
Register	Space	e: MMIO: 0/2/0					
Project:		HSW					
Source: PRM							
Default \	√alue:	0x00000000					
Access:		R/W					
Size (in bits): 32							
Address: 45404h-45407h							
Name:		Power Well Control 2					
ShortNa	me:	PWR_WELL_CTL2					
Power:		Always on					
Reset:		global					
_		s used for driver power well co s on the ungated clock and th	ntrol. chip reset, not the FLR or display debug rese	t.			
DWord	Bit		Description				
0	31	Driver Power Well Request					
		This bit will request the power	well to enable or disable.				
		Value	Name				
		0b	Disable				
		1b	Enable				
			Restriction				
		Destriction This Literature		la la da accomanada da			
		progress, as indicated by the	be changed while the power well enable/disa power well state.	ble is currently in			
	30	Power Well State					
		Access:	RO				
		This field indicates the status	ield indicates the status of the power well.				
		Value	Name				
		0b	Disabled				
		1b	Enabled				
	29:0	Reserved					
		Format:	MBZ				



SPLL_CTL

SPLL_CTL

Register Space:

MMIO: 0/2/0

Project:

HSW

Source:

PRM

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Address:

46020h-46023h

Name:

SPLL Control

ShortName:

SPLL_CTL

Power:

Always on

Reset:

soft

The S PLL can drive the DDI ports at certain fixed frequencies for DisplayPort and FDI.

The PLL will automatically adjust for the reference frequency based on the reference select straps.

DWord	Bit		Description					
0	31	PLL Enable This bit will enable or disable the PLL.						
			Value	Name				
		0b			Disable			
		1b			Enable			
				Re	estriction	1		
		Restriction: This must not be changed while any port clock select is direct to this PLL.					k select is direct to this PLL.	
	30	Reserv	Reserved					
		Forma	t:				MBZ	
	29:28		nce Sele between	ct PLL references.				
		Value	Name	Description			Programming Notes	
		01b	SSC	CPU internal SSC when CPU Internal SSC is fused enabled the PCH SSC reference.	d, else			
		10b	Non- SSC	Non-Spread reference		MHz	iction : Do not select on ULT. The 24 reference (ULT Non-spread) is not orted with SPLL.	
						supp	ortea with SPLL.	



	SPLL_CTL						
			es				
	Spread reference is recommended.						
			Restriction				
	Restrictio	n : This must no	t be changed while this PLL is er	nabled.			
27:26	Frequenc	y Select					
	Select bet	ween PLL freque	ncies.				
	Value	Name	De	escription			
	00b	810 MHz	810 MHz (DisplayPort 1.62 GHz	z bit clock)			
	01b	1350 MHz	1350 MHz (FDI and DisplayPor	t 2.7 GHz bit clock)			
	11b Reserved Reserved						
25:0	Reserved		MBZ				
	Format:						



WRPLL CTL

WRPLL CTL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00202418

Access: R/W Size (in bits): 32

Address: 46040h-46043h
Name: WRPLL Control 1
ShortName: WRPLL_CTL1
Power: Always on

Reset: soft

Address: 46060h-46063h
Name: WRPLL Control 2
ShortName: WRPLL_CTL2

Power: Always on

Reset: soft

The WR PLL can drive the DDI ports at programmable frequencies for HDMI, DVI, DisplayPort, and FDI.

There are two instances of this register format to support the two WR PLLs.

The dividers must be programmed depending on the frequency of the selected reference. Check the FUSE_STRAP3 Reference_Clock_Select to find the frequency of the SSC and Non-SSC references.

Divider programming details are in the Display WRPLL clock frequency programming spreadsheet.

Programming Notes

The following formula is for reference only. Always follow the spreadsheet or algorithm to achieve the best quality.

Symbol or TMDS Frequency = (Reference Frequency / Reference Divider) * (Feedback Divider / Post Divider)

DWord	Bit	Description					
0	31	PLL Enable					
		This bit will enable or disable the PLL.	his bit will enable or disable the PLL.				
		Value	Value Name				
		0b	Disable				
		1b	Enable				



			WRPLL CTL			
			_			
	Restriction					
	Restric	tion : This	must not be changed while any port clock select is directed to this PLL.			
30	Reserv	ed				
	Forma	t:	MBZ			
29:28		nce Select between PL	L references.			
	Value	Name	Description			
	01b	PCH SSC	PCH Spread reference			
	10b	Special	On Non-ULT parts this selects the Non-SSC reference. On ULT parts this selects CPU internal SSC when CPU Internal SSC is fused enabled, else this selects the PCH SSC reference.			
	11b	LCPLL 2700	LCPLL 2700 MHz output			
			Programming Notes			
	PCH S	Spread references are recommended for DisplayPort. PCH SSC is required for FDI. LCPLL 2700 MHz output is recommended for HDMI and DVI without clock bending. PCH SSC is required for HDMI and DVI with clock bending.				
		Restriction				
	Restric	tion : This	must not be changed while this PLL is enabled.			
27:24	Reserv	ed				
	Forma	t:	MBZ			
23:16	Feedback Divider					
	Defaul	t Value:	20h 32			
	This is represe	Feedback divider (VCO divider) value for the desired output frequency. This is in a 7.1 format where the upper 7 bits represent the integer value and the lowest bit represents the fractional value. This is the N value (N*2, 2*N, N2, or 2N when considering the entire 8 bits as a whole).				
	Restriction					
	Restriction : This must not be changed while this PLL is enabled.					
15:14	Reserved					
	Forma	t:	MBZ			
13:8	Post D	ivider				
	Defaul	t Value:	24h 36			
		Post divider value for the desired output frequency. This is the P value.				



	WRPLL_CTL						
	Restriction						
		Restriction : This must not be changed while this PLL is enable	ed.				
7	' :0	Reference Divider					
		Default Value:	18h 24				
		Reference divider value for the desired output frequency. This is in a 7.1 format where the upper 7 bits represent the integer value and the lowest bit represents the fractional value. This is the R value (R*2, 2*R, R2, or 2R when considering the entire 8 bits as a whole). Restriction					
		Restriction : This must not be changed while this PLL is enable	ed.				



PORT_CLK_SEL

PORT_CLK_SEL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0xE0000000

Access: R/W Size (in bits): 32

Address: 46100h-46103h

Name: DDIA Port Clock Select ShortName: PORT_CLK_SEL_DDIA

Power: Always on

Reset: soft

Address: 46104h-46107h

Name: DDIB Port Clock Select ShortName: PORT_CLK_SEL_DDIB

Power: Always on

Reset: soft

Address: 46108h-4610Bh

Name: DDIC Port Clock Select ShortName: PORT_CLK_SEL_DDIC

Power: Always on

Reset: soft

Address: 4610Ch-4610Fh

Name: DDID Port Clock Select ShortName: PORT_CLK_SEL_DDID

Power: Always on Reset: soft

Neset. Soft

Address: 46110h-46113h

Name: DDIE Port Clock Select ShortName: PORT_CLK_SEL_DDIE

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Power: Always on

Reset: soft



PORT_CLK_SEL

This register maps the PLL to the port. There is one instance of this register format per DDI A/B/C/D/E.

This register maps the PLL to the port.

There is one instance of this register format per DDI A/B/C/D/E.

DWord	Bit			Description		
0	31:29	Port Clock Select Select which PLL to use for this port.				
		Value	Name	D	escription	
		000b	LCPLL 2700	Select LCPLL 2700 MHz outpu ULX devices do not support	t (DisplayPort 5.4 GHz bit clock) 5.4 GHz bit clock	
		001b	LCPLL 1350	Select LCPLL 1350 MHz outpu	t (DisplayPort 2.7 GHz bit clock	
		010b	LCPLL 810	Select LCPLL 810 MHz output (DisplayPort 1.62 GHz bit cloc		
	011b		SPLL	Select SPLL (DisplayPort or FDI)		
		100b	WRPLL1	Select WRPLL1 (HDMI, DVI, Di	splayPort, or FDI)	
		101b	WRPLL2	Select WRPLL2 (HDMI, DVI, Di	splayPort, or FDI)	
		110b	Reserved	Reserved		
		111b	None [Default]	No PLL selected. Clock is disak	pled for this port.	
				Restriction		
			ion : This must not d to the port is ena	be changed while the port is en bled.	nabled or any transcoder/pipe	
	28:0	Reserve	d			
		Format	:		MBZ	



CDCLK_FREQ

			CDCLK_FREQ					
Register	Space:	MMIO: 0/2/0						
Project:		HSW						
Source:		PRM						
Default '	Value:	0x000001C1						
Access:		R/W						
Size (in l	oits):	32						
Address		46200h-46203h						
Name:		CD Clock Frequency	у					
ShortNa	me:	CDCLK_FREQ						
Valid Pro	ojects:	[DevHSW, EXCLUDE	[DevHSW, EXCLUDE(DevHSW:GT0:X0)]					
Power:		Always on						
Reset:		global	global					
DWord	Bit		Description					
0	31:10	Reserved						
		Format:		MBZ				
	9:0	CDclk frequency						
		Default Value:	· · · · · · · · · · · · · · · · · · ·					
clock fo		clock for miscellaneous til	ram this field to the CD clock frequency minus one. This is used to generate for miscellaneous timers in display. CD clock frequency is selected in LCPLL_CTL.					
			Restriction		Project			
Restriction Restriction: The CDCLK_FREQ register must be p value in order for the time stamp to run at the country that the register value is ignored on other steppings. This register must be programmed again after F					DevHSW:GT3:A			



${\bf NDE_RSTWRN_OPT}$

			NDE_RSTW	RN_OPT			
Register	Space	e: MMIO: 0/2	/0				
Project:		HSW	HSW				
Source:		PRM	PRM				
Default \	/alue:	0x0000000	0x00000000 [HSW]				
Access:		R/W					
Size (in b	oits):	32					
Address:		46408h-46	40Bh				
Name:		North Disp	lay Reset Warn Options				
ShortNa	me:	NDE_RSTW	/RN_OPT				
Power:		Always on					
Reset:		global					
This regi	ster is	used to control th	e display behavior on recei	ving a Reset V	Varning.		
DWord	Bit		De	escription			
0	31:7	Reserved					
		Format:			MBZ		
	6	Reserved					
	5	Reserved					
	4	types of DE resets. By default it is dis reset.	the handshake with PCH dis	/ will not wait	occessing the reset. This applies to all for south display to acknowledge the bit $0 = 1b$. 0:31:0 Root Complex Base		
			Value		Name		
		0b		Disable			
		1b		Enable			
		Restriction					
		Restriction: BIOS must set this to 1b after the PCH display BDF has been enabled and before enabling any function in the PCH display.					
3 Reserved							
		Project:	DevHSW, EXCLUDE(DevHS	SW:GT0:X0)			
	3	Reserved					



NDE_RSTWRN_OPT					
		Project:	DevHSW:GT0:X0		
	2:0	Reserved			



BLC_PWM_CTL

BLC_PWM_CTL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x60000000 [HSW]

Access: R/W Size (in bits): 32

Address: 48250h-48253h

Name: Backlight PWM Control

ShortName: BLC_PWM_CTL
Power: Always on

Reset: soft

This register controls the first backlight PWM and phase in logic. It can be used to drive the PWM pin on the CPU or on the PCH.

DWord	Bit			Description				
0	31	PWM E	PWM Enable					
		This bit	enables the PWM counter log	gic.				
			Value	Name				
		0b		Disable				
		1b		Enable				
		Programming Notes						
				1 Togramming Notes				
		This field selects which transcoder vertical blank will be used for PWM phase in and backlight blinking.						
		Value	Name	Description				
		00b	Transcoder A	Use transcoder A - backlight blinking only				
		01b	Transcoder B	Use transcoder B - backlight blinking only				
		10b	Transcoder C	Use transcoder C - backlight blinking only				
		11b	Transcoder EDP [Default]	Use transcoder EDP - phase ins or backlight blinking				
	28	Blinking Enable This bit enables backlight blinking on the selected port. When enabled, the backlight will be driven on at the programmed brightness during vertical blank and driven off during vertical active.						



	Tr			BLC_PWN			
			Value			Name	
	0b				Disable	2	
	1b				Enable		
				D	estrictio	20	
	Restriction	n · Thic ch	nould not			he PCH PWM pin due to inherent delays in	
				alue to the PCH.		ne i citti wiwi piii dde to iiiileient delays iii	
27	Reserved						
	Project:		DevHSV	V:GT0:X0, DevHS	W:GT3:	A	
27	PWM Gra	nularity					
	Project:	DevHS	W, EXCLU	DE(DevHSW:GT0):X0), EX	(CLUDE(DevHSW:GT3:A)	
	when PWN the PCU P	This field controls the granularity (minimum increment) of the PWM backlight control counter when PWM1 is driving the CPU PWM pin (utility pin). This field is not used when PWM1 is driving the PCU PWM pin.					
	Value	Name				Description	
	0b	128	PWM frequency adjustment on 128 clock increments				
	1b	8	PWM f	requency adjust	ment or	n 8 clock increments	
26	Phase In I	nterrupt	Status			T.	
	Access: R/WC						
		This bit will be set by hardware when a Phase-In interrupt has occurred. Clear this bit by writing a '1', which will reset the interrupt generation.					
	Value	e			Name		
	0b	Ph	ase-In int	errupt has not o	occurred		
	1b	Ph	ase-In int	errupt has occui	rred		
25	Phase In E	Phase In Enable					
	Phase In is			ted.			
			Value		Name		
	0b	0b Disable					
24	Phase In Interrupt Enable Setting this bit enables an interrupt to be generated when the PWM phase in is completed.			when the PWM phase in is completed.			
23:16							
	This field o		es the nur		events	that pass before one increment occurs.	
		Value		Name		Description	
	00h			Invalid		NEW 1 G	
	01h-FFh			Count		VBlank Count	
		Restriction					



BLC_PWM_CTL					
	Restriction : A value of 0 is invalid.				
15:8	Phase In Count This field determines the number of increment events in this phase in. The read value indicates the number of increment events remaining to fully apply a phase-in request as hardware automatically decrements this value. Restriction				
	Restriction: Write to this register only when hardware-phase-ins are disabled. A value of 0 is invalid.				
7:0	Phase In Increment This field indicates the amount to adjust the PWM duty cycle register on each increment event. This is a two's complement number.				



BLC_PWM_DATA

	_				
			A / B /	I D	 - ^
ĸ		-	A/ IX/		
	_	P V	VIV		

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 48254h-48257h

Name: Backlight PWM Data

ShortName: BLC_PWM_DATA

Power: Always on

Reset: soft

Address: 48354h-48357h

Name: Backlight PWM 2 Data ShortName: BLC_PWM2_DATA

Power: Always on

Reset: soft

Restriction

Restriction: This register must be written only as a full 32-bit dword. Byte or word writes are not supported.

DWord	Bit	Description
0	31:16	Backlight Frequency
		This field determines the number of time base events in total for a complete cycle of modulated
		backlight control.
		This field is programmed based on the frequency of the clock that is being used and the desired
		PWM frequency.
		This value represents the period of the PWM stream in CD clocks multiplied by 128 (default
		increment) or 8 (alternate increment selected by BLC_PWM*_CTL PWM_ Granularity).
		This field is only used when the PWM is driven to a pin on the CPU. For PWM driven to the PCH
		pin, program the frequency in the PCH register.
		The CPU pin will be driven when UTIL_PIN_CTRL is enabled and selecting this PWM.
	15:0	Backlight Duty Cycle
		This field determines the number of time base events for the active portion of the PWM
		backlight control.
		A value of zero will turn the backlight off. A value equal to the backlight modulation frequency
		field will be full on.
		Updates will take affect at the end of the current PWM cycle.



BLC_PWM_DATA

When driving the PWM to the pin on the CPU, this value represents the active time of the PWM stream in CD clocks multiplied by 128 (default increment) or 8 (alternate increment selected by BLC_PWM*_CTL PWM_Granularity).

When driving the PWM to the pin on the CPU, this value represents the active time of the PWM stream in PCH clock periods (clock source and frequency depends on SKU) multiplied by an increment (increment is either 128 or 16, depending on the SKU).

The CPU pin will be driven when UTIL_PIN_CTRL is enabled and selecting this PWM.

Restriction

Restriction: This should never be larger than the frequency field.



BLM_HIST_CTL

			BLM_H	IS ₁	T_CTL		
Register	Space:	MMIO: 0/2,	0				
Project:		HSW	HSW				
Source:		PRM					
Default \	/alue:	0x0000000)				
Access:		R/W					
Size (in b	oits):	32					
Address:		48260h-482	263h				
Name:		Image Enha	ncement Control				
ShortNa	me:	BLM_HIST_	CTL				
Power:		Always on					
Reset:		soft					
The Imag	ge Enh	ancement functior	is tied to pipe EDP.				
DWord	Bit			De	escription		
0	31	IE Histogram Enable This bit enables the Image Enhancement histogram logic to collect data. The collected data will be valid after a histogram event has occurred.					
		0b	Value		Name Disable		
		1b			Enable		
	20,20	Reserved					
	27	IE Modification Table Enable This bit enables the Image Enhancement modification table. When enabled, modifications begin after the next vertical blank.					
			Value		Name		
		0b			Disable		
		1b Enable					
	26:25						
	24	Histogram Mode		1	Described on		
		Value 0b	Name YUV	VIIV	Description / Luma Mode		
				1			
		1b	HSV	ПП2/	/ Intensity Mode		
	23:16	Sync to Phase In Count This field indicates the phase in count number on which the Image Enhancement table will be					



	BLM_HIST_CTL loaded if the Sync to Phase in is enabled.						
15	IE Table Value Format						
	This field indicates what format is used for the image enhancement table values.						
	Va	lue	Name		Description		
	0b		1.9 1 integer and		fractional bits		
	1b		2.8	2 integer and 8	fractional bits		
14:13	Enhanc	ement	mode				
	Va	lue	N	lame	Description		
	00b		Direct		Direct look up mode		
	01b		Additive		Additive mode		
	10b		Multiplicative		Multiplicative mode		
	11b		Reserved		Reserved		
12	Sync to Phase In Setting this bit enables the double buffered registers to be loaded on the phase in count value specified instead of the next vblank.						
11	Bin Register Function Select This field indicates what data is being written to or read from the bin data register.						
	Value	Name			Description		
	0b	TC	Threshold Count. A read from the bin data register returns that bin's threshold value from the most recent vblank load event (guardband threshold trip). Valid range for the Bin Index is 0 to 31.				
			range for the B	in Index is 0 to 31			
	1b	IE			range for the Bin Index is 0 to 32		
10:7	1b						



BLM_HIST_BIN

BLM_HIST_BIN

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Double Buffer Image Enhancement: Next vblank if in normal mode, or on phase in Sync event frame if it

Update Point: is enabled

Address: 48264h-48267h

Name: Image Enhancement Bin Data

ShortName: BLM_HIST_BIN
Power: Always on
Posset: coft

Reset: soft

Access to this address are steered to the correct register by programming the Bin Register Function Select and the Bin Register Index.

DWord	Bit	Description						
0	31	Busy Bit If (BLM_HIST_CTL:Bin Register Function Select = Threshold Co {This is a read only bit. If set, the engine is busy and the rest the register contains valid data.} Else (Image Enhancement) {This bit is reserved.}						
	30:22	Reserved						
	21:0	Bin Count or Correction Factor If (BLM_HIST_CTL:Bin Register Function Select = Threshold Co {Bits 21:0 are read only bits. They indicate the total number of updated when guardband interrupt delay is met, and is not what occurred. The bin value will stop incrementing once the relief (Image Enhancement)	of pixels in this bin. The bin value is ralid until after a histogram event					
{Bits 21:10 are reserved and should be written as zeroes. Bits 9:0 are R/W double-buprogram the correction value for this bin. Writes to this register are double buffered vblank if in normal mode, or on the phase in Sync event frame if it is enabled. The value for the lowest point of the bin. }								
	Note: Project							



BLM_HIST_BIN

Note: Prior to HSW C step, the histogram count may be slightly incorrect in some cases. The recommendation is to accept the histogram bin results if the sum of the bins is less than the expected pixels in a frame plus a threshold, otherwise ignore the result and start a new histogram. The threshold should be determined experimentally from the image quality results with different screen resolutions.

DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A), EXCLUDE(DevHSW:GT3:B)



BLM HIST GUARD

BLM_HIST_GUARD

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Double Buffer Start of vertical blank

Update Point:

Address: 48268h-4826Bh

Name: Histogram Threshold Guardband

ShortName: BLM_HIST_GUARD

Power: Always on Reset: soft

Updates take place at the start of vertical blank.

DWord	Bit	Description	
0	31	Histogram Interrupt enable	

 Value
 Name
 Description

 0b
 Disable
 Disabled

 1b
 Enable
 This generates a histogram interrupt once a Histogram event occurs.

30 Histogram Event status

Access: R/WC

When a Histogram event has occurred, this will get set by the hardware.

For any more Histogram events to occur, clear this bit by writing a '1'.

Value	Name	Description
0b	Not Occurred	Histogram event has not occurred
1b	Occured	Histogram event has occurred

Note:

Note: The Histogram Event status may not clear if it is written with a 1b to clear it and the Histogram Interrupt enable field is changed from 0b to 1b in the same MMIO write. To guarantee the event status is cleared, separate the single MMIO write into two writes.

29:22 | Guardband Interrupt Delay

An interrupt is always generated after this many consecutive frames of the guardband threshold being surpassed.



	BLM_HIST_GUARD							
	This value is double buffered on start of vblank.							
	Restriction							
	Restriction : A value of 0 is invalid.							
21:	Threshold Guardband This value is used to determine the guardband for the threshold interrupt generation. This single value is used for all the segments.							
	This value is double buffered on start of vblank							



BLC_PWM2_CTL

			BLC_P\	WM	2_CTL		
Register Space: Project: Source: Default Value: Access: Size (in bits):		H Pi Ox	MMIO: 0/2/0 ISW RM ×60000000 [HSW] /W				
Address: Name: ShortName: Power: Reset:			48350h-48353h Backlight PWM 2 Control BLC_PWM2_CTL Always on soft the second backlight PWM. It can be used to drive the PWM pin on the CPU or on the PCH.				
DWord	Bit				escription		
0	31	0b 1b	enables the PWM counter logic Value		Name Disable Enable Restriction and duty cycle before enabling PWM.		
	30:29			Use tr Use tr	Description anscoder A - backlight blinking only anscoder B - backlight blinking only anscoder C - backlight blinking only anscoder EDP - phase ins or backlight blinking		
28 Blinking Enable This bit enables backlight blinking on the selected port. When enabled, the backlight will be driven on at the programmed brightness of blank and driven off during vertical active. Value Name					ected port. on at the programmed brightness during vertical		



	BLC_PWM2_CTL							
		0b			Disable			
		1b			Enable			
				R	estriction			
		Restriction : This should not be used when driving the PCH PWM pin due to inherent delays in transmitting the brighness value to the PCH.						
	27	Reserved						
		Project:		DevHSW:GT0:X0, DevHSW:GT3:A				
	27	PWM Gra	nularity					
		Project: DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)						
This field controls the granularity (minimum increment) of the PWM backlight con								
				g the CPU PWM pin (uti	ility pin). This field is not used when PWM2 is driving			
		the PCU PWM pin.						
		Value	Name	Description				
		0b	128	PWM frequency adjust	ment on 128 clock increments			
		1b	8	PWM frequency adjust	ment on 8 clock increments			
	26:0	Reserved						



BLC_PWM_DATA

	_					
ĸ		DW.	N/ I	\/	 /\	
BL		PV	V I	vi		

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 48254h-48257h

Name: Backlight PWM Data

ShortName: BLC_PWM_DATA

Power: Always on

Reset: soft

Address: 48354h-48357h

Name: Backlight PWM 2 Data ShortName: BLC_PWM2_DATA

Power: Always on

Reset: soft

Restriction

Restriction: This register must be written only as a full 32-bit dword. Byte or word writes are not supported.

DWord	Bit	Description
0	31:16	Backlight Frequency
		This field determines the number of time base events in total for a complete cycle of modulated
		backlight control.
		This field is programmed based on the frequency of the clock that is being used and the desired
		PWM frequency.
		This value represents the period of the PWM stream in CD clocks multiplied by 128 (default
		increment) or 8 (alternate increment selected by BLC_PWM*_CTL PWM_ Granularity).
		This field is only used when the PWM is driven to a pin on the CPU. For PWM driven to the PCH
		pin, program the frequency in the PCH register.
		The CPU pin will be driven when UTIL_PIN_CTRL is enabled and selecting this PWM.
	15:0	Backlight Duty Cycle
		This field determines the number of time base events for the active portion of the PWM
		backlight control.
		A value of zero will turn the backlight off. A value equal to the backlight modulation frequency
		field will be full on.
		Updates will take affect at the end of the current PWM cycle.



BLC_PWM_DATA

When driving the PWM to the pin on the CPU, this value represents the active time of the PWM stream in CD clocks multiplied by 128 (default increment) or 8 (alternate increment selected by BLC_PWM*_CTL PWM_Granularity).

When driving the PWM to the pin on the CPU, this value represents the active time of the PWM stream in PCH clock periods (clock source and frequency depends on SKU) multiplied by an increment (increment is either 128 or 16, depending on the SKU).

The CPU pin will be driven when UTIL_PIN_CTRL is enabled and selecting this PWM.

Restriction

Restriction: This should never be larger than the frequency field.



BLC_MISC_CTL

	BLC_MISC_CTL						
Register Space:			MMIO: 0/2/0				
Project:			HSW				
Source:			PRM				
Default \	Value:		0x0000000				
Access:			R/W				
Size (in b	oits):		32				
Address			48360h-48363h				
Name:			Backlight Miscellanec	ous Control			
ShortNa	me:		BLC_MISC_CTL				
Power:			Always on				
Reset:			soft				
DWord	Bit			Description			
0	31:1	Reserv	ed				
	0		WM Pin Select is field selects which PWM will drive the CPU PWM pin (Utility Pin) and which will drive the PCH VM pin				
		Value	Name	Description			
0b		0b	PWM1-PCH PWM2- CPU	PWM1 will drive the PCH PWM pin, and PWM2 will drive the CPU PWM pin (utility pin).			
1b		1b	PWM1-CPU PWM2- PWM1 will drive the CPU PWM pin (utility pin), and PWM2 will drive the PCH PWM pin.				
				Restriction			
		Restric	striction : The field should only be changed when both PWMs are disabled.				



UTIL_PIN_CTL

UTIL_PIN_CTL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 48400h-48403h
Name: Utility Pin Control
ShortName: UTIL_PIN_CTL
Power: Always on
Reset: soft

This register controls the display utility pin. The nominal supply is 1 Volt and can be level shifted depending on usage. The maximum switching frequency is 100 KHz.

DWord	Bit		D	escription	
0	31	Util Pin Enable This bit enables the utility pir	Util Pin Enable This bit enables the utility pin.		
		Value		Name	
		0b		Disable	
		1b		Enable	
	30:29 Transcoder Select This bit selects which transcoder will be used when the utility pin is outputtin signals.			d when the utility pin is outputting timing related	
		Value		Name	
		00b	Transcoder A		
		01b	Transcoder B		
		10b	Transcoder C		
		11b	Transcoder ED	Р	
		Restriction			
Restriction: The field should only be changed when the configured to use any timing signals.			ed when the utility pin is disabled or not		
	28	Reserved			
	27:24	Util Pin Mode This bit configures the utility	pin mode of o	peration.	



	UTIL_PIN_CTL					
		Value	Name			Description
		0000b	Data	Output the Ut	til_Pin_Output	_Data value.
		0001b	PWM	Output from the backlight PWM circuit. The choice between PWM1 and PWM2 is made in BLC_MISC_CTL.		
		0100b	Vblank	Output the ve	ertical blank.	
		0101b	Vsync	Output the ve	ertical sync.	
		Others	Reserved	Reserved		
						riction
<u></u>		Restrict	ion : The fi	eld should onl	y be changed	when the utility pin is disabled.
	23		Output Description		drive as an ou	tput when in the data mode.
				Value		Name
		0b				0
		1b		1		
-	22	Util Pin Output Polarity				
		This bit inverts the polarity of the pin output.				
		Value Name			Name	
0b Not inverted						
		1b			Inverted	
	21:0	Reserved				



CSC COEFF

CSC_COEFF

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Access: Double Buffered

Size (in bits): 192

Double Buffer Start of vertical blank after armed

Update Point:

Double Buffer Armed Write to CSC_MODE

By:

Address: 49010h-49027h

Name: Pipe A CSC Coefficients

ShortName: CSC_COEFF_A_*

Power: Always on

Reset: soft

Address: 49110h-49127h

Name: Pipe B CSC Coefficients

ShortName: CSC_COEFF_B_*

Power: off/on Reset: soft

Address: 49210h-49227h

Name: Pipe C CSC Coefficients

ShortName: CSC_COEFF_C_*

Power: off/on Reset: soft

DWord	Bit	Description	
0	31:16	RY	
		Format:	CSC COEFFICIENT FORMAT
	15:0	GY	
		Format:	CSC COEFFICIENT FORMAT
1	31:16	ву	
		Format:	CSC COEFFICIENT FORMAT
	15:0	Reserved	



			CSC_COEFF	
		Format:	MBZ	
2	31:16	RU		
		Format:	CSC COEFFICIENT FORMAT	
	15:0	GU		
		Format:	CSC COEFFICIENT FORMAT	
3	31:16	BU		
		Format:	CSC COEFFICIENT FORMAT	
	15:0	Reserved		
		Format: MBZ		
4	31:16	RV		
		Format:	CSC COEFFICIENT FORMAT	
	15:0	GV		
		Format:	CSC COEFFICIENT FORMAT	
5	31:16	BV		
		Format:	CSC COEFFICIENT FORMAT	
	15:0	Reserved		
		Format:	MBZ	



CSC_MODE

	CSC_MODE					
Register	Space	e: MMIO: 0	/2/0			
Project:		HSW				
Source:		PRM				
Default \	/alue:	0x00000	000			
Access:		Double E	Buffered			
Size (in b	oits):	32				
Double I Update I		Start of v	vertical blank			
Address:		49028h-	4902Bh			
Name:		Pipe A C	SC Mode			
ShortNa	me:	CSC_MO	DE_A			
Power:		Always o	n			
Reset:		soft				
Address:		49128h-4	4912Bh			
Name:		Pipe B C	Pipe B CSC Mode			
ShortNa	me:	CSC_MO	DE_B			
Power:		off/on	off/on			
Reset:		soft				
Address:		49228h-4	4922Bh			
Name:		Pipe C C	SC Mode			
ShortNa	me:	CSC_MO	DE_C			
Power:		off/on				
Reset:		soft				
Writes t	o this	register arm CS	C registers for this pi	pe.		
DWord	Bit		Description			
0	31:2	Reserved	Reserved			
	1 CSC Position					
	Selects the CSC position in the pipe. This is ignored when split gamma mode is selected in t				when split gamma mode is selected in the	
	pipe config register. Value Name Description			Description		
				CCC	Description	
	0b		CSC After		is after gamma	
		1b	CSC Before	CSC	is before gamma	
	0	Reserved			1	
	Format: MBZ				MBZ	



CSC_PREOFF

CSC PREOFF

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000, 0x00000000, 0x00000000

Access: Double Buffered

Size (in bits): 96

Double Buffer Start of vertical blank after armed

Update Point:

Double Buffer Armed Write to CSC_MODE

By:

Address: 49030h-4903Bh

Name: Pipe A CSC Pre-Offsets

ShortName: CSC_PREOFF_A_*

Power: Always on

Reset: soft

Address: 49130h-4913Bh

Name: Pipe B CSC Pre-Offsets

ShortName: CSC_PREOFF_B_*

Power: off/on Reset: soft

Address: 49230h-4923Bh

Name: Pipe C CSC Pre-Offsets

ShortName: CSC_PREOFF_C_*

Power: off/on Reset: soft

The pre-offset is intended to remove an offset from 0 on the Y or RGB channels and to convert UV channels from excess 0.5 to 2's complement as they enter pipe color space conversion (CSC).

DWord	Bit	Description		
0	31:13	Reserved		
		Format:	MBZ	
		PreCSC High Offset This value is used to give an offset to the high color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).		



	CSC_PREOFF					
1	31:13	Reserved	Reserved			
		Format: MBZ				
	12:0	PreCSC Medium Offset This value is used to give an offset to the medium color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).				
2	31:13	Reserved				
		Format:	MBZ			
	12:0	PreCSC Low Offset This value is used to give an offset to the low color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).				



CSC_POSTOFF

CSC POSTOFF

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000, 0x00000000, 0x00000000

Access: Double Buffered

Size (in bits): 96

Double Buffer Start of vertical blank after armed

Update Point:

Double Buffer Armed Write to CSC_MODE

By:

Address: 49040h-4904Bh

Name: Pipe A CSC Post-Offsets ShortName: CSC_POSTOFF_A_*

Power: Always on

Reset: soft

Address: 49140h-4914Bh

Name: Pipe B CSC Post-Offsets ShortName: CSC_POSTOFF_B_*

Power: off/on Reset: soft

Address: 49240h-4924Bh

Name: Pipe C CSC Post-Offsets

ShortName: CSC_POSTOFF_C_*

Power: off/on Reset: soft

The post-offset is intended to add an offset from 0 on the Y or RGB channels and to convert UV channels from 2's complement to excess 0.5 as they exit pipe color space conversion (CSC).

DWord	Bit	Description		
0	31:13	Reserved		
		Format:	MBZ	
	12:0	PostCSC High Offset This value is used to give an offset to the high color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).		



	CSC_POSTOFF					
1	31:13	Reserved				
		Format: MBZ				
	12:0	PostCSC Medium Offset This value is used to give an offset to the medium color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).				
2	31:13	Reserved				
		Format:	MBZ			
	12:0	PostCSC Low Offset This value is used to give an offset to the low color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).				



CGE_CTRL

CGE_CTRL					
Register Space:	N	MMIO: 0/2/0			
Project:	F	HSW			
Source: PRM					
Default Value:	0	x00000000			
Access:		Oouble Buffered			
Size (in bits):	3	2			
Double Buffer Update Point:	S	tart of vertical blank			
Address:	4	9080h-49083h			
Name:	Р	ipe A Color Gamut Enhancement Control			
ShortName:	C	GE_CTRL_A			
Power:	Δ	always on			
Reset:	S	oft			
Address:	ddress: 49180h-49183h				
Name:	Р	ipe B Color Gamut Enhancement Control			
ShortName:	C	GE_CTRL_B			
Power:	O	off/on			
Reset:	S	oft			
Address:	4	9280h-49283h			
Name:	Р	ripe C Color Gamut Enhancement Control			
ShortName:	C	CGE_CTRL_C			
Power:	O	off/on			
Reset:	S	oft			
DWord	Bit	De	scription		
0	31	CGE Enable This bit enables the Color Gamut Enhance	ement logic.		
		Value		Name	
		0b	Disable		
		1b	Enable		
	30:0	Reserved			
		Format:		MBZ	



CGE WEIGHT

CGE_WEIGHT

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Access: R/W Size (in bits): 160

Address: 49090h-490A3h

Name: Pipe A Color Gamut Enhancement Weights

ShortName: CGE_WEIGHT_A_*

Power: Always on

Reset: soft

Address: 49190h-491A3h

Name: Pipe B Color Gamut Enhancement Weights

ShortName: CGE_WEIGHT_B_*

Power: off/on Reset: soft

Address: 49290h-492A3h

Name: Pipe C Color Gamut Enhancement Weights

ShortName: CGE_WEIGHT_C_*

Power: off/on Reset: soft

These are the weights contained in the lookup up table (LUT) used in pipe color gamut enhancement. LUT index 0 contains the weight for the least saturated colors, and LUT index 16 contains the weight for the most saturated colors.

Weight values can range from 00000b (100% of the enhanced output color is from the pipe gamma and CSC output corrected color) to 100000b (100% of the enhanced output color is from the pipe gamma and CSC input color).

Restriction

Restriction: The weight values should only be changed while color gamut enhancement is disabled, otherwise screen artifacts may show temporarily.

DWord	Bit	Description		
0	31:30	Reserved		
		Format:	MBZ	



		CGE_WEIGHT			
	29:24	CGE Weight Index 3 This is the weight value for this color gamut 6	enhancement LUT index.		
	23:22	Reserved Format:	MBZ		
	21:16	CGE Weight Index 2 This is the weight value for this color gamut 6	enhancement LUT index.		
	15:14	Reserved Format:	MBZ		
	13:8	CGE Weight Index 1 This is the weight value for this color gamut 6	enhancement LUT index.		
	7:6	Reserved Format:	MBZ		
	5:0	CGE Weight Index 0 This is the weight value for this color gamut 6	enhancement LUT index.		
1	31:30	Reserved Format:	MBZ		
	29:24	CGE Weight Index 7 This is the weight value for this color gamut enhancement LUT index.			
	23:22	Reserved Format:	MBZ		
	21:16	CGE Weight Index 6 This is the weight value for this color gamut enhancement LUT index.			
	15:14	Reserved Format:	MBZ		
	13:8	CGE Weight Index 5 This is the weight value for this color gamut 6			
	7:6	Reserved Format:	MBZ		
	5:0	CGE Weight Index 4 This is the weight value for this color gamut enhancement LUT index.			
2	31:30	Reserved Format:	MBZ		
	29:24	CGE Weight Index 11 This is the weight value for this color gamut 6	enhancement LUT index.		
	23:22	Reserved Format:	MBZ		
	21:16	CGE Weight Index 10			



		CGE_W	EIGHT	
		This is the weight value for this color gamut enhancement LUT index.		
	15:14	Reserved		
		Format:	MBZ	
	13:8	CGE Weight Index 9 This is the weight value for this	color gamut enhancement LUT index.	
	7:6	Reserved		
		Format:	MBZ	
	5:0	CGE Weight Index 8 This is the weight value for this	color gamut enhancement LUT index.	
3	31:30	Reserved		
		Format:	MBZ	
	29:24	CGE Weight Index 15 This is the weight value for this color gamut enhancement LUT index.		
	23:22	Reserved		
		Format:	MBZ	
	21:16	CGE Weight Index 14 This is the weight value for this color gamut enhancement LUT index.		
	15:14	Reserved		
		Format:	MBZ	
	13:8	CGE Weight Index 13 This is the weight value for this	color gamut enhancement LUT index.	
	7:6	Reserved		
		Format:	MBZ	
	5:0	CGE Weight Index 12 This is the weight value for this color gamut enhancement LUT index.		
4	31:6	Reserved		
		Format:	MBZ	
	5:0	CGE Weight Index 16 This is the weight value for this	color gamut enhancement LUT index.	



PAL_LGC - Pipe A-C Legacy Palettes 0-255

PAL LGC

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 4A000h-4A3FFh

Name: Pipe A Legacy Palette

ShortName: PAL_LGC_A_*
Power: Always on
Reset: soft

Address: 4A800h-4ABFFh

Name: Pipe B Legacy Palette

ShortName: PAL_LGC_B_*

Power: off/on Reset: soft

Address: 4B000h-4B3FFh

Name: Pipe C Legacy Palette

ShortName: PAL_LGC_C_*

Power: off/on Reset: soft

There are 256 instances of this register format per display pipe.

Note:

Note: Do not read or write the pipe palette/gamma data while GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled.

Restriction

Restriction: This register must be written only as a full 32 bit dword. Byte or word writes are not supported.

DWord	Bit	Description		
0	31:24	Reserved		
		Format:	MBZ	
	23:16	Red Legacy Palette Entry		



PAL_LGC					
	Default Value:	UUh			
	Red legacy palette entry value.				
15:8	Green Legacy Palette Entry	Green Legacy Palette Entry			
	Default Value:	UUh			
	Green legacy palette entry value.				
7:0	Blue Legacy Palette Entry				
	Default Value:	UUh			
Blue legacy palette entry value.					



PAL_PREC_INDEX

			PA	L_PREC_INDEX			
Register	Space	e: MMIO: 0/2/0					
Project:		HSW					
Source:		PRM					
Default \	/alue:	0x0000	0000				
Access:		R/W					
Size (in b	oits):	32					
Address:		4A400ł	n-4A403h				
Name:		Pipe A	Precision Palette I	Index			
ShortNa	me:	PAL_PR	EC_INDEX_A				
Power:		Always	on				
Reset:		soft					
Address:		4AC00I	n-4AC03h				
Name:		Pipe B	Precision Palette I	index			
ShortNa	me:	PAL_PR	EC_INDEX_B				
Power:		off/on					
Reset:		soft					
Address:		4B400h	n-4B403h				
Name:		Pipe C	Precision Palette I	index			
ShortNa	me:	PAL_PR	EC_INDEX_C				
Power:		off/on					
Reset:		soft					
This inde	x cont	rols access to	the array of precis	sion palette data values.			
DWord	Bit			Description			
0	31	Precision Pa	ette Format				
				the precision palette data.			
	Val		Name	Description			
	0b		Non-split	10 bpc or 12 bpc gamma format			
	1b Split Split gamma format		Split gamma format				
		Restriction					
Restriction: It must be set when reading or writing precision palette entries for split gai mode.							
It must be cleared before programming the legacy palette.							



PAL_PREC_INDEX							
30:16	Reserved	Reserved					
	Format:				MBZ		
15		to Increment enables the index au	to increment.				
	Value	Name			Description		
	0b No Increment Do not automatically increment the index value.						
			Restriction	n			
	Restriction	on : Index auto incren	nent mode is not suppo	orted	and must not be enabled.		
14:10	Reserved						
	Format:				MBZ		
9:0	Index Va	lue					
	This field	indicates the data lo	cation to be accessed th	nroug	gh the data register.		
	This value	e can be automatical	ly incremented by a rea	d or	a write to the data register if the index		
	auto incre	auto increment bit is set.					
	When au	When automatically incrementing, the current automatically calculated index value can be read					
	here, and	the index will roll ov	er to 0 after reaching th	ne end	d of the allowed range.		
		Value			Name		
	[0,1023]						



PAL PREC DATA

PAL PREC DATA

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 4A404h-4A407h

Name: Pipe A Precision Palette Data

ShortName: PAL_PREC_DATA_A

Power: Always on

Reset: soft

Address: 4AC04h-4AC07h

Name: Pipe B Precision Palette Data

ShortName: PAL_PREC_DATA_B

Power: off/on Reset: soft

Address: 4B404h-4B407h

Name: Pipe C Precision Palette Data

ShortName: PAL_PREC_DATA_C

Power: off/on Reset: soft

These are the precision palette entries used for the 10 bpc, split, and 12 bpc gamma.

The Precision Palette Index Value indicates the precision palette location to be accessed through this register.

Programming Notes

For 10 bpc, program with the color 10 bit palette entry fraction value.

For 12 bpc gamma odd indexes, program with the upper 10 bits of the color palette entry fraction value. For 12 bpc gamma even indexes, program the MSbs with the lower 6 bits of the color palette entry fraction value, then program all 0s in the LSbs.

For split gamma indexes 0 to 511, program with the first gamma (before CSC) color 10 bit palette entry fraction value.

For split gamma indexes 512 to 1023, program with the second gamma (after CSC) color 10 bit palette entry fraction value.



PAL_PREC_DATA

Note:

Note: Do not read or write the pipe palette/gamma data while GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled.

Restriction

Restriction : This register must be written only as a full 32 bit dword. Byte or word writes are not supported.

DWord	Bit	Description			
0	31:30	Reserved			
	29:20	Red Precision Palette Entry			
		Default Value:	ииииииии		
		Red precision palette entry value.			
	19:10	Green Precision Palette Entry			
		Default Value:	ииииииии		
		Green precision palette entry value.			
	9:0	Blue Precision Palette Entry			
		Default Value:	ииииииии		



PAL_GC_MAX

	PAL_GC_MAX					
Register	Space:	MMIO: 0/2/0				
Project:		HSW				
Source:		PRM				
Default V	alue:	0x00010000, 0x00010000, 0x00010	0000			
Access:		R/W				
Size (in b	its):	96				
Address:		4A410h-4A41Bh				
Name:		Pipe A Gamma Correction Max				
ShortNar	ne:	PAL_GC_MAX_A_*				
Power:		Always on				
Reset:		soft				
Address:		4AC10h-4AC1Bh				
Name:		Pipe B Gamma Correction Max				
ShortNar	ne:	PAL_GC_MAX_B_*				
Power:		off/on				
Reset:		soft				
Address:		4B410h-4B41Bh				
Name:		Pipe C Gamma Correction Max				
ShortNar	ne:	PAL_GC_MAX_C_*				
Power:		off/on				
Reset:		soft				
DWord	Bit		Description			
0	31:17	Reserved				
		Format:	MBZ			
	16:0	Red Max GC Point				
Def		Default Value:	1000000000000000b			
Format: U1.16						
		The 513th entry for the red color channel of the 12 bit interpolated gamma correction.				
	This value is represented in a 1.16 format with 1 integer and 16 fractional bits.					
	Restriction					
			e programmed to be less than or equal to 1.0.			
1	31:17	Reserved				



	PAL_GC_MAX					
		Format:		MBZ		
	16:0	Green Max GC Point				
		Default Value:	100000000000000000000000000000000000000	00b		
		Format:	U1.16			
	The 513th entry for the green color channel of the 12 bit interpolated gamma con This value is represented in a 1.16 format with 1 integer and 16 fractional bits.					
		Restriction				
		Restriction : The value should always	be programmed to	be less than or equal to 1.0.		
2	31:17	Reserved				
		Format:		MBZ		
	16:0	Blue Max GC Point				
		Default Value:	100000000000000000000000000000000000000	00b		
		Format:	U1.16			
		The 513th entry for the blue color channel of the 12 bit interpolated gamma correction. This value is represented in a 1.16 format with 1 integer and 16 fractional bits.				
		Restriction				
		Restriction : The value should always	be programmed to	be less than or equal to 1.0.		



PAL_EXT_GC_MAX

PAL_EXT_GC_MAX

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x0007FFFF, 0x0007FFFF, 0x0007FFFF

Access: R/W Size (in bits): 96

Address: 4A420h-4A42Bh

Name: Pipe A Extended Gamma Correction Max

ShortName: PAL_EXT_GC_MAX_A_*

Power: Always on

Reset: soft

Address: 4AC20h-4AC2Bh

Name: Pipe B Extended Gamma Correction Max

ShortName: PAL_EXT_GC_MAX_B_*

Power: off/on Reset: soft

Address: 4B420h-4B42Bh

Name: Pipe C Extended Gamma Correction Max

ShortName: PAL_EXT_GC_MAX_C_*

Power: off/on Reset: soft

Note:	Project
Note: The values must be programmed to be less than 4.0 when pipe CSC is enabled and	DevHSW:GT0:X0
pipe gamma is placed before pipe CSC or split gamma is used.	

DWord	l Bit	Description				
0	31:19	Reserved				
		Format: MBZ				
	18:0	Red Ext Max GC Point				
		Default Value: 11111111111111111				
		Format: U3.16				
		The extended point for red color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.				



	PAL_EXT_GC_MAX						
1	1 31:19 Reserved						
		Format:		MBZ			
	18:0	Green Ext Max GC Point					
		Default Value:	11111111111111111111111111111111111111				
		Format:	U3.16				
		The extended point for green color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.					
2	31:19	Reserved		1			
		Format:		MBZ			
	18:0	Blue Ext Max GC Point	_				
		Default Value:	11111111111111111	111b			
		Format:	U3.16				
The extended point for blue color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional b							



SWF – Software Flags 0-36

SWF

Register Space:

MMIO: 0/2/0

Project:

HSW

Source:

PRM

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Address:

4F000h-4F08Fh

Name:

Software Flags

ShortName:

SWF_*

Power:

Always on

soft

Reset:

These registers are used as scratch pad data storage space and have no direct effect on hardware operation.

There are 36 instances of this register format.

DWord	Bit	Description
0	31:0	Software Flags
		Software flags



GTSCRATCH

GTSCRATCH

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 4F100h-4F11Fh
Name: GT Scratchpad
ShortName: GTSCRATCH_*
Power: Always on

Reset: soft

There are 8 instances of this register format.

Restriction

Restriction: These registers are used by hardware and must not be used by software.

DWord	Bit	Description
0	31:0	GT Sratchpad
		GT Scratchpad



PIPE_HTOTAL

DWord

Bit

31:29 Reserved

Format:

PIPE_HTOTAL		
Register Space:	MMIO: 0/2/0	
Project:	HSW	
Source:	PRM	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	60000h-60003h	
Name:	Pipe A Horizontal Total	
ShortName:	PIPE_HTOTAL_A	
Power:	off/on	
Reset:	soft	
Address:	61000h-61003h	
Name:	Pipe B Horizontal Total	
ShortName:	PIPE_HTOTAL_B	
Power:	off/on	
Reset:	soft	
Address:	62000h-62003h	
Name:	Pipe C Horizontal Total	
ShortName:	PIPE_HTOTAL_C	
Power:	off/on	
Reset:	soft	
Address:	6F000h-6F003h	
Name:	Pipe EDP Horizontal Total	
ShortName:	PIPE_HTOTAL_EDP	
Power:	Always on	
Reset:	soft	
There is one instance of this register for each pipe A/B/C/EDP.		
	Restriction	
Restriction : This reg	ister should not be changed while the pipe or port are enabled.	

Description

MBZ

567



		PIPE_HTOTAL	
28		Horizontal Total This field specifies Horizontal Total size. This should be equal to the sum of the horizontal active a This field is programmed to the number of pixels desired	
		Restriction	the came value as the Herizontal
		Restriction: This register must always be programmed to the same value as the Horizontal Blank End.	
15:	5:13	Reserved	
		Format:	MBZ
12		Horizontal Active This field specifies Horizontal Active Display size. The first horizontal active display pixel is considered pixel This field is programmed to the number of pixels desired	
		Restriction	
		Restriction: The minimum horizontal active display size is minimum is 256 pixels. This register must always be programmed to the same value in FDI mode bit 12 must not be set.	·



PIPE_HBLANK

PIPE HBLANK

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 60004h-60007h

Name: Pipe A Horizontal Blank

ShortName: PIPE_HBLANK_A

Power: off/on Reset: soft

Address: 61004h-61007h

Name: Pipe B Horizontal Blank

ShortName: PIPE_HBLANK_B

Power: off/on Reset: soft

Address: 62004h-62007h

Name: Pipe C Horizontal Blank

ShortName: PIPE_HBLANK_C

Power: off/on Reset: soft

Address: 6F004h-6F007h

Name: Pipe EDP Horizontal Blank

ShortName: PIPE_HBLANK_EDP

Power: Always on

Reset: soft

There is one instance of this register for each pipe A/B/C/EDP.

Restriction

Restriction: This register should not be changed while the pipe or port are enabled.

DV	Vord	Bit	Description
	0	31:29	Reserved
		28:16	Horizontal Blank End



This field specifies Horizontal Blank End position relative to the horizontal active display start. Restriction Restriction: The minimum horizontal blank size is 32 pixels. For HDMI Audio transmission the minimum is 138 pixels. This register must always be programmed to the same value as the Horizontal Total. 15:13 Reserved 12:0 Horizontal Blank Start This field specifies the Horizontal Blank Start position relative to the horizontal active display start. Restriction Restriction: This register must always be programmed to the same value as the Horizontal Active. In FDI mode bit 12 must not be set.



PIPE_HSYNC

31:29 Reserved

Format:

0

PIPE_HSYNC		
Register Space:	MMIO: 0/2/0	
Project:	HSW	
Source:	PRM	
Default Value:	0x0000000	
Access:	R/W	
Size (in bits):	32	
Address:	60008h-6000Bh	
Name:	Pipe A Horizontal Sync	
ShortName:	PIPE_HSYNC_A	
Power:	off/on	
Reset:	soft	
Address:	61008h-6100Bh	
Name:	Pipe B Horizontal Sync	
ShortName:	PIPE_HSYNC_B	
Power:	off/on	
Reset:	soft	
Address:	62008h-6200Bh	
Name:	Pipe C Horizontal Sync	
ShortName:	PIPE_HSYNC_C	
Power:	off/on	
Reset:	soft	
Address:	6F008h-6F00Bh	
Name:	Pipe EDP Horizontal Sync	
ShortName:	PIPE_HSYNC_EDP	
Power:	Always on	
Reset:	soft	
There is one ins	stance of this register for each pipe A/B/C/EDP.	
	Restriction	
Restriction : Th	is register should not be changed while the pipe or port are enabled.	
DWord Bit	Description	

MBZ



	PIPE_HSYNC	
28:16	Horizontal Sync End This field specifies the Horizontal Sync End position relativ It is programmed with HorizontalActive+FrontPorch+Sync	. ,
	Restriction	
Restriction: This value must be greater than the horizontal sync start and less that Total.		al sync start and less than Horizontal
15:13	Reserved	
	Format:	MBZ
12:0	Horizontal Sync Start This field specifies the Horizontal Sync Start position relati It is programmed with HorizontalActive + FrontPorch - 1	ve to the horizontal active display start.
	Restriction	
	Restriction: This value must be greater than Horizontal A In HDMI modes the minimum gap between horizontal bl 16 pixels.	



PIPE_VTOTAL

PIPE_VTOTAL

Register Space: MMIO: 0/2/0

Project: **HSW** Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 6000Ch-6000Fh Name: Pipe A Vertical Total ShortName: PIPE_VTOTAL_A

Power: off/on Reset: soft

Address: 6100Ch-6100Fh Name: Pipe B Vertical Total ShortName: PIPE_VTOTAL_B

Power: off/on Reset: soft

Address: 6200Ch-6200Fh Name: Pipe C Vertical Total ShortName: PIPE_VTOTAL_C

Power: off/on Reset: soft

Address: 6F00Ch-6F00Fh

Name: Pipe EDP Vertical Total ShortName: PIPE_VTOTAL_EDP

Power: Always on Reset:

soft

There is one instance of this register for each pipe A/B/C/EDP.

Note:

Note: When the PIPE_DDI_FUNC_CTL EDP input selection is B, the PIPE_VTOTAL_B must be programmed with the PIPE_VTOTAL_EDP value.

When the PIPE_DDI_FUNC_CTL EDP input selection is C, the PIPE_VTOTAL_C must be programmed with the PIPE_VTOTAL_EDP value.



PIPE VTOTAL Restriction Restriction: This register should not be changed while the pipe or port are enabled. **DWord Description** 0 31:29 **Reserved Vertical Total** 28:16 This field specifies Vertical Total size. This should be equal to the sum of the vertical active and the vertical blank sizes. For progressive display modes, this field is programmed to the number of lines desired minus For interlaced display modes, this field is programmed with the number of lines desired minus two. The vertical counter is incremented on the leading edge of the horizontal sync. Both even and odd vertical totals are supported. Restriction Restriction: This register must always be programmed to the same value as the Vertical Blank End. 15:12 Reserved 11:0 **Vertical Active** This field specifies Vertical Active Display size. The first vertical active display line is considered line number 0. This field is programmed to the number of lines desired minus one. Restriction Restriction: When using the internal panel fitting logic, the minimum vertical active area must be seven lines. This register must always be programmed to the same value as the Vertical Blank Start.



PIPE_VBLANK

PIPE_VBLANK		
Register Space:	MMIO: 0/2/0	
Project:	HSW	
Source:	PRM	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	60010h-60013h	
Name:	Pipe A Vertical Blank	
ShortName:	PIPE_VBLANK_A	
Power:	off/on	
Reset:	soft	
Address:	61010h-61013h	
Name:	Pipe B Vertical Blank	
ShortName:	PIPE_VBLANK_B	
Power:	off/on	
Reset:	soft	
Address:	62010h-62013h	
Name:	Pipe C Vertical Blank	
ShortName:	PIPE_VBLANK_C	
Power:	off/on	
Reset:	soft	
Address:	6F010h-6F013h	
Name:	Pipe EDP Vertical Blank	
ShortName:	PIPE_VBLANK_EDP	
Power:	Always on	
Reset:	soft	
There is one instance	e of this register for each pipe A/B/C/EDP.	
	Restriction	

DWord	Bit	Description
0	31:29	Reserved
	28:16	Vertical Blank End

Restriction: This register should not be changed while the pipe or port are enabled.



PIPE_VBLANK This field specifies Vertical Blank End position relative to the vertical active display start. Restriction Restriction: This register must always be programmed to the same value as the Vertical Total. The minimum vertical blank size is 5 lines. With SRD/PSR and/or DisplayPort VDIP GMP the minimum is 8 lines. 15:13 Reserved 12:0 Vertical Blank Start This field specifies the Vertical Blank Start position relative to the vertical active display start. Restriction Restriction: This register must always be programmed to the same value as the Vertical Active.



PIPE_VSYNC

31:29 **Reserved**

28:16 **Vertical Sync End**

	PIPE_VSYNC		
Register S	Space:	MMIO: 0/2/0	
Project:		HSW	
Source:		PRM	
Default V	'alue:	0x00000000	
Access:		R/W	
Size (in b	its):	32	
Address:		60014h-60017h	
Name:		Pipe A Vertical Sync	
ShortNan	ne:	PIPE_VSYNC_A	
Power:		off/on	
Reset:		soft	
Address:		61014h-61017h	
Name:		Pipe B Vertical Sync	
ShortNan	ne:	PIPE_VSYNC_B	
Power:		off/on	
Reset:		soft	
Address:		62014h-62017h	
Name:		Pipe C Vertical Sync	
ShortNan	ne:	PIPE_VSYNC_C	
Power:		off/on	
Reset:		soft	
Address:		6F014h-6F017h	
Name:		Pipe EDP Vertical Sync	
ShortName:		PIPE_VSYNC_EDP	
Power:		Always on	
Reset:		soft	
There is c	one ins	tance of this register for each pipe A/B/C/EDP.	
		Restriction	
Restriction	on : Th	is register should not be changed while the pipe or port are enabled.	
DWord	Bit	Description	



This field specifies the Vertical Sync End position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch+Sync-1 Restriction Restriction: This value must be greater than the vertical sync start and less than Vertical Total. 15:13 Reserved 12:0 Vertical Sync Start This field specifies the Vertical Sync Start position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch-1 Restriction Restriction: This value must be greater than Vertical Active.



PIPE_SRCSZ

	PIPE_SRCSZ		
Register Space:	MMIO: 0/2/0		
Project:	HSW		
Source:	PRM		
Default Value:	0x0000000		
Access:	Double Buffered		
Size (in bits):	32		
Double Buffer Update Point:	Start of vertical blank		
Address:	6001Ch-6001Fh		
Name:	Pipe A Source Image Size		
ShortName:	PIPE_SRCSZ_A		
Power:	Always on		
Reset:	soft		
Address:	6101Ch-6101Fh		
Name:	Pipe B Source Image Size		
ShortName:	PIPE_SRCSZ_B		
Power:	off/on		
Reset:	soft		
Address:	6201Ch-6201Fh		
Name:	Pipe C Source Image Size		
ShortName:	PIPE_SRCSZ_C		
Power:	off/on		
Reset:	soft		

There is one instance of this register for each pipe A/B/C.

Programming Notes

In VGA display mode, this register is ignored and the VGA size from the VGA registers is used instead.

DWord	Bit	Description	
0	31:29	Reserved	
		Format:	MBZ
	28:16	Horizontal Source Size This field specifies Horizontal Source Size. This determines created by the display planes. This field is programmed to the number of pixels desired	J



	PIPE_SRCSZ		
	Restriction		
	Restriction: This register must always be programmed to Active, except when panel fitting is enabled. Horizontal source sizes larger than 4096 pixels can not be Compression or Panel Fitting are enabled.		
15:12	Reserved		
	Format:	MBZ	
11:0	Vertical Source Size This field specifies Vertical Source Size. This determines the vertical size of the image created by the display planes. This field is programmed to the number of lines desired minus one.		
Restriction			
	Restriction: This register must always be programmed to except when panel fitting is enabled.	the same value as the Vertical Active,	



PIPE_VSYNCSHIFT

PIPE	VCVI	NICCII	TET
PIPE	VSY	V() H	16.

Register Space:

MMIO: 0/2/0

Project:

HSW

Source:

PRM

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Address:

60028h-6002Bh

Name:

Pipe A Vertical Sync Shift

ShortName:

PIPE_VSYNCSHIFT_A

Power: Reset: off/on soft

Address:

61028h-6102Bh

Name:

Pipe B Vertical Sync Shift

ShortName:

PIPE_VSYNCSHIFT_B

Power:

off/on

Reset:

soft

62028h-6202Bh

Address: Name:

Pipe C Vertical Sync Shift

ShortName:

PIPE_VSYNCSHIFT_C

Power:

off/on

Reset:

soft

Address:

6F028h-6F02Bh

Name:

Pipe EDP Vertical Sync Shift

ShortName:

PIPE_VSYNCSHIFT_EDP

Power:

Always on

Reset:

soft

There is one instance of this register for each pipe A/B/C/EDP.

Restriction

Restriction: This register should not be changed while the pipe or port are enabled.

DWord	Bit	Description
0	31:13	Reserved
	12:0	Second Field VSync Shift



PIPE_VSYNCSHIFT

This value specifies the vertical sync alignment for the start of the interlaced second field, expressed in terms of the absolute pixel number relative to the horizontal active display start. This value will only be used if the transcoder is programmed to an interlaced mode.

Typically, the interlaced second field vertical sync should start one pixel after the point halfway between successive horizontal syncs, so the value of this register should be programmed = horizontal sync start - floor[horizontal total / 2]

Calculate using the actual horizontal sync start and horizontal total values and not the minus one values programmed into the registers.

This vertical sync shift only occurs during the interlaced second field. In all other cases the vertical sync start position is aligned with horizontal sync start.



PIPE_MULT

011b

X4

PIPE_MULT					
Register Spa	egister Space: MMIO: 0/2/0				
Project:		HSW			
Source:		PRM			
Default Valu	ıe:	0x00000000			
Access:		R/W			
Size (in bits)	:	32			
Address:		6002Ch-6002Fh			
Name:		Pipe A Multiply			
ShortName:		PIPE_MULT_A			
Power:		off/on			
Reset:		soft			
Address:		6102Ch-6102Fh			
Name:		Pipe B Multiply			
ShortName:		PIPE_MULT_B			
Power:	ower: off/on				
Reset:		soft			
Address:		6202Ch-6202Fh			
Name:		Pipe C Multiply			
ShortName:		PIPE_MULT_C			
Power:	Power: off/on				
Reset:		soft			
There is one	instan	nce of this register for each pipe A/B/C.			
			Restriction		
Restriction	: This register should not be changed while the pipe or port are enabled.				
DWord	Bit	Description			
0	31:3	Reserved			
	2:0	Multiplier			
		·	data multiplier value used by	1	
		Value	Name	Description	
		000b	X1	Multiply by 1	
		001b	X2	Multiply by 2	

Multiply by 4



PIPE_MULT			
	Others	Reserved	Reserved



DATAM

DATAM

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Double Buffer Sending next MSA

Update Point:

Double Buffer Armed Writing the LINKN

By:

Address: 60030h-60033h

Name: Pipe A Data M Value 1
ShortName: PIPE_DATAM1_A

Power: off/on Reset: soft

Address: 61030h-61033h

Name: Pipe B Data M Value 1

ShortName: PIPE_DATAM1_B

Power: off/on Reset: soft

Address: 62030h-62033h

Name: Pipe C Data M Value 1

ShortName: PIPE_DATAM1_C

Power: off/on Reset: soft

Address: 6F030h-6F033h

Name: Pipe EDP Data M Value 1

ShortName: PIPE_DATAM1_EDP

Power: Always on

Reset: soft

Address: 6F038h-6F03Bh

Name: Pipe EDP Data M Value 2

ShortName: PIPE_DATAM2_EDP



DATAM Power: Always on Reset: soft There is one instance of this register for each pipe A/B/C. There are two instances of this register for pipe EDP to support dynamic refresh rate switching. **DWord** Bit **Description** 31 0 Reserved Format: MBZ 30:25 TU or VCpayload Size In DisplayPort SST mode this field is the size of the transfer unit, minus one. Typically it is programmed with a value of 63 for TU size of 64. In DisplayPort MST mode this field is the Virtual Channel payload size, minus one. Restriction Restriction: In DisplayPort MST mode the Virtual Channel payload size must not be programmed greater than 62 (resulting payload size of 63). In DisplayPort MST mode the Virtual Channel payload size must not be changed while the Virtual Channel is enabled, even after a transcoder has been disabled. 24 Reserved Format: MBZ **Data M value** 23:0 This field is the data M value for internal use.



DATAN

DATAN

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Double Buffer Sending next MSA

Update Point:

Double Buffer Armed Writing the LINKN

By:

Address: 60034h-60037h

Name: Pipe A Data N Value 1

ShortName: PIPE_DATAN1_A

Power: off/on Reset: soft

Address: 61034h-61037h

Name: Pipe B Data N Value 1

ShortName: PIPE_DATAN1_B

Power: off/on Reset: soft

Address: 62034h-62037h

Name: Pipe C Data N Value 1

ShortName: PIPE_DATAN1_C

Power: off/on Reset: soft

Address: 6F034h-6F037h

Name: Pipe EDP Data N Value 1

ShortName: PIPE_DATAN1_EDP

Power: Always on

Reset: soft

Address: 6F03Ch-6F03Fh

Name: Pipe EDP Data N Value 2

ShortName: PIPE_DATAN2_EDP



DATAN

Power: Always on

Reset: soft

There is one instance of this register for each pipe A/B/C.

There are two instances of this register for pipe EDP to support dynamic refresh rate switching.

DWord	Bit	Description	
0	31:24	Reserved	
		Format:	MBZ
	23:0	Data N value This field is the data N value for internal use.	



LINKM

LINKM

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Double Buffer Sending next MSA

Update Point:

Double Buffer Armed Writing the LINKN

By:

Address: 60040h-60043h

Name: Pipe A Link M Value 1

ShortName: PIPE_LINKM1_A

Power: off/on Reset: soft

Address: 61040h-61043h

Name: Pipe B Link M Value 1

ShortName: PIPE_LINKM1_B

Power: off/on Reset: soft

Address: 62040h-62043h

Name: Pipe C Link M Value 1

ShortName: PIPE_LINKM1_C

Power: off/on Reset: soft

Address: 6F040h-6F043h

Name: Pipe EDP Link M Value 1

ShortName: PIPE_LINKM1_EDP

Power: Always on

Reset: soft

Address: 6F048h-6F04Bh

Name: Pipe EDP Link M Value 2

ShortName: PIPE_LINKM2_EDP



LINKM

Power: Always on

Reset: soft

There is one instance of this register for each pipe A/B/C.

There are two instances of this register for pipe EDP to support dynamic refresh rate switching.

DWord	Bit	Description	
0	31:24	Reserved	
		Format:	MBZ
	23:0	Link M value	
		This field is the link M value for external transmission in the Main Stream Attributes.	



LINKN

Register Space: MMIO: 0/2/0 Project: **HSW** Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32 Double Buffer Sending next MSA **Update Point:** Address: 60044h-60047h Name: Pipe A Link N Value 1 ShortName: PIPE_LINKN1_A Power: off/on Reset: soft Address: 61044h-61047h Name: Pipe B Link N Value 1

LINKN

Power: off/on Reset: soft

ShortName:

Address: 62044h-62047h Name: Pipe C Link N Value 1 ShortName: PIPE_LINKN1_C

PIPE_LINKN1_B

Power: off/on Reset: soft

Address: 6F044h-6F047h

Name: Pipe EDP Link N Value 1 ShortName: PIPE_LINKN1_EDP

Power: Always on

Reset: soft

Address: 6F04Ch-6F04Fh

Name: Pipe EDP Link N Value 2 ShortName:

PIPE_LINKN2_EDP

Power: Always on



	LINKN				
Reset:		soft			
	here is one instance of this register for each pipe A/B/C. There are two instances of this register for pipe EDP to support dynamic refresh rate switching.				
DWord	Bit	Description			
0	31:24	Reserved			
		Format:	MBZ		
	23:0	Link N value This field is the link N value for external transmission in th	e Main Stream Attributes and VB-ID.		



VIDEO DIP CTL

VIDEO_DIP_CTL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 60200h-60203h

Name: Pipe A Video Data Island Packet Control

ShortName: VIDEO_DIP_CTL_A

Power: off/on Reset: soft

Address: 61200h-61203h

Name: Pipe B Video Data Island Packet Control

ShortName: VIDEO_DIP_CTL_B

Power: off/on Reset: soft

Address: 62200h-62203h

Name: Pipe C Video Data Island Packet Control

ShortName: VIDEO_DIP_CTL_C

Power: off/on Reset: soft

Address: 6F200h-6F203h

Name: Pipe EDP Video Data Island Packet Control

ShortName: VIDEO_DIP_CTL_EDP

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Power: Always on

Reset: soft

Each type of Video DIP will be sent once each frame while it is enabled.

Restriction

Restriction: Pipe EDP going to DDI A supports only VSC DIP.

 DWord
 Bit
 Description

 0
 31:21
 Reserved



VIDEO DIP CTL

20 VDIP Enable VSC

This bit enables the output of the Video Stream Configuration DIP.

Value	Name
0b	Disable VSC DIP
1b	Enable VSC DIP

Restriction

Restriction: VSC can only be enabled with DisplayPort.

Restriction: VSC should be enabled prior to enabling PSR.

19:17 **Reserved**

16 VDIP Enable GCP

This bit enables the output of the General Control Packet (GCP) DIP.

GCP is different from other DIPs in that much of the payload is automatically reflected in the packet, and therefore there is a VIDEO_DIP_GCP register instead of DIP data buffers for GCP.

Value	Name
0b	Disable GCP DIP
1b	Enable GCP DIP

Restriction

GCP is only supported with HDMI 12 BPC mode.

GCP must be enabled prior to enabling PIPE_DDI_FUNC_CTL for HDMI 12 BPC mode and disabled after disabling PIPE_DDI_FUNC_CTL.

15:13 Reserved

12 **VDIP Enable AVI**

This bit enables the output of the Auxiliary Video Information DIP.

Value	Name
0b	Disable AVI DIP
1b	Enable AVI DIP

Restriction

Restriction: Only enable with HDMI.

11:9 **Reserved**

8 VDIP Enable VS

This bit enables the output of the Vendor Specific (VS) DIP.

Value	Name
0b	Disable VS DIP
1b	Enable VS DIP



		VIDEO_DIP_CTL	
	Restriction		
	Restriction : Only enable	with HDMI.	
7:5	Reserved		
4	VDIP Enable GMP		
	-	it of the Gamut Metadata Packet (GMP) DIP. either DisplayPort or HDMI.	
	Value	Name	
	0b	Disable GMP DIP	
	1b	Enable GMP DIP	
	Restriction Restriction: GMP is not supported on transcoder EDP going to DDI A.		
		upported on transcoder EDP going to DDI A.	
3:1	Reserved VDIP Enable SPD		
0	ut of the Source Product Description (SPD) DIP.		
	Name		
	0b	Disable SPD DIP	
	1b	Enable SPD DIP	
		Restriction	
	with HDMI.		



VIDEO_DIP_GCP

				VIDEO_DIP_GCP		
Register	Space	e: MMIO: 0/2/0				
Project:			HSW			
Source:			PRM			
Default \	/alue:		0x00000000			
Access:			R/W			
Size (in b	oits):		32			
Address:			60210h-6021	3h		
Name:			Pipe A Video	e A Video Data Island Packet GCP		
ShortNa	me:		VIDEO_DIP_G	CP_A		
Power:			off/on			
Reset:			soft			
Address:			61210h-6121	3h		
Name:			Pipe B Video	Data Island Packet GCP		
ShortNa	me:		VIDEO_DIP_GCP_B			
Power:			off/on			
Reset:			soft			
Address: 62210h-62213h						
Name: Pipe C Video Data Island Packet GCP						
·		VIDEO_DIP_G	CP_C			
Power:			off/on			
Reset:			soft			
DWord	Bit			Description		
0	31:3	Reserv	ed			
		Format: MBZ			MBZ	
	2	GCP color indication				
		Value	Name	Desc	ription	
		0b	Don't Indicate	Don't indicate color depth. CD and PF	P bits in GCP set to zero.	
		1b	Indicate	Indicate color depth using CD bits in from the PIPE_DDI_FUNC_CTL register	·	
		Restriction				
		Restric	tion : This bit	must be set when in HDMI deep color	(12 BPC) mode.	



VIDEO_DIP_GCP

1 GCP default phase enable

GCP default phase indicates that video timings meet alignment requirements such that the following conditions are met:

- 1. Htotal is an even number
- 2. Hactive is an even number
- 3. Front and back porches for Hsync are even numbers
- 4. Vsync always starts on an even-numbered pixel within a line in interlaced modes (starting counting with 0)

Value Name		Description	
0b	Clear	Default phase bit in GCP is cleared.	
1b	Set	Default phase bit in GCP is set.	

Restriction
Restriction : Do not set this bit if these requirements are not met.

0 Reserved



VIDEO DIP DATA

VIDEO DIP DATA

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 60220h-6023Fh

Name: Pipe A Video Data Island Packet AVI Data

ShortName: VIDEO_DIP_AVI_DATA_A_*

Power: off/on Reset: soft

Address: 60260h-6027Fh

Name: Pipe A Video Data Island Packet VS Data

ShortName: VIDEO_DIP_VS_DATA_A_*

Power: off/on Reset: soft

Address: 602A0h-602BFh

Name: Pipe A Video Data Island Packet SPD Data

ShortName: VIDEO_DIP_SPD_DATA_A_*

Power: off/on Reset: soft

Address: 602E0h-602FFh

Name: Pipe A Video Data Island Packet GMP Data

ShortName: VIDEO_DIP_GMP_DATA_A_*

Power: off/on Reset: soft

Address: 60320h-60343h

Name: Pipe A Video Data Island Packet VSC Data

ShortName: VIDEO_DIP_VSC_DATA_A_*

Power: off/on Reset: soft

Address: 61220h-6123Fh



VIDEO DIP DATA

Name: Pipe B Video Data Island Packet AVI Data

ShortName: VIDEO_DIP_AVI_DATA_B_*

Power: off/on Reset: soft

Address: 61260h-6127Fh

Name: Pipe B Video Data Island Packet VS Data

ShortName: VIDEO_DIP_VS_DATA_B_*

Power: off/on Reset: soft

Address: 612A0h-612BFh

Name: Pipe B Video Data Island Packet SPD Data

ShortName: VIDEO_DIP_SPD_DATA_B_*

Power: off/on Reset: soft

Address: 612E0h-612FFh

Name: Pipe B Video Data Island Packet GMP Data

ShortName: VIDEO_DIP_GMP_DATA_B_*

Power: off/on Reset: soft

Address: 61320h-61343h

Name: Pipe B Video Data Island Packet VSC Data

ShortName: VIDEO_DIP_VSC_DATA_B_*

Power: off/on Reset: soft

Address: 62220h-6223Fh

Name: Pipe C Video Data Island Packet AVI Data

ShortName: VIDEO_DIP_AVI_DATA_C_*

Power: off/on Reset: soft

Address: 62260h-6227Fh

Name: Pipe C Video Data Island Packet VS Data

ShortName: VIDEO_DIP_VS_DATA_C_*

Power: off/on Reset: soft

Address: 622A0h-622BFh



VIDEO_DIP_DATA

Name: Pipe C Video Data Island Packet SPD Data

ShortName: VIDEO_DIP_SPD_DATA_C_*

Power: off/on Reset: soft

Address: 622E0h-622FFh

Name: Pipe C Video Data Island Packet GMP Data

ShortName: VIDEO_DIP_GMP_DATA_C_*

Power: off/on Reset: soft

Address: 62320h-62343h

Name: Pipe C Video Data Island Packet VSC Data

ShortName: VIDEO_DIP_VSC_DATA_C_*

Power: off/on Reset: soft

Address: 6F320h-6F343h

Name: Pipe EDP Video Data Island Packet VSC Data

ShortName: VIDEO_DIP_VSC_DATA_EDP_*

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Power: Always on Reset: soft

There are multiple instances of this register format per DIP type and per pipe.

DWord	Bit	Description	
0	31:0	Video DIP DATA	
		This field contains the video DIP data to be transmitted.	
		Restriction	
		Restriction: Data should be loaded before enabling the transmission through the DIP type enable bit.	



VIDEO DIP ECC

VIDEO DIP ECC

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 60240h-60247h

Name: Pipe A Video Data Island Packet AVI ECC

ShortName: VIDEO_DIP_AVI_ECC_A_*

Power: off/on Reset: soft

Address: 60280h-60287h

Name: Pipe A Video Data Island Packet VS ECC

ShortName: VIDEO_DIP_VS_ECC_A_*

Power: off/on Reset: soft

Address: 602C0h-602C7h

Name: Pipe A Video Data Island Packet SPD ECC

ShortName: VIDEO_DIP_SPD_ECC_A_*

Power: off/on Reset: soft

Address: 60300h-60313h

Name: Pipe A Video Data Island Packet GMP ECC

ShortName: VIDEO_DIP_GMP_ECC_A_*

Power: off/on Reset: soft

Address: 60344h-6034Fh

Name: Pipe A Video Data Island Packet VSC ECC

ShortName: VIDEO_DIP_VSC_ECC_A_*

Power: off/on Reset: soft

Address: 61240h-61247h



VIDEO DIP ECC

Name: Pipe B Video Data Island Packet AVI ECC

ShortName: VIDEO_DIP_AVI_ECC_B_*

Power: off/on Reset: soft

Address: 61280h-61287h

Name: Pipe B Video Data Island Packet VS ECC

ShortName: VIDEO_DIP_VS_ECC_B_*

Power: off/on Reset: soft

Address: 612C0h-612C7h

Name: Pipe B Video Data Island Packet SPD ECC

ShortName: VIDEO_DIP_SPD_ECC_B_*

Power: off/on Reset: soft

Address: 61300h-61313h

Name: Pipe B Video Data Island Packet GMP ECC

ShortName: VIDEO_DIP_GMP_ECC_B_*

Power: off/on Reset: soft

Address: 61344h-6134Fh

Name: Pipe B Video Data Island Packet VSC ECC

ShortName: VIDEO_DIP_VSC_ECC_B_*

Power: off/on Reset: soft

Address: 62240h-62247h

Name: Pipe C Video Data Island Packet AVI ECC

ShortName: VIDEO_DIP_AVI_ECC_C_*

Power: off/on Reset: soft

Address: 62280h-62287h

Name: Pipe C Video Data Island Packet VS ECC

ShortName: VIDEO_DIP_VS_ECC_C_*

Power: off/on Reset: soft

Address: 622C0h-622C7h



	VIDEO_DIP_ECC
Name:	Pipe C Video Data Island Packet SPD ECC
ShortName:	VIDEO_DIP_SPD_ECC_C_*
Power:	off/on
Reset:	soft
Address:	62300h-62313h
Name:	Pipe C Video Data Island Packet GMP ECC
ShortName:	VIDEO_DIP_GMP_ECC_C_*
Power:	off/on
Reset:	soft
Address:	62344h-6234Fh
Name:	Pipe C Video Data Island Packet VSC ECC
ShortName:	VIDEO_DIP_VSC_ECC_C_*
Power:	off/on
Reset:	soft
Address:	6F344h-6F34Fh
Name:	Pipe EDP Video Data Island Packet VSC ECC
ShortName:	VIDEO_DIP_VSC_ECC_EDP_*
Valid Projects:	[DevHSW, EXCLUDE(DevHSW:GT0:X0)]
Power:	Always on
Reset:	soft

Description

There are multiple instances of this register format per DIP type and per pipe.

This field contains the video DIP ECC value for read back.

Video DIP ECC

Bit

31:0

DWord

0



PIPE_DDI_FUNC_CTL

		PIPE_DDI_FU	NC_CTL	
Register Spa	ace:	MMIO: 0/2/0		
Project:		HSW		
Source:		PRM		
Default Valu	ue:	0x00030000 [HSW]		
Access:		R/W		
Size (in bits):):	32		
Address:		60400h-60403h		
Name:		Pipe A DDI Function Control		
ShortName:	:	PIPE_DDI_FUNC_CTL_A		
Power:		off/on		
Reset:		soft		
Address:		61400h-61403h		
Name:		Pipe B DDI Function Control		
ShortName:	•	PIPE_DDI_FUNC_CTL_B		
Power:		off/on		
Reset:		soft		
Address:		62400h-62403h		
Name:		Pipe C DDI Function Control		
ShortName:	•	PIPE_DDI_FUNC_CTL_C		
Power:		off/on		
Reset:		soft		
Address:		6F400h-6F403h		
Name:		Pipe EDP DDI Function Control		
ShortName:		PIPE_DDI_FUNC_CTL_EDP		
Power:		Always on		
Reset: soft				
There is one	e Pipe DI	OI Function Control per each pipe A/B/C/	EDP.	
DWord Bi	it	De	escription	
0 33		DDI Function Enable		
	Inis	bit enables the pipe DDI function. Value	Name	
	0b	value	Disable	
	UD		Disable	



PIPE DDI FUNC CTL

1b Enable

30:28 **DDI Select**

These bits determine which DDI port this pipe will connect to.

It is not valid to enable and direct more than one pipe to one DDI, except when using DisplayPort multistreaming.

These bits are ignored by pipe EDP since it can only connect to DDI A (EDP DDI).

Value	Name	Description	Project
000b	None	No port connected	
001b	DDI B	DDI B	
010b	DDI C	DDI C	
011b	DDI D	DDI D	HSW
011b	Reserved	Reserved. DDI D is not supported for ULT and must not be selected.	DevHSW:ULT
100b	DDI E	DDI E	
Others	Reserved	Reserved	

Restriction

Restriction: This field must not be changed while the function is enabled.

27 Reserved

Format: MBZ

26:24 Pipe DDI Mode Select

This field determines the mode of operation.

HDMI mode enables a null packet (32 bytes of a value of 0) to be sent when Vsync=1, and also enables preambles and guardbands prior to the null packets, in accordance with the HDMI specification.

DVI mode will function as HDMI if DIP packets or audio are enabled.

Value	Name	Description	Project
000b	HDMI	Function in HDMI mode	
001b	DVI	Function in DVI mode	
010b	DP SST	Function in DisplayPort SST mode	
011b	DP MST	Function in DisplayPort MST mode	DevHSW, EXCLUDE(DevHSW:GT0:X0)
100b	FDI	Function in FDI mode	
Others	Reserved	Reserved	

Restriction

Restriction: This field must not be changed while the function is enabled.

The DisplayPort mode (SST or MST) selected here must match the mode selected in the DisplayPort Transport Control register for the transport attached to this pipe.

Only DDI E is allowed to operate in FDI mode.



PIPE DDI FUNC CTL Pipe EDP and DDI A can only function in DP SST mode. DDI E can only function in DP SST mode or FDI mode. 23 Reserved Format: MBZ 22:20 Bits Per Color This field selects the number of bits per color output on the DDI connected to this transcoder. Dithering should be enabled when selecting a pixel color depth higher or lower than the pixel color depth of the frame buffer. **Value** Name **Description** 000b 8 bpc 8 bits per color 001b 10 bits per color (not supported by HDMI or DVI) 10 bpc 010b 6 bpc 6 bits per color (not supported by HDMI or DVI) 011b 12 bpc 12 bits per color Others Reserved Reserved Restriction Restriction: This field must not be changed while the function is enabled. 10 bpc and 6 bpc are not supported by HDMI or DVI. 19:18 Reserved Format: MBZ 17:16 Sync Polarity Indicates the polarity of Hsync and Vsync. **Value** Name **Description** 00b Low VS and HS are active low (inverted) 01b VS Low, HS High VS is active low (inverted), HS is active high 10b VS High, HS Low VS is active high, HS is active low (inverted) 11b High [Default] VS and HS are active high 15 Reserved Format: MBZ 14:12 **EDP Input Select** These bits determine the input to pipe EDP. The always on input is from planes A (primary/sprite/cursor A) immediately after color correction (gamma, CSC, CGE) and before MBM and panel fitting. The always on input can be used in the low power mode when the power well is powered down. The on/off inputs are from planes A/B/C immediately after MBM and panel fitting.

These bits are ignored by pipes A/B/C.



			PIPE_	DDI_FUNC_CTI						
	Value	Name		Description						
	000b	A - Always On	Planes A fitting.	Planes A through the always on power well. Cannot use MBM or fitting.						
	100b	A - On/Off	Planes A	off power well.						
	101b	B - On/Off	Planes B	Planes B through the on/off power well.						
	110b	C - On/Off	Planes C	Planes C through the on/off power well.						
	Others	Reserved	Reserve	Reserved						
	Note:									
	Note: When the EDP input selection is B, the PIPE_VTOTAL_B must be programmed with t PIPE_VTOTAL_EDP value. When the EDP input selection is C, the PIPE_VTOTAL_C must be programmed with the PIPE_VTOTAL_EDP value. Restriction Restriction: The on/off inputs can only be used when the power well is powered up. This field must not be changed while the function is enabled. It is not valid to have the same planes driving multiple enabled pipes. MBM and panel fitting cannot be used when using the Always On path.									
11	Reserved									
11	Reserve	•		be used when using the A	Always On path.					
11	Reserve Project:	ed		CLUDE(DevHSW:GT0:X0)	Always On path.					
11		ed : [Always On path.					
11	Project:	ed :	DevHSW, EXC		Always On path.					
	Project: Format	ed :	DevHSW, EXC		Always On path.					
	Project: Format	ed	DevHSW, EXC	CLUDE(DevHSW:GT0:X0)	Always On path.					
11	Project: Format Reserve Project:	ed	DevHSW, EXC	CLUDE(DevHSW:GT0:X0)	Always On path. MBZ					
11	Project: Format Reserve Project: Reserve	ed	DevHSW, EXC	CLUDE(DevHSW:GT0:X0)						
11 10	Project: Format Reserve Project: Format Reserve Format Reserve DP VC F This bit	ed :	DevHSW, EXOMBZ Decate Decate Decate	DevHSW:GT0:X0 DevHSW:GT0:X0 ual Channel payload allocations ince it does not support Disable	MBZ ation.					
11 10 9 8	Project: Format Reserve Project: Format Reserve Format Reserve This bit This bit 0b 1b	ed :	DevHSW, EXC MBZ Decate DlayPort Virto Dy pipe EDP :	DevHSW:GT0:X0 DevHSW:GT0:X0 ual Channel payload allocations ince it does not support	MBZ ation. multistreaming.					
11 10 9	Project: Format Reserve Project: Format Reserve Format Reserve This bit This bit Ob	ed :	DevHSW, EXC MBZ Decate DlayPort Virto Dy pipe EDP :	DevHSW:GT0:X0 DevHSW:GT0:X0 ual Channel payload allocations ince it does not support Disable	MBZ ation. multistreaming.					

This bit enables black frame insertion on this pipe.



PIPE_DDI_FUNC_CTL										
	Value					Name				
		0b			Disable					
		1b			Enable					
	3:1	DP Port Width Selection This bit selects the number of lanes to be enabled on the DDI link for DisplayPort or FDI.								
		This field is ignored for HDMI and DVI which always use all 4 lanes.								
		Value	Name		Desc					
		000b	x1	x1 Mode						
		001b	x2	x2 Mode						
011b x4 x4 Mode (not allowed with DDI-E, some							restrictions with DDI-A)			
		Others	Reserved	Reserved						
		Restriction Project								
		Dti -ti	\A/I !	Project						
				 DisplayPort or FDI mode match the value selected 	uffer					
			register for t							
		This field	d must not b	be changed while the D						
		Restriction x1 and x	on : DDI E is 2.	DevHSW:GT0:X0						
			on : DDI E or		DevHSW,					
			CTL_A DDI. e DDI E is no	EXCLUDE(DevHSW:GT0:X0)						
			EDP) suppor							
		Lane Cap	pability Cont							
		supports	x1 and x2.							
	Format: MBZ									



PIPE_MSA_MISC

PIPE_MSA_MISC

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Double Buffer Start of vertical blank

Update Point:

Address: 60410h-60413h Name: Pipe A MSA Misc

ShortName: PIPE_MSA_MISC_A

Power: off/on Reset: soft

Address: 61410h-61413h

Name: Pipe B MSA Misc

ShortName: PIPE MSA MISC B

Power: off/on Reset: soft

Address: 62410h-62413h

Name: Pipe C MSA Misc

ShortName: PIPE_MSA_MISC_C

Power: off/on Reset: soft

Address: 6F410h-6F413h

Name: Pipe EDP MSA Misc

ShortName: PIPE_MSA_MISC_EDP

Power: Always on

Reset: soft

There is one instance of this register per each transcoder A/B/C/EDP.

This register selects what value will be sent in the DisplayPort Main Stream Attribute (MSA) Miscellaneous (MISC) fields.

The MSA MISC fields are mostly used to indicate the color encoding format and need to be programmed to indicate color space, bits per color, etc.



PIPE MSA MISC Programming Notes See the DisplayPort specification for the details on what to program in these fields. **DWord** Bit **Description** 0 31:16 MSA Unused This field selects the value that will be sent in the DisplayPort MSA unused fields. **Programming Notes** This should be usually programmed with all 0s. 15:8 **MSA MISC1** This field selects the value that will be sent in the DisplayPort MSA MISC1 field. 7:0 **MSA MISCO** This field selects the value that will be sent in the DisplayPort MSA MISCO field. Restriction Restriction : Before enabling DisplayPort, bit 0 should always be set to 1 to indicate link clock and stream clock are synchronous.



PIPE_MSA_MISC

PIPE_MSA_MISC

Register Space: MMIO: 0/2/0

Project: **HSW** Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Double Buffer Start of vertical blank

Update Point:

Address: 60410h-60413h Name: Pipe A MSA Misc

ShortName: PIPE_MSA_MISC_A

Power: off/on Reset: soft

Address: 61410h-61413h Name: Pipe B MSA Misc ShortName: PIPE MSA MISC B

Power: off/on Reset: soft

Address: 62410h-62413h Name: Pipe C MSA Misc ShortName: PIPE_MSA_MISC_C

Power: off/on Reset: soft

Address: 6F410h-6F413h Name: Pipe EDP MSA Misc ShortName: PIPE_MSA_MISC_EDP

Power: Always on

Reset: soft

There is one instance of this register per each transcoder A/B/C/EDP.

This register selects what value will be sent in the DisplayPort Main Stream Attribute (MSA) Miscellaneous (MISC) fields.

The MSA MISC fields are mostly used to indicate the color encoding format and need to be programmed to indicate color space, bits per color, etc.



PIPE MSA MISC Programming Notes See the DisplayPort specification for the details on what to program in these fields. **DWord** Bit **Description** 0 31:16 MSA Unused This field selects the value that will be sent in the DisplayPort MSA unused fields. **Programming Notes** This should be usually programmed with all 0s. 15:8 **MSA MISC1** This field selects the value that will be sent in the DisplayPort MSA MISC1 field. 7:0 **MSA MISCO** This field selects the value that will be sent in the DisplayPort MSA MISCO field. Restriction Restriction : Before enabling DisplayPort, bit 0 should always be set to 1 to indicate link clock and stream clock are synchronous.



DDI_BUF_CTL

DDI_BUF_CTL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000 [HSW]

Access: R/W Size (in bits): 32

Address: 64000h-64003h

Name: DDI A Buffer Control

ShortName: DDI_BUF_CTL_A

Power: Always on

Reset: soft

Address: 64100h-64103h

Name: DDI B Buffer Control ShortName: DDI_BUF_CTL_B

Power: Always on

Reset: soft

Address: 64200h-64203h

Name: DDI C Buffer Control

ShortName: DDI_BUF_CTL_C

Power: Always on

Reset: soft

Address: 64300h-64303h

Name: DDI D Buffer Control ShortName: DDI_BUF_CTL_D

Power: Always on

Reset: soft

Address: 64400h-64403h

Name: DDI E Buffer Control

ShortName: DDI_BUF_CTL_E

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Power: Always on

Reset: soft



	•		DI	DI_BUF	CTL				
There is	one DI	OI Buffer Contr	ol per each DDI A/B	B/C/D/E.					
DWord	Bit			D	escription				
0	31	DDI Buffer Enable This bit enables the DDI buffer.							
			Value			Name			
		0b			Disable				
		1b			Enable				
	30:28	Reserved							
		Format:				MBZ			
	27.24	This field is ig	used to select the sport of the	d DVI.		asis for DisplayPort ar			
		Value	Name	Description					
		0000b- 1000b	Select 0 - Select 8	Select from buffer translations 0 through 8. Valid with all DDIs.					
		Restriction Project Restriction : Correct values must be programmed in DDI Buffer Translation							
		registers before Restriction : 0	DevHSW:GT0:X0						
	23:17								
		Format: MBZ							
	16	Port Reversal This field enables lane reversal within the port. Lane reversal swaps the data on the lanes as the are output from the port. Value Name Not reversed					the lanes as they		
		1b		Reversed					
		Programming Notes DDI B, C, and D reversal always swaps the four lanes, so lane 0 is swapped with lane 3, and lane 1 is swapped with lane 2. If DDIA Lane Capability Control selects DDIA x2, then DDI A reversal swaps the two lanes, so lane 0 is swapped with lane 1.							
		If DDIA Lane	•			I A reversal swaps the lane 2.	e four lanes, so		



				D		OI_BUF_CTL		
						Restriction	Project	t
	Restriction : This field must not be cha DDI E does not support reversal.					•		
	Restrictio	n : Reve	rsal is	not sup	рро	orted.	DevHSW:GT0	0:X0
15:8	Reserved							
	Format:					MBZ		
7	Reserved							
	Project:				ا	DevHSW:GT0:X0		
	Format:				I	MBZ		
7	DDI Idle S	tatus						
	Project:		Devl	HSW, EX	CL	UDE(DevHSW:GT0:X0)		
	Access:		RO					
	This bit inc	dicates v	vhen t	the DDI	bι	ıffer is idle.		
		Value				Name		
	0b					ffer Not Idle		
	1b				Bu	ffer Idle		
6:5	Reserved							
	Format:					MBZ		
4	Reserved							
	Project:					DevHSW:GT0:X0		
_	Format:					MBZ		
4	DDIA Lan	e Capab	ility (Control				1
	Project:			•		UDE(DevHSW:GT0:X0)		
						ed between DDI A and DDI E. A instance of this register.		
		•			napping table in the Introduction section.			
	Value	Nan				Description		
	0b	DDIA x	2	DDI A s	sul	oports 2 lanes and DDI E supports 2	2 lanes	
	1b	DDIA x	4	DDI A	su	upports 4 lanes and DDI E is not used		
F						Restriction		
	Restriction: This field must be programmed at system boot based on board configuration may not be changed afterwards.				n board configuration	and		
3:1	DP Port V	Vidth Se	lectio	on				
						es to be enabled on the DDI link for d DVI which always use all 4 lanes.	DisplayPort or FDI.	
	Value	Name	•			Description		_



DDI_BUF_CTL

000b	x1	x1 Mode
001b	x2	x2 Mode
011b	x4	x4 Mode (not allowed with DDI E, some restrictions with DDI A)
Others	Reserved	Reserved

Restriction	Project
Restriction: When in DisplayPort or FDI modes the value selected here must match the value selected in the Pipe DDI Function Control registers for the pipes attached to this DDI. This field must not be changed while the DDI is enabled.	
Restriction: DDI E is not supported. DDI A (EDP) only supports x1 and x2.	DevHSW:GT0:X0
Restriction: DDI E only supports x1 and and x2 when DDI_BUF_CTL_A DDIA Lane Capability Control is set to DDIA x2, otherwise DDI E is not supported. DDI A (EDP) supports x1, x2, and x4 when DDI_BUF_CTL_A DDIA Lane Capability Control is set to DDIA x4, otherwise DDI A only supports x1 and x2.	DevHSW, EXCLUDE(DevHSW:GT0:X0)

0 Init Display Detected

Access: RO

Strap indicating whether a display was detected on this port during initialization.

It signifies the level of the port detect pin at boot.

This bit is only informative. It does not prevent this port from being enabled in hardware.

This field only indicates the DDIA detection.

DDIB detection is read from SFUSE_STRAP 0xC2014 bit 2.

DDIC detection is read from SFUSE_STRAP 0xC2014 bit 1.

DDID detection is read from SFUSE_STRAP 0xC2014 bit 0.

Value	Name	Description
0b	Not Detected	Digital display not detected during initialization
1b	Detected	Digital display detected during initialization



DDI_AUX_CTL

DDI_AUX_CTL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x000300E1

Access: R/W Size (in bits): 32

Address: 64010h-64013h

Name: DDI A AUX Channel Control

ShortName: DDI_AUX_CTL_A

Power: Always on

Reset: soft

Restriction

Restriction: DDI A AUX channel transactions must not be sent while SRD is enabled. SRD must be completely disabled before a DDI A AUX channel transaction can be sent.

DWord	Bit		Description	on				
0	31	Send Busy						
		Access:	R/W S	Set				
		Writing this bit with 1b initiates the transaction, when read this bit will be a 1b until the transmission completes. The transaction is completed when the response is received or when a timeout occurs. This is a sticky bit. Write a 1b to this bit to set it and initiate the transaction. Hardware will clear						
		it when the transaction completes. Restriction						
		Restriction: Do not change any fields while Send Busy is asserted. Do not write a 1b again until transaction completes.						
	30	Done						
		Access:		R/WC				
		A sticky bit that indicates the transaction Write a 1 to this bit to clear the event	on has compl	eted.				
		Value		Name				
		0b	Not done	one				
		1b	Done					
	29	Interrupt on Done						



		DI_AU	X_CT	L			
	Access:				R/W		
	Enable an interrupt when the	transaction	n completes or times out.				
	Value		Name				
	0b		Enab	ole			
	1b		Disal	ble			
28	Time out error						
	Access:			R/W	VC .		
	A sticky bit that indicates the Write a 1 to this bit to clear		n has time	ed out.			
	Value				Name		
	0b	1	Not error	•			
	1b	I	Error				
27:26	Time out timer value						
	Access:				R/W		
	Used to determine how long	to wait for	receiver r	respons	e before timing out.		
	Value			Name			
	00b		400ι	400us			
	01b			600us			
	10b		800us				
	11b 1600us						
25	Receive error						
	Access:			R/W	VC .		
	A sticky bit that indicates tha more than 20 bytes. Write a 1 to this bit to clear to		eceived w	was corr	upted, not in multiples of a full byte, or		
	Value		Name				
	0b	1	Not Error				
	1b		Error				
24:20	Message Size						
	Access:	Write/Read	d Status				
	header). The value read from this field	d indicates t			bytes to transmit (including the ytes received, including the header, in		
	the last transaction transaction		or the ma	266240	izo		
	Sync/Stop are not part of the Reads of this field will give the	_		_	oize.		
	The read value will not be va	•	_		s asserted.		
			Restric	ction			



DDI AUX CTL Restriction: Message sizes of 0 or >20 are not allowed. Reads and writes are valid only when the done bit is set and timeout or receive error has not occurred. 19:16 | Precharge Time Default Value: 0011b 6us R/W Used to determine the precharge time for the Aux Channel. During this time the Aux Channel will drive the SYNC pattern. Every microsecond gives one additional SYNC pulse beyond the hard coded 26 SYNC pulses. The value is the number of microseconds times 2. Default is 3 decimal which gives 6us of precharge which is 6 extra SYNC pulses for a total of 32. 15 Reserved 14:11 Reserved 10:0 2X Bit Clock divider Default Value: 00 1110 0001b 225 This field is used to determine the 2X bit clock the Aux Channel logic runs on. This value divides the input clock frequency down to 2X bit clock rate. It should be programmed to get as close as possible to the ideal rate of 2MHz. The input clock is the cdclk. Default is 225 decimal which divides the default 450 MHz cdclk input clock to become 2MHz bit clock. Restriction Restriction: The default value only works with cdclk 450 MHz. It must be programmed if the CD clock frequency is changed.



DDI_AUX_DATA

DDI_AUX_DATA

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: Write/Read Status

Size (in bits): 32

Address: 64014h-64027h

Name: DDI A AUX Channel Data ShortName: DDI_AUX_DATA_A_*

Power: Always on

Reset: soft

There are 5 instances of this register format per AUX channel.

DWord	Bit	Description
0	31:0	AUX CH DATA
		This field contains a DWord of the AUX message.
		Writes to this register give the data to transmit during the transaction. The MSbyte is transmitted
		first.
		Reads to this register will give the response data after transaction complete. The read value will
		not be valid while the Aux Channel Control Register Send/Busy bit is asserted.



DP TP CTL

DP TP CTL

Register Space: MMIO: 0/2/0

Project: **HSW** Source: PRM

Default Value: 0x00000000

R/W Access: Size (in bits): 32

64040h-64043h Address:

Name: DDI A DisplayPort Transport Control

ShortName: DP_TP_CTL_A Power: Always on Reset:

soft

Address: 64140h-64143h

Name: DDI B DisplayPort Transport Control

ShortName: DP_TP_CTL_B

Power: off/on Reset: soft

Address: 64240h-64243h

Name: DDI C DisplayPort Transport Control

ShortName: DP_TP_CTL_C

Power: off/on Reset: soft

Address: 64340h-64343h

Name: DDI D DisplayPort Transport Control

ShortName: DP_TP_CTL_D

Power: off/on Reset: soft

Address: 64440h-64443h

Name: DDI E DisplayPort Transport Control

ShortName: DP_TP_CTL_E

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Power: off/on Reset: soft



			DP_1	TP_CTL				
DWord	Bit	Description						
0	31	Transport Enable This bit enables the DisplayPort transport function.						
		This bit enable	Value	ort function.	Name			
		Oh	value	Disable	ivame			
		0b 1b		Enable				
-				Enable				
	30:28	Reserved			NAD.Z			
-		Format:			MBZ			
	27		s between DisplayPort SS		of operation. o not support multistreaming.			
		Value	Name		Description			
		0b	SST mode	DisplayPort S	-			
		1b	MST mode	DisplayPort M	IST mode			
		Restriction						
		Restriction: The DisplayPort mode (SST or MST) selected here must match the mode selected in the Pipe DDI Function Control registers for the pipes attached to this transport. FDI does not support MST mode. This field must not be changed while the DDI function is enabled.						
-	26	Reserved						
		Format:			MBZ			
	25	After ACT is s send ACT aga	sent, as indicated in the Arin.	t the next link frame boundary. his bit can be cleared and set again to not support multistreaming. Description				
		0b	Do not force	Do not force ACT	to be sent			
		1b	Force	Force ACT to be so	ent one time			
-	24:19	Reserved						
	2 1.13	Format: MBZ						
	18	This bit select	aming Enable s enhanced framing for D ernally enables enhanced					
			Value		Name			
		0b		Disabled				



			DP_TP_CTL					
	1b Enabled							
			Restriction					
	Restriction	: In DisplayPort	MST mode this bit must be set to Disabled.					
	This field r	nust not be char	nged while the DDI function is enabled.					
17:16	Reserved							
	Format: MBZ							
15	FDI Auto Ti							
	This bit ena		aining on this port.					
	Ole	Value	Name Disable					
	0b 1b		Enable					
	10		Ellable					
		Programming Notes						
	See the mo	See the mode set enable sequence for usage.						
	Restriction							
		Restriction: Do not change this bit while the port is enabled. This bit must not be set when the DDI Function is not in FDI mode.						
14:11		JSC FIOT DC SCC WI	Then the BB1 talletion is flot in 1 B1 mode.					
14.11	Format:		MBZ					
10:8		aining Fnahle						
10.0	DP Link Training Enable These bits are used for DisplayPort link initialization as defined in the DisplayPort specification. DP_TP_STATUS has an indication that the required number of idle patterns has been sent.							
	Value	Name	Description					
	000b	Pattern 1	Training Pattern 1 enabled					
	001b	Pattern 2	Training Pattern 2 enabled					
	010b	Idle	Idle Pattern enabled					
	011b	Normal	Link not in training: Send normal pixels					
	100b	Pattern 3	Training Pattern 3 enabled					
	Others	Reserved	Reserved					
	Restriction							
			Restriction : When enabling the port, it must be turned on with pattern 1 enabled.					
	Restriction	: When enabling	g the port, it must be turned on with pattern 1 enabled.					
		-	g the port, it must be turned on with pattern 1 enabled. e port must be disabled, then re-enabled with pattern 1 enabled.					
7		-	• .					



	DP_TP_CTL						
		DisplayPort receivers.					
		Value		Name			
		0b	Disable				
		1b	Enable				
		Restriction					
		Restriction : This field must not be changed	while the DDI	function is enabled.			
ı	5:0	Reserved					
		Format:		MBZ			



DP_TP_STATUS

Reset:

soft

	DP_TP_STATUS
Register Space:	MMIO: 0/2/0
Project:	HSW
Source:	PRM
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	64144h-64147h
Name:	DDI B DisplayPort Transport Status
ShortName:	DP_TP_STATUS_B
Power:	off/on
Reset:	soft
Address:	64244h-64247h
Name:	DDI C DisplayPort Transport Status
ShortName:	DP_TP_STATUS_C
Power:	off/on
Reset:	soft
Address:	64344h-64347h
Name:	DDI D DisplayPort Transport Status
ShortName:	DP_TP_STATUS_D
Power:	off/on
Reset:	soft
Address:	64444h-64447h
Name:	DDI E DisplayPort Transport Status
ShortName:	DP_TP_STATUS_E
Valid Projects:	[DevHSW, EXCLUDE(DevHSW:GT0:X0)]
Power:	off/on

There is one DisplayPort Transport Status register per each DDI B/C/D/E. DDI A does not have a status register.

DWord	Bit	Description		
0	31:28	Reserved		
		Format:	MBZ	
	27	Idle Link Frame Status		



		DP	_TP_	STATUS		
	Access:			R/W	С	
	This bit indicates if a link frame boundary has been sent in idle pattern.					
	This is a sticky bit, cleared by writing 1b to it.					
	Value			N	lame	
	0b	Idle link f	rame n	ot sent		
	1b	Idle link f	rame se	ent		
26	Active Link Frame	Status				
	Access:			R/W	C	
	This bit indicates if a This is a sticky bit, o			•	active (at least one VC enabled).	
	Value			Na	ame	
	0b	Active link	frame r	not sent		
	1b	Active link	frame s	ent		
25	Min Idles Sent					
	Access:				RO	
		This bit indicates that the minimum required number of idle patterns has been sent when				
	DP_TP_CTL is set to				1:0	
	This bit will clear itself when DP_TP_CTL is not longer set to send idle patterns. Value Name					
			idles not sent			
	0b					
	1b Min idles sent					
24	ACT Sent Status			D 044		
	Access:	Diamlas Dant N	4CT A C	R/W	C	
	This bit indicates if I This is a sticky bit, o					
	Value	•	Tung 10	Name		
	0b		ACT not sent			
	1b		ACT s			
23	Mode Status					
23	Access:				RO	
	This bit indicates wh	nat mode the	transp	ort is currently in.		
	Value	Name			Description	
	0b	SST		Single-stream mo	ode	
	1b	MST		Multi-stream mod	de	
22:18	Reserved					
==.10	Format:				MBZ	
17:16	Streams Enabled					
17.10	J. Carris Enabled					



	Γ			DP_IF	P_STATUS	
	Access:					RO
					ams (pipes, transcod	lers, ddi slices) enabled on this port
	during multistream operation. This field should be ignored in single stream mode.					
	Value Nai			Description		
		00b Zero		me	Zero streams enabled	
	01b		One		One stream enabled	
	10b		Two		Two streams enable	
	11b		Three		Three streams enab	led
15:13						I
	Format:					MBZ
12	FDI Auto T	rain D	Oone			
	Access:	Access: RO				
		This bit indicates when FDI auto-train				
	Value		Name	Description		
	0b	Not E	Done	Auto-training is not complete or not started		
	1b Done Auto-training is complete					
11:10	Reserved					
	Format: MBZ					
9:8	Payload Mapping VC2					
	Access:					RO
	This field indicates which pipe (transcoder,ddi slice) is mapped to Virtual Channel 2 during					
	multistream operation.					
	This field should be ignored if the number of streams enabled is less than three. This field should be ignored in single stream mode.					
	Value		Nar			Description
	00b	,	4		Pipe A mapped to this VC	
	01b		3		Pipe B mapped to this VC	
	10b		 C		Pipe C mapped to this VC	
	11b		Reserved		Reserved	
7:6						
7.0	Reserved Format: MBZ					
5:4	Payload Mapping VC1					
5.4		appın	g vci			RO
	L					
	This field indicates which pipe (transcoder,ddi slice) is mapped to Virtual Channel 1 during multistream operation.					
	This field should be ignored if the number of streams enabled is less than two.					



11b

Reserved

DP TP STATUS This field should be ignored in single stream mode. **Value** Name **Description** Α 00b Pipe A mapped to this VC 01b В Pipe B mapped to this VC C 10b Pipe C mapped to this VC 11b Reserved Reserved 3:2 Reserved Format: MBZ 1:0 **Payload Mapping VC0** RO Access: This field indicates which pipe (transcoder,ddi slice) is mapped to Virtual Channel 0 during multistream operation. This field should be ignored if the number of streams enabled is less than one. This field should be ignored in single stream mode. **Value** Name **Description** 00b Α Pipe A mapped to this VC 01b В Pipe B mapped to this VC C Pipe C mapped to this VC 10b

Reserved



SRD CTL

SRD CTL

Register Space:

MMIO: 0/2/0

Project:

HSW

Source:

PRM

Default Value:

0x00100001

Access:

R/W

Size (in bits):

32

Address:

64800h-64803h

Name:

SRD Control

ShortName:

SRD_CTL

Power:

Always on

Reset:

soft

SRD is tied to DDI A (EDP). SRD is also known as Panel Self Refresh (PSR).

Programming Notes

To use FBC modification tracking for idleness calculations when FBC is disabled, program FBC_CTL CPU Fence Enable bit 28, FBC_CONTROL_SA_REGISTER, FBC_CPU_FENCE_OFFSET_REGISTER,

FBC_RT_BASE_ADDR_REGISTER, and BLITTER_TRACKING_REGISTER as they are programmed when FBC is enabled.

Cursor front buffer modifications are not tracked in hardware. If the cursor front buffer is modified, touch (write without changing) any cursor register to trigger the PSR idleness tracking.

Note:	Project
Note: FBC modification tracking for PSR idleness requires additional render	DevHSW:GT0:X0,
command ring programming to add a LOAD_REGISTER_IMMEDIATE (LRI) to address	DevHSW:GT3:A,
0x50340 with data 0x0000FFFF before the LRI to 0x50380 used for FBC tracking	DevHSW:GT3:B
following render submission.	

Restriction

Restriction: Only the SRD Enable field can be changed while SRD is enabled. The other fields must not be changed while SRD is enabled.

DWord	Bit	Description
0	31	SRD Enable
		This bit enables the Self Refreshing Display function. Updates will take place at the start of the next vertical blank.
		The port will send SRD VDMs while enabled.



SRD CTL

When idleness conditions have been met for the programmed number of idle frames, hardware will enter SRD (sleep) and can disable the link and stop fetching data from memory. When activity occurs, hardware will exit SRD (wake) and re-enable the link and resume fetching data from memory.

reterming data from memory.	
Value	Name
0b	Disable
1b	Enable

Restriction

Restriction: SRD must not be enabled when the PSR Setup time from DPCD 00071h is greater than the time for vertical blank minus one line.

Restriction: SRD must not be enabled together with Interlacing or Black Frame Insertion (BFI) on the same pipe.

30:28 Reserved

Format: MBZ

27 Link Ctrl

This field controls the behavior of the link when in SRD (sleeping).

The timing generator and pixel data fetches are disabled when the link is disabled.

Only pixel data fetches are disabled when the link is in standby.

Value	Name	Description
0b	Disable	Link is disabled when in SRD (sleeping)
1b	Standby	Link is in standby when in SRD (sleeping)

Note:	Project
Note: Prior to HSW B stepping, Link standby mode is not supported. Use link disable mode instead.	DevHSW:GT0:X0, DevHSW:GT3:A
Note: Prior to HSW D stepping, FBC and SRD (PSR) link disable are not supported together. Disable one or the other.	DevHSW:GT0:X0, DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT3:C
Note: Prior to HSW D stepping, IPS and SRD (PSR) link disable are not supported together. Disable one or the other.	DevHSW:GT3:B, DevHSW:GT3:C

26:25 Reserved

24:20 | Max Sleep Time

Default Value: 00001b 1/8 second

This field is the maximum time to spend in SRD (sleeping).

It is programmed in increments of approximately 1/8 a second.

Programming all 1s gives ~3.875 seconds.

Restriction



	Restriction : Programming all 0s is invalid.				
19:13	Reserved				
	Format:		MBZ		
12	Reserved				
11	TP2 TP3 Selector This field control (waking).		r TP1 is	followed by TP2 or TP3 for training the link on exiting	
	Value	Na	me	Description	
	0b	TP2		Use TP1 followed by TP2	
	1b	TP3		Use TP1 followed by TP3	
10	Reserved				
	Format:			MBZ	
	This field select Valu 00b 01b		500us 500us	me when training the link on exiting SRD (waking). Name	
7:6	10b 11b Reserved		2.5ms Ous (Sk	ip TP2/TP3)	
7:6	10b 11b			ip TP2/TP3) MBZ	
7:6	10b 11b Reserved Format: TP1 Time This field select		Ous (Sk	MBZ en training the link on exiting SRD (waking).	
	10b 11b Reserved Format: TP1 Time This field select Va	ts the TP1 t	Ous (Sk	MBZ en training the link on exiting SRD (waking). Name	
	10b 11b Reserved Format: TP1 Time This field select Va 00b		Ous (Sk	MBZ en training the link on exiting SRD (waking). Name Ous	
	10b 11b Reserved Format: TP1 Time This field select 00b 01b		ime whe	en training the link on exiting SRD (waking). Name Ous	
	10b 11b Reserved Format: TP1 Time This field select 00b 01b 10b		ime whe	MBZ en training the link on exiting SRD (waking). Name Ous Ous Sms	
	10b 11b Reserved Format: TP1 Time This field select 00b 01b		ime whe	en training the link on exiting SRD (waking). Name Ous	
	10b 11b Reserved Format: TP1 Time This field select 00b 01b 10b		ime whe	MBZ en training the link on exiting SRD (waking). Name Ous Ous Sms	



SRD_AUX_CTL

SRD_AUX_CTL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x000300E1

Access: R/W Size (in bits): 32

Address: 64810h-64813h

Name: SRD AUX Channel Control

ShortName: SRD_AUX_CTL
Power: Always on

Reset: soft

Restriction

Restriction: This register must be programmed prior to enabling SRD and must not be changed while SRD is enabled.

SRD AUX channel transactions must not be sent while DDI A AUX is being used. SRD must be completely disabled before a DDI A AUX channel transaction can be sent.

DWord	Bit	De	escription			
0	31:28	Reserved				
	27:26	Time out timer value This field is used to determine how long to wait for receiver response before timing out.				
		Value	Name			
		00b	400us			
		01b	600us			
		10b	800us			
		11b	1600us			
	25	Reserved				
	24:20	 Message Size The value written to this field indicates the total number bytes to transmit (including the header). The value read from this field indicates the number of bytes received, including the head the last transaction transaction. Sync/Stop are not part of the message or the message size. Reads of this field will give the response message size. The read value will not be valid while Send/Busy bit 31 is asserted. 				



	SRD_AUX	_CTL					
	R	estriction					
	Restriction: Message sizes of 0 or >20 are Reads and writes are valid only when the occurred.	not allowed. done bit is set and timeout or receive error has not					
19:16	:16 Precharge Time						
	Default Value:	0011b 6us					
	Used to determine the precharge time for the Aux Channel. During this time the Aux Channel will drive the SYNC pattern. Every microsecond gives one additional SYNC pulse beyond the hard coded 26 SYNC pulses. The value is the number of microseconds times 2. Default is 3 decimal which gives 6us of precharge which is 6 extra SYNC pulses for a total of 32.						
15:12	2 Reserved						
11	Interrupt on Error Enable an interrupt when the transaction co	ompletes with a receive error or times out.					
	Value	Name					
	0b	Disable					
	1b	Enable					
10:0	2X Bit Clock divider						
	Default Value: 00	0 1110 0001b 225					
	This field is used to determine the 2X bit clock the Aux Channel logic runs on. This value divides the input clock frequency down to 2X bit clock rate. It should be programmed to get as close as possible to the ideal rate of 2MHz. The input clock is the cdclk. Default is 225 decimal which divides the default 450 MHz cdclk input clock to become 2MHz						
	bit clock.						
		estriction					
	Restriction : The default value only works w CD clock frequency is changed.	vith cdclk 450 MHz. It must be programmed if the					



SRD_AUX_DATA

SRD_AUX_DATA

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: Write/Read Status

Size (in bits): 32

Address: 64814h-64827h

Name: SRD AUX Channel Data ShortName: SRD_AUX_DATA_*

Power: Always on

Reset: soft

There are 5 instances of this register format.

Restriction

Restriction: This register must be programmed prior to enabling SRD and must not be changed while SRD is enabled.

D	Word	Bit	Description
	0	31:0	SRD AUX CH DATA
			This field contains a dword of the SRD AUX data to be transmitted in the SRD AUX message.
			The most significant byte is transmitted first.
			Reads to this register will give the response data after transaction complete.



SRD_IMR

			SRD_IMR		
Register S	Space:	MMIO: 0/2/0			
Project:		HSW			
Source:		PRM			
Default V	alue:	0x03030307			
Access:		R/W			
Size (in bi	its):	32			
Address:		64834h-64837h			
Name:		SRD Interrupt Mask			
ShortNan	ne:	SRD_IMR	SRD_IMR		
Power:		Always on	Always on		
Reset:		soft			
See the S	RD int	terrupt bit definition to find	I the source event for each interrupt bit.		
DWord	Bit		Description		
0	31:0	Interrupt Mask Bits			
		This field contains a bit ma	ask which selects which SRD events are reported int the SRD_IIR.		
	Value		Name		
	0b		Not Masked		
		1b	Masked		
		03030307h	All interrupts masked [Default]		



SRD_IIR

	SRD_IIR						
Register	Register Space: MMIO: 0/2/0						
Project:		HSW					
Source:		PRM					
Default '	Value	0x03030307					
Access:		R/WC					
Size (in I	bits):	32					
Address	:	64838h-6483Bh					
Name:		SRD Interrupt Iden	tity				
ShortNa	me:	SRD_IIR					
Power:		Always on					
Reset:		soft					
See the	SRD i	nterrupt bit definition to fir	nd the source event for each interrupt bit.				
DWord	Bit		Description				
0	31:0	SRD_IMR. Bits set in this register wil Interrupts. Bits set in this register wil '1' to the appropriate bits Value 0b 1b	rent values of the SRD interrupt bits which are unmasked by the I propagate to the SRD interrupt in the Display Engine Miscellaneous I remain set (persist) until the interrupt condition is cleared by writing a Name Condition Not Detected Condition Detected				
		03030307h	All interrupts masked [Default]				



SRD_STATUS

	SRD_STATUS							
Register	Space:	М	MIO: 0/2/0					
Project: HSW			SW					
Source:		PF	RM					
Default \	/alue:	0×	00000000					
Access:		RO)					
Size (in b	oits):	32	2					
Address:		64	1840h-64843	ßh				
Name:		SF	RD Status					
ShortNa	ne:	SF	RD_STATUS					
Power:		Al	ways on					
Reset:		SC	oft					
SRD is tie	ed to D	DI A (ED	P).					
DWord	Bit			Desc	ription			
0	31:29	SRD Sta	ite					
		Access:				RO		
				e live state of SRD				
		Value	Name	Description				
		000b	IDLE	Reset state				
		001b	SRDONACK	Wait for TG/Stream to se met	Wait for TG/Stream to send on frame of data after SRD conditions are met			
		010b	SRDENT	SRD entry				
		011b	BUFOFF	Wait for buffer turn off (transcoder EDP only)				
		100b	BUFON	Wait for buffer turn on (transcoder EDP only)				
		101b	AUXACK	Wait for AUX to acknowle	Wait for AUX to acknowledge on SRD exit (transcoder EDP only)			
		110b	SRDOFFACI	Wait for TG/Stream to acknowledge the SRD VDM exit				
		Others	Reserved	Reserved				
	28	Reserve	d					
		Format: MBZ						
	27:26	Link Status						
		Access:				RO		
		This field	d indicates t	ne live status of the link.				
		V	'alue	Name		Description		
		00b		Full Off	Link is fully o	off		



				SRD	STAT	US		
	01b		Full On			Link is full	ly on	
	10b		Standby			Link is in standby		ру
	11b		Reserved			Reserved		
25	Reserve	d						
	Format:						MBZ	
24:20	Max Sle	ep Time Co	ounter				•	
	Access:	-						RO
	This field	provides t	he live sta	tus of t	he sleep tir	ne counter	r.	
19:16	SRD Ent	ry Count						
	Access:							RO
	The cou	-	ement with	n each e				as been entered (gone to sleep). aximum count value the counter
15	Aux Erro	r						
	Access:							RO
	This field	This field indicates an error on the last SRD AUX handshake.						
	Value	Name				Descr	riptio	n
	0b	No Error	AUX had	no erro	r			
	1b	Error	AUX erro	r (receiv	e error or	timeout) o	ccure	d (transcoder EDP only)
14:13	Reserve	d						
	Format:						MBZ	
12	Sending	Aux						ı
	Access:		R			RO		
					X handshake is currently being sent.			
	Value		ame		Description			
	0b	Not Sen	ding	1	Not sending AUX handshake			
	1b	Sending		Sendir	ng AUX har	ndshake (tr	ansco	der EDP only)
11:10	Reserve	<u>d</u>						
	Format:						MBZ	
9	Sending Idle						1	
	Access:							RO
				current	ly being se	nt.		
	Value		Name		NI=4 !	- الما: سا	De	scription
	0b		ending		Not sendir			2D 1)
	1b	Sendir	ng		Sending id	ie (transco	aer El	oniy)



SRD_STATUS								
	8	Sending T	Sending TP2 TP3					
		Access:			RO			
		This field in	ndicates if TP2 or TP3	is currently being sent.				
		Value	Name	Des	cription			
		0b	Not Sending	Not sending TP2 or TP3				
		1b	Sending	Sending TP2 or TP3 (transcod	er EDP only)			
-	7:5	Reserved	Reserved					
		Format:			MBZ			
-	4	Sending TP1						
		Access:			RO			
		This field indicates if TP1 is currently being sent.						
		This field in	ndicates if TP1 is curre	ently being sent.				
		This field in Value	ndicates if TP1 is curre Name	i i	escription			
				i i	escription			
		Value	Name	D	-			
	3:0	Value 0b	Name Not Sending Sending	Not sending TP1	-			
	3:0	Value 0b 1b	Name Not Sending Sending	Not sending TP1	-			
	3:0	Value 0b 1b Idle Frame Access:	Name Not Sending Sending e Counter	Not sending TP1	EDP only)			



DDI_BUF_TRANS

DDI BUF TRANS

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

0x00000000, 0x00000000

Access: R/W Size (in bits): 640

Address: 64E00h-64E4Fh

Name: DDI A Buffer Translation ShortName: DDI_BUF_TRANS_A_*

Power: Always on Reset: global

Address: 64E60h-64EAFh

Name: DDI B Buffer Translation ShortName: DDI_BUF_TRANS_B_*

Power: Always on Reset: global

Address: 64EC0h-64F0Fh

Name: DDI C Buffer Translation ShortName: DDI_BUF_TRANS_C_*

Power: Always on Reset: global

Address: 64F20h-64F6Fh

Name: DDI D Buffer Translation ShortName: DDI_BUF_TRANS_D_*

Power: Always on Reset: global

Address: 64F80h-64FCFh

Name: DDI E Buffer Translation ShortName: DDI_BUF_TRANS_E_*

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]



DDI BUF TRANS

Power: Always on Reset: global

These registers define the DDI buffer settings required for different voltage swing and emphasis selections.

In DisplayPort or FDI mode the DDI Buffer Control register programming will select which of these registers is used to drive the buffer.

In HDMI or DVI mode the HDMI/DVI translation registers are automatically selected.

For each DDI A/B/C/D/E there are 10 instances of this 2 DWord register format.

The first 9 instances (18 Dwords) are entries 0-8 which are used for DisplayPort and FDI.

The last instance (2 Dwords) is entry 9 which is used for HDMI and DVI.

Programming Notes

The recommended values are listed below this table.

Note:	Project
Note: The read value from these registers is incorrect and should be ignored.	DevHSW:GT0:X0

Restriction

Restriction: These registers must be programmed with valid values prior to enabling DDI_BUF_CTL.

DWord	Bit	Description		
0	31:0	Sel0 Trans 1		
		Format:	DDI Buffer Translation 1 Format	
1	31:0	Sel0 Trans 2		
		Format:	DDI Buffer Translation 2 Format	
2	31:0	Sel1 Trans 1		
		Format:	DDI Buffer Translation 1 Format	
3	31:0	Sel1 Trans 2		
		Format:	DDI Buffer Translation 2 Format	
4	31:0	Sel2 Trans 1		
		Format:	DDI Buffer Translation 1 Format	
5	31:0	Sel2 Trans 2		
		Format:	DDI Buffer Translation 2 Format	
6	31:0	Sel3 Trans 1		
		Format:	DDI Buffer Translation 1 Format	
7	31:0	Sel3 Trans 2		
		Format:	DDI Buffer Translation 2 Format	
8	31:0	Sel4 Trans 1		



		DD	I_BUF_TRANS	
		Format:	DDI Buffer Translation 1 Format	
9	31:0	Sel4 Trans 2		
		Format:	DDI Buffer Translation 2 Format	
10	31:0	Sel5 Trans 1		
		Format:	DDI Buffer Translation 1 Format	
11	31:0	Sel5 Trans 2		
		Format:	DDI Buffer Translation 2 Format	
12	31:0	Sel6 Trans 1		
		Format:	DDI Buffer Translation 1 Format	
13	31:0	Sel6 Trans 2		
		Format:	DDI Buffer Translation 2 Format	
14	31:0	Sel7 Trans 1		
		Format:	DDI Buffer Translation 1 Format	
15	31:0	Sel7 Trans 2		
		Format:	DDI Buffer Translation 2 Format	
16	31:0	Sel8 Trans 1		
		Format:	DDI Buffer Translation 1 Format	
17	31:0	Sel8 Trans 2		
		Format:	DDI Buffer Translation 2 Format	
18	31:0	Sel9 HDMI DVI Trans 1		
		Format:	DDI Buffer Translation 1 Format	
19	31:0	Sel9 HDMI DVI	Trans 2	
		Format:	DDI Buffer Translation 2 Format	



AUD_CONFIG

	AUD_CONFIG					
Register	Space:	N	иміо: 0/2/0			
Project:		F	ISW			
Source:	Source: PRM					
Default \	/alue:	0	x00000000			
Access:		R	k/W			
Size (in b	its):	3	2			
Address:		6	5000h-65003h	1		
Name:		Δ	udio Configur	ation Transcoder A		
ShortNa	ne:	Δ	UD_TCA_CON	FIG		
Power:		O	ff/on			
Reset:		S	oft			
Address:		6	5100h-65103h	1		
Name:		Δ	udio Configur	ation Transcoder B		
ShortNa	ne:	Δ	UD_TCB_CON	FIG		
Power:		O	ff/on			
Reset:		S	oft			
Address:		6	5200h-65203h	1		
Name:		Δ	udio Configur	ation Transcoder C		
ShortNa	ne:	Δ	UD_TCC_CON	FIG		
Power:		O	ff/on			
Reset:		S	oft			
_		_	the audio out	•		
	one in	stance o	of this register	per transcoder A/B/C.		
DWord	Bit			Description		
0						
	29		e Index			
	Valu		Name	Description		
	0b		HDMI [Default]	N value read on bits 27:20 and 15:4 reflects HDMI N value. Bits 27:20 and 15:4 are programmable to any N value. Default h7FA6.		
	15.4 are programmable to any N value. Default 177 Ac. 1b DisplayPort N value read on bits 27:20 and 15:4 reflects DisplayPort N value. Set t bit to 1 before programming N value register. When this bit is set to 27:20 and 15:4 will reflect the current N value. Default is h8000.					
	28	N prog	ramming ena	ble		



AUD CONFIG

This bit enables programming of N values for non-CEA modes. Please note that the transcoder to which audio is attached must be disabled when changing this field.

27:20 Upper N value

These are bits [19:12] of programmable N values for non-CEA modes. Bit 29 of this register must also be written in order to enable programming. Please note that the transcoder to which audio is attached must be disabled when changing this field.

See bit 29 description for default values.

19:16 Pixel Clock HDMI

This is the target frequency of the CEA/HDMI video mode to which the audio stream is added. This value is used for generating N_CTS packets.

This refers to only HDMI Pixel clock and does not refer to DisplayPort Link clock. DisplayPort Link clock does not require this programming.

Note: The transcoder on which audio is attached must be disabled when changing this field.

Value	Name	Description
0b	[Default]	
0000b	25.2 / 1.001 MHz	25.2 / 1.001 MHz
0001b	25.2 MHz	25.2 MHz (Program this value for pixel clocks not listed in this field)
0010b	27 MHz	27 MHz
0011b	27 * 1.001 MHz	27 * 1.001 MHz
0100b	54 MHz	54 MHz
0101b	54 * 1.001 MHz	54 * 1.001 MHz
0110b	74.25 / 1.001 MHz	74.25 / 1.001 MHz
0111b	74.25 MHz	74.25 MHz
1000b	148.5 / 1.001 MHz	148.5 / 1.001 MHz
1001b	148.5 MHz	148.5 MHz
Others	Reserved	Reserved

15:4 Lower N value

These are bits [11:0] of programmable N values for non-CEA modes. Bit 29 of this register must also be written in order to enable programming. Please note that the transcoder to which audio is attached must be disabled when changing this field.

See bit 29 description for default values

3 Reserved

2:0 Reserved



AUD_MISC_CTRL

AUD_MISC_CTRL						
Register Sp	ace	: MMIO: 0/2/0				
Project:		HSW				
Source:		PRM				
Default Valu	ue:	0x00000044				
Access:		R/W				
Size (in bits	5):	32				
Address:		65010h-65013h				
Name:		Audio Converter 1 Misc Control				
ShortName	9:	AUD_C1_MISC_CTRL				
Power:		off/on				
Reset:		soft				
Address:		65110h-65113h				
Name:		Audio Converter 2 Misc Control				
ShortName	9:	AUD_C2_MISC_CTRL				
Power:		off/on				
Reset:		soft				
Address:		65210h-65213h				
Name:		Audio Converter 3 Misc Control				
ShortName	e:	AUD_C3_MISC_CTRL				
Power:		off/on				
Reset:		soft				
There is one	e in	stance of this register per audio converter 1/2/3.				
DWord Bi	it	Description				
0 31	L:9	Reserved				
		Format: MBZ				
8	3	Reserved				
7:	:4	4 Output Delay				
	Default Value: 0100b					
	The number of samples between when the sample is received from the HD Audio link and what appears as an analog signal at the pin.					
		appears as an analog signal at the pin.				
3	3	Reserved				
		Format: MBZ				



AUD MISC CTRL Sample Fabrication EN bit R/W Access: This bit indicates whether internal fabrication of audio samples is enabled during a link underrun. Value **Name Description** 0b Disable Audio fabrication disabled 1b Enable [Default] Audio fabrication enabled **Pro Allowed** Access: R/W By default, the audio device is configured to consumer mode and does not allow the mode to be changed to professional mode by an HD Audio verb. When Pro is allowed by setting this configuration bit, the HD Audio codec allows a verb to set the device into professional mode. Note: Setting this configuration bit does not change the default Pro bit value to be 1. Pro must be set to 1 through the normal process, using a verb. **Value** Name **Description** 0b Consumer [Default] Consumer use only Professional use allowed 1b Professional 0 Reserved Format: MBZ



AUD_VID_DID

AUD_VID_DID

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x80862807

Access: RO Size (in bits): 32

Address: 65020h-65023h

Name: Audio Vendor ID / Device ID Read Only

ShortName: AUD_VID_DID_RO

Power: off/on Reset: soft

These values are returned from the device as the Vendor ID/ Device ID response to a Get Root Node command.

DWord	Bit	Description					
0	31:16	Vendor ID					
		Default Value: 8086h					
		Used to identify the codec within the PnP system. This field is hardwired within the device.					
	15:0	Device ID	Device ID				
		Default Value: 2807h Haswell					
		Constant used to identify the codec within the PnP system. This field is set by the device hardware.					



AUD_RID

		AUD_RID	
Register Space:		MMIO: 0/2/0	
Project:		HSW	
Source:		PRM	
Default Value:		0x00100000	
Access:		RO	
Size (in bits):		32	
Address:		65024h-65027h	
Name:		Audio Revision ID Read Only	
ShortName:		AUD_RID_RO	
Power:		off/on	
Reset:		soft	
These va	alues ar	e returned from the device as the Revision ID response	to a Get Root Node command.
DWord	Bit	Description	
0	31:24	Reserved	
	23:20	Major Revision	
		Default Value:	1h
		The major revision number (left of the decimal) of the HD Audio Spec to which the codec is fully compliant. This field is hardwired within the device.	
	19:16	Minor Revision	
		Default Value:	0h
		The minor revision number (rights of the decimal) or dot number of the HD Audio Spec to which the codec is fully compliant. This field is hardwired within the device.	
	15:8	Revision ID	
		Default Value:	00h
		The vendor revision number for this given Device ID. This field is hardwired within the device.	
	7:0	Stepping ID	
		Default Value:	00h
		An optional vendor stepping number within the given This field is hardwired within the device.	Revision ID.



AUD_M_CTS_ENABLE

				AUD_M_CTS_ENABLE				
Register	Space:	: N	иміо: 0/2/0					
Project:			HSW					
Source:			PRM					
Default \	/alue:	C	000000000					
Access:		F	R/W					
Size (in b	oits):	3	32					
Address:		6	5028h-6502E	Bh				
Name:		A	udio M and	CTS Programming Enable Transcoder A				
ShortNa	me:	A	NUD_TCA_M_	CTS_ENABLE				
Power:		C	off/on					
Reset:		S	oft					
Address:		6	5128h-6512E	Bh				
Name:		A	Audio M and CTS Programming Enable Transcoder B					
ShortNa	me:	A	UD_TCB_M_0	CTS_ENABLE				
Power:		C	off/on					
Reset:		S	oft					
Address:		6	65228h-6522Bh					
Name:		A	Audio M and CTS Programming Enable Transcoder C					
ShortNa	me:	A	AUD_TCC_M_CTS_ENABLE					
Power:		C	off/on					
Reset:		S	oft					
There is	one ins	stance o	f this register	per transcoder A/B/C.				
DWord	Bit			Description				
0	31:22	Reserv	ed					
	21	CTS M	TS M value Index					
Value		Value	Name	Description				
		0b CTS CTS value read on bits 19:0 reflects CTS value. Bit 19:0 is program any CTS value. default is 0		CTS value read on bits 19:0 reflects CTS value. Bit 19:0 is programmable to any CTS value. default is 0				
		1b	M value read on bits 19:0 reflects DisplayPort M value. Set this bit to 1 before programming M value register. When this is set to 1 19:0 will reflect the current M value					
	20		CTS or M pi					
		When s	et will enable	e CTS or M programming.				



AUD_M_CTS_ENABLE

19:0 CTS programming

These are bits [19:0] of programmable CTS values for non-CEA modes. Bit 21 of this register must also be written in order to enable programming. Please note that the transcoder to which audio is attached must be disabled when changing this field.



AUD_PWRST

AUD_PWRST

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x0FFFFFF

Access: RO Size (in bits): 32

Address: 6504Ch-6504Fh

Name: Audio Power State Read Only

ShortName: AUD_PWRST_RO

Power: off/on Reset: soft

These values are returned from the device as the Power State response to a Get Audio Function Group command.

COMMINATION	and.						
DWord	Bit	Description					
0	31:28	Reserved					
	27:26	Func Grp Dev PwrSt	: Curr				
		Format:	Audio Power State Format				
	ce current power state						
	25:24	Func Grp Dev PwrSt	Set				
		Format:	Audio Power State Format				
		Function Group Device power state that was set					
	23:22	Converter3 Widget PwrSt Curr					
		Format:	Audio Power State Format				
		Converor3 Widget current power state					
	21:20	Converter3 Widget	PwrSt Req				
		Format:	Audio Power State Format				
		Converor3 Widget power state that was requested by audio software					
	19:18	Convertor2 Widget	PwrSt Curr				
		Format:	Audio Power State Format				
		Converor2 Widget current power state					



	<u> </u>	AUD_PWRST			
17:16	Convertor2 Widget PwrSt Req				
17.10	Format:	Audio Power State Format			
		get power state that was requested by audio software			
15:14	Convertor1 Wid	Iget PwrSt Curr			
	Format:	Audio Power State Format			
	Converter1 Widg	get current power state			
13:12	Convertor1 Wid	lget PwrSt Req			
	Format:	Audio Power State Format			
	Converter1 Widg	get power state that was requested by audio software			
11:10	PinD Widget PwrSt Curr				
	Format:	Audio Power State Format			
	PinD Widget current power stateFor DP MST this represents Device3 power state				
9:8	PinD Widget PwrSt Set				
	Format:	Audio Power State Format			
	PinD Widget pov	wer state that was setFor DP MST this represents Device3 power state			
7:6	PinC Widget PwrSt Curr				
	Format:	Audio Power State Format			
	PinC Widget current power stateFor DP MST this represents Device2 power state				
5:4	PinC Widget PwrSt Set				
	Format:	Audio Power State Format			
	PinC Widget power state that was setFor DP MST this represents Device2 power state				
3:2	PinB Widget Pv	vrSt Curr			
	Format:	Audio Power State Format			
	PinB Widget curi	rent power stateFor DP MST this represents Device1 power state			
1:0	PinB Widget Pv	vrSt Set			
	Format:	Audio Power State Format			
	PinB Widget power state that was setFor DP MST this represents Device1 power state				



AUD EDID DATA

AUD EDID DATA

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 65050h-65053h

Name: Audio EDID Data Block Transcoder A

ShortName: AUD_TCA_EDID_DATA

Power: off/on Reset: soft

Address: 65150h-65153h

Name: Audio EDID Data Block Transcoder B

ShortName: AUD_TCB_EDID_DATA

Power: off/on Reset: soft

Address: 65250h-65253h

Name: Audio EDID Data Block Transcoder C

ShortName: AUD_TCC_EDID_DATA

Power: off/on Reset: soft

These registers contain the HDMI/DP data block from the EDID. The graphics driver reads the EDID and writes the structure to these registers. The vendor specific data block may be longer than 8 bytes, but the driver must not write more than 48 bytes to the buffer. The EDID format is Version 3 within the CEA-861B specification. The HDMI/DP Vendor Specific Data Block is described in version 1.1 of the HDMI specification.

These values are returned from the device as the HDMI/DP Vendor Specific Data Block response to a Get HDMI/DP Widget command.

Writing sequence: Video software sets ELD invalid, and sets the ELD access address to 0, or to the desired DWORD to be written.

Video software writes ELD data 1 DWORD at a time. The ELD access address autoincrements with each DWORD write, wrapping around to address 0 when the max buffer address size of 0xF has been reached. Please note that software must write an entire DWORD at a time.

Please note that the audio driver checks the valid bit with each byte read of the ELD. This means that the video driver can unilaterally write ELD irrespective of audio driver ELD read status.

Reading sequence: Video software sets the ELD access address to 0, or to the desired DWORD to be read.



AUD_EDID_DATA

Video software reads ELD data 1 DWORD at a time. The ELD access address autoincrements with each DWORD read, wrapping around to address 0 when the max buffer address size of 0xF has been reached. There is one instance of this register per transcoder A/B/C.

DWord	Bit	Description			
0	31:0	DID Data Block			
		lease note that the contents of this buffer are not cleared when ELD is disabled. The			
		ontents of this buffer are cleared during FLR.			



AUD INFOFR

AUD INFOFR

Register Space:

MMIO: 0/2/0

Project:

HSW

Source:

PRM

Default Value:

0x00000000

Access:

RO 32

Size (in bits):

65054h-65057h

Address: Name:

Audio Widget Data Island Packet Transcoder A

ShortName:

AUD_TCA_INFOFR

Power:

off/on soft

Reset:

65154h-65157h

Address: Name:

Audio Widget Data Island Packet Transcoder B

ShortName:

AUD_TCB_INFOFR

Power:

off/on

Reset:

soft

Address:

65254h-65257h

Name:

Audio Widget Data Island Packet Transcoder C

ShortName:

AUD TCC INFOFR

Power:

off/on

Reset:

soft

When the IF type or dword index is not valid, the contents of the DIP will return all 0s. These values are programmed by the audio driver in an HDMI/DP Widget Set command. They are returned one byte at a time from the device on the HD audio bus as the HDMI/DP DIP response to a Get HDMI/DP Widget command. To fetch a specific byte, the audio driver should send an HDMI/DP Widget HDMI/DP DIP Index Pointer Set command to set the index, then fetch the indexed byte using the HDMI/DP DIP get.

Video software reads DIP data 1 DWORD at a time. The DIP access address auto increments with each DWORD write, wrapping around to address 0 when the max buffer address size of 0xF has been reached. There is one instance of this register per transcoder A/B/C.

DWord	Bit	Description
0	31:0	Data Island Packet Data
		This reflects the contents of the DIP indexed by the DIP access address. The contents of this
		buffer are cleared during function reset or HD audio link reset.



AUD PIN PIPE CONN ENTRY LNGTH

AUD_PIN_PIPE_CONN_ENTRY_LNGTH

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000001

Access: RO Size (in bits): 32

Address: 650A8h-650ABh

Name: Audio Connection List Entry and Length Transcoder A

ShortName: AUD_TCA_PIN_PIPE_CONN_ENTRY_LNGTH_RO

Power: off/on Reset: soft

Address: 651A8h-651ABh

Name: Audio Connection List Entry and Length Transcoder B

ShortName: AUD_TCB_PIN_PIPE_CONN_ENTRY_LNGTH_RO

Power: off/on Reset: soft

Address: 652A8h-652ABh

Name: Audio Connection List Entry and Length Transcoder C

ShortName: AUD_TCC_PIN_PIPE_CONN_ENTRY_LNGTH_RO

Power: off/on Reset: soft

These values are returned from the device as the Connection List Length response to a Get Pin Widget command or Get Device Widget command if DP MST.

There is one instance of this register per transcoder A/B/C.

DWord	Bit	Description					
0	31:16	Reserved					
	15:8	Connection List Entry Connection to Convertor Widget Node 0x03					
	7	Long Form This bit indicates whether the items in the connection list are long form or short form. This bit is hardwired to 0 (items in connection list are short form)					
	6:0	Connection List Length					
		Default Value:	0000001b				



AUD_PIN_PIPE_CONN_ENTRY_LNGTH

This field indicates the number of items in the connection list. If this field is 2, there is only one hardwired input possible, which is read from the Connection List, and there is no Connection Select Control.



AUD_PIPE_CONN_SEL_CTRL

AUD_PIPE_CONN_SEL_CTRL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00030303

Access: RO Size (in bits): 32

Address: 650ACh-650AFh

Name: Audio Pipe Connection Select Control ShortName: AUD_PIN_PIPE_CONN_SEL_CTRL_RO

Power: off/on Reset: soft

These values are returned from the device as the Connection List Length response to a Get Pin Widget command or Get Device Widget command for DP MST.

DWord	Bit	Description					
0	31:24	Reserved					
	23:16	Connection select Control D					
		Default Value: 03h					
		Connection Index Currently Set [Default 0x00], Port D Widget is set	Connection Index Currently Set [Default 0x00], Port D Widget is set to 0x02				
	15:8	Connection select Control C					
		Default Value: 03h					
		Connection Index Currently Set [Default 0x00], Port C Widget is set to 0x01					
	7:0	Connection select Control B					
		Default Value:	03h				
		Connection Index Currently Set [Default 0x00], Port B Widget is set to	to 0x00				



AUD_DIP_ELD_CTRL_ST

			AUD_DIP_ELD_CTRL_ST	•					
Register	Space:	MMIO: 0/2/0							
Project:	Project: HSW								
Source: PRM									
Default \	Default Value: 0x00005400								
Access:		R/W							
Size (in l	oits):	32							
Address	:	650B4h-65	50B7h						
Name:		Audio DIP	and ELD Status Transcoder A						
ShortNa	me:	AUD_TCA_	DIP_ELD_CTRL_ST						
Power:		off/on							
Reset:		soft							
Address	: 651B4h-651B7h								
Name:		Audio DIP	and ELD Status Transcoder B						
ShortNa	me:	AUD_TCB_	DIP_ELD_CTRL_ST						
Power:		off/on							
Reset:		soft							
Address	:	652B4h-65	652B4h-652B7h						
Name:		Audio Con	Audio Control State for DIP and ELD Transcoder C						
ShortNa	me:	AUD_TCC_	AUD_TCC_DIP_ELD_CTRL_ST						
Power:		off/on							
Reset:		soft							
There is	one ins	stance of this regi	ster per transcoder A/B/C.						
DWord	Bit		Description						
0	31	Reserved							
		Format:	N	ИВZ					
	30:29	DIP Port Select	DIP Port Select						
	Access: RO								
	This read-only bit reflects which port is used to transmit the DIP data. This can only change whe DIP is disabled. If one or more audio-related DIP packets is enabled and audio is enabled on a								
			e bits will reflect the digital port to which au						
		•	s is the device select/pipe select.						
		Value	Name	Description					
		00b	Reserved [Default]	Reserved					



			Αl	JD_DIP_ELD_CTRL_S	Г	
	01b	D	gital I	Port B	Digital Port B	
	10b Digital P			Port C	Digital Port C	
	11b	Di	gital I	Port D	Digital Port D	
28:25	Reserve	d			·	
	Format				MBZ	
24:21	DIP typ	e enable st	atus			
	Access:				RO	
	vblank p	eriods, the	DIP is	•	while the port is enabled. Within 2 itted. Disabling a DIP type results in etting reflects a disabled DIP.	
	Value	Nam	e	Des	cription	
	0000b	[Defaul	t]			
	XXX0b	Disable		Audio DIP disabled		
	XXX1b	Enable		Audio DIP enabled		
	XX0Xb	Disable		Generic 1 (ACP) DIP disabled		
	XX1Xb	Enable		Generic 1 (ACP) DIP enabled		
	X0XXb	Disable		Generic 2 DIP disabled		
	X1XXb	Enable		Generic 2 DIP enabled, can be used by ISRC1 or ISRC2		
	1XXXb	Reserve	d	Reserved		
20:18	This field are used	l as an inde	x to th	read of different DIPs, and during r neir respective DIP or ELD buffers. eturn all 0s.	read or write of ELD data. These bits When the index is not valid, the	
	Value	Name		Description		
	0000b	[Default]				
	000b	Audio	Audi	o DIP (31 bytes of address space, 3	31 bytes of data)	
	001b	Gen 1	Gene data)		bytes of address space, 31 bytes of	
	010b	Gen 2	Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 by data)			
	011b	Gen 3	Gene data)	· · · · · · · · · · · · · · · · · · ·	1 bytes of address space, 31 bytes of	
	Others	Reserved	Rese	rved		
17:16	DIP tran	nsmission f	reque	ency		
	Access:				RO	
				•	DIP buffer type designated in bits in the first DW of the DIP is written.	



		AUD_D	DIP_ELD_CTRL_S	Т				
		When read, this value reflects the DIP transmission frequency for the DIP buffer designated in bits 20:18.						
	Value	Name		Description				
	00b	Disable [Default]	Disabled					
	01b	Reserved	Reserved					
	10b	Send Once	Send Once					
	11b	Best Effort	Best effort (Send at lea	ast every other vsync)				
15	Reserved	1						
	Format:			MBZ				
14:1	ELD buffer size							
	Default \	/alue:	10101b					
	Access:		RO					
	This field reflects the size of the ELD buffer in DWORDs (84 Bytes of ELD)							
9:5	Selects th	ELD access address Selects the DWORD address for access to the ELD buffer (84 bytes). The value wraps back to zero when incremented past the max addressing value 0x1F. This field change takes effect immediately after being written. The read value indicates the current access address.						
4	4 ELD ACK Acknowledgement from the audio driver that ELD read has been completed							
3:0	3:0 DIP access address Selects the DWORD address for access to the DIP buffers. The value wraps back to zero incremented past the max addressing value of 0xF. This field change takes effect immed after being written. The read value indicates the current access address.							



AUD PIN ELD CP VLD

AUD_PIN_ELD_CP_VLD

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000 [HSW]

Access: R/W Size (in bits): 32

Address: 650C0h-650C3h

Name: Audio Pin ELD and CP Ready Status

ShortName: AUD_PIN_ELD_CP_VLD

Power: off/on Reset: soft

This register is used for handshaking between the audio and video drivers for interrupt management. [DevHSW-X0] For each port, ELD and content protection readiness is sent by the display software to the audio software via an unsolicited response when the ELD or CP ready bit is set. Display software sets these bits as part of enabling the respective audio-enabled digital port. These bits are port based (TranscoderA was portB, TranscoderB was portC and TranscoderC was portD in HSW X0).

[DevHSW-A0+] For each transcoder, ELD and content protection readiness is sent by the display software to the audio software via an unsolicited response when the ELD or CP ready bit is set. Display software sets these bits as part of enabling the respective audio-enabled digital device/transcoder. To support DP MST, these bits are transcoder based and harfware will use it appropriately to send the status to the audio driver using device widgets. Both HDMI and DP1.1 will also be transcoder based as shown below.

wiagets.	Donn	TOTAL AND ALLE WIN 4130 BE TRAINEGACT BUSECU AS SHOWN BELOW.							
DWord	Bit	Description							
0	31:12	Reserved	Reserved						
	11	Reserved							
		Project:			Dev	HSW:GT0:X0			
	11								
		Project:		DevHSW, EX	CLUD	DE(DevHSW:GT0:X)			
		Inactive: When this bit is set, a digital display sink device has been attached but not streaming audio. This bit is not defined for HSW-X0.							
		Value		Name		Description			
		0b	Disable	[Default]		Device is active for streaming audio data			
					1b	Enable			Device is connected but not active
	10	Audio Output EnableD							
		Project:			DevHSW:GT0:X0				
		This bit dir	This bit directs audio to this port. When enabled and audio data is available, the audio data will						



AUD_PIN_ELD_CP_VLD

be combined with the video data and sent over this port. The audio unit uses the status of this bit to indicate presence of the HDMI/DP output to the audio driver. This bit is pipe based for DP MST and represents Device3

Value	Name	Description
0b	Disable [Default]	No Audio output
1b	Valid	Audio is enabled

10 Audio Output EnableC

Project: DevHSW, EXCLUDE(DevHSW:GT0:X)

This bit directs audio to the device connected to this transcoder. When enabled along with Inactive set to 0and audio data is available, the audio data will be combined with the video data and sent over this transcoder. The audio unit uses the status of this bit to indicate presence of the HDMI/DP output to the audio driver.

Value	Name	Description
0b	Disable [Default]	No Audio output
1b	Valid	Audio is enabled

Note:

Note: Whenever audio PD bit is turned ON any pipe (which can be found out from the AUD_PIN_ELD_CP_VLD register 0x650C0), program 0x46508 register bit 14 to 1.

9 **CP ReadyD**

Project: DevHSW:GT0:X0

This R/W bit reflects the state of CP request from the audio unit. When an audio CP request has been serviced, it must be reset to 1 by the video software to indicate that the CP request has been serviced.

This is port based in HSW-X0.

Value	Name	Description
0b	Pending or Not Ready [Default]	CP request pending or not ready to receive requests
1b	Ready	CP request ready

9 **CP ReadyC**

Project: DevHSW, EXCLUDE(DevHSW:GT0:X)

This R/W bit reflects the state of CP request from the audio unit. When an audio CP request has been serviced, it must be reset to 1 by the video software to indicate that the CP request has been serviced. This is transcoder based on HSW-A0+

Value	Name	Description
0b	Pending or Not Ready [Default]	CP request pending or not ready to receive requests
1b	Ready	CP request ready

8 **ELD validD**

Project: DevHSW:GT0:X0

This R/W bit reflects the state of the ELD data written to the ELD RAM. After writing the ELD data,



AUD PIN ELD CP VLD

the video software must set this bit to 1 to indicate that the ELD data is valid. At audio codec initialization, or on a hotplug event, this bit is set to 0 by the video software. This bit is reflected in the audio pin complex widget as the ELD valid status bit.

This is port based in HSW-X0.

Value	Name	Description
0b	Invalid [Default]	ELD data invalid (default, when writing ELD data, set 0 by software)
1b	Valid	ELD data valid (Set by video software only)

8 **ELD validC**

Project: DevHSW, EXCLUDE(DevHSW:GT0:X)

This R/W bit reflects the state of the ELD data written to the ELD RAM. After writing the ELD data, the video software must set this bit to 1 to indicate that the ELD data is valid. At audio codec initialization, or on a hotplug event, this bit is set to 0 by the video software. This bit is reflected in the audio pin complex widget as the ELD valid status bit. This is transcoder based on HSW-A0+

Value	Name	Description
0b	Invalid [Default]	ELD data invalid (default, when writing ELD data, set 0 by software)
1b	Valid	ELD data valid (Set by video software only)

7 **Reserved**

Project: DevHSW:GT0:X0

7 Audio InactiveB

Project: DevHSW, EXCLUDE(DevHSW:GT0:X)

Inactive: When this bit is set, a digital display sink device has been attached but not active for streaming audio.

Value	Name	Description
0b	Disable [Default]	Device is active for streaming audio data
1b	Enable	Device is connected but not active

6 Audio Output EnableC

Project: DevHSW:GT0:X0

This bit directs audio to this port. When enabled and audio data is available, the audio data will be combined with the video data and sent over this port. The audio unit uses the status of this bit to indicate presence of the HDMI/DP output to the audio driver. This bit is pipe based for DP MST and represents Device2. This is port based on HSW-X0.

Value	Name	Description
0b	Disable [Default]	No audio output
1b	Enable	Audio is enabled

6 Audio Output EnableB

Project: DevHSW, EXCLUDE(DevHSW:GT0:X)

This bit directs audio to the device connected to this transcoder. When enabled along with Inactive set to 0 and audio data is available, the audio data will be combined with the video data



AUD PIN ELD CP VLD and sent over this transcoder. The audio unit uses the status of this bit to indicate presence of the HDMI/DP output to the audio driver. This is transcoder based on HSW-A0+. Value **Description** 0b Disable [Default] No audio output 1b Enable Audio is enabled Note: Note: Whenever audio PD bit is turned ON any pipe (which can be found out from the AUD_PIN_ELD_CP_VLD register 0x650C0), program 0x46508 register bit 14 to 1. 5 CP ReadyC Project: DevHSW:GT0:X0 See CP_ReadyD description. Value Name **Description** 0b Not Ready [Default] CP request pending or not ready to receive requests 1b CP request ready **CP ReadyB** Project: DevHSW, EXCLUDE(DevHSW:GT0:X) See CP_ReadyD description. Value Name **Description** 0bNot Ready [Default] CP request pending or not ready to receive requests 1b Ready CP request ready **ELD validC** DevHSW:GT0:X0 Project: See ELD validD descripion. Value **Name Description** 0b Invalid [Default] ELD data invalid (default, when writing ELD data, set 0 by software) 1b Valid ELD data valid (Set by video software only) **ELD validB** Project: DevHSW, EXCLUDE(DevHSW:GT0:X) See ELD validD descripion.

	Value	lue Name		Description	
0b Invalid [Default] ELD data invalid (default, when writing		data invalid (default, when writing ELD data, set 0 by software)			
	1b	Valid	ELD o	data valid (Set by video software only)	
3	Reserved				
	Project:			DevHSW:GT0:X0	
3	Audio InactiveA				
	Project	oject: DevHSW, EXCLUE		CLUDE(DevHSW:GT0:X)	



AUD PIN ELD CP VLD

Inactive: When this bit is set, a digital display sink device has been attached but not active for streaming audio.

Value	Name	Description
0b	Disable [Default]	Device is active for streaming audio data
1b	Enable	Device is connected but not active

2 Audio Output EnableB

Project: DevHSW:GT0:X0

This bit directs audio to this port. When enabled and audio data is available, the audio data will be combined with the video data and sent over this port. The audio unit uses the status of this bit to indicate presence of the HDMI/DP output to the audio driver. This bit is pipe based for DP MST and represents Device1. This is port based for HSW-X0.

Value	Name	Description
0b	Disable [Default]	No audio output
1b	Enable	Audio is enabled

2 Audio Output EnableA

Project: DevHSW, EXCLUDE(DevHSW:GT0:X)

This bit directs audio to the device connected to this transcoder. When enabled along with Inactive set to 0 and audio data is available, the audio data will be combined with the video data and sent over this transcoder. The audio unit uses the status of this bit to indicate presence of the HDMI/DP output to the audio driver. This is transcoder based for HSW-A0+

Value	Name	Description
0b	Disable [Default]	No audio output
1b	Enable	Audio is enabled

Note:

Note: Whenever audio PD bit is turned ON any pipe (which can be found out from the AUD PIN ELD CP VLD register 0x650C0), program 0x46508 register bit 14 to 1.

1 CP ReadyB

Project: DevHSW:GT0:X0

See CP_ReadyD description.

Value	Name	Description
0b	Not Ready [Default]	CP request pending or not ready to receive requests
1b	Ready	CP request ready

1 CP ReadyA

Project: DevHSW, EXCLUDE(DevHSW:GT0:X)

See CP_ReadyD description.

Value	Name	Description	
0b	Not Ready [Default]	CP request pending or not ready to receive requests	



AUD_PIN_ELD_CP_VLD					
	1b	Ready			CP request ready
0	ELD val	idB			
	Project	:			DevHSW:GT0:X0
	See ELD	_validD de	scripion	•	
	Value	Nam	ne e		Description
	0b Invalid		efault]	ELD c	data invalid (default, when writing ELD data, set 0 by software)
	1b	Lb Valid		ELD c	data valid (Set by video software only)
0 ELD validA					
	Project	:	DevHS	W, EXC	CLUDE(DevHSW:GT0:X)
See ELD_validD descripion.					
	Value	Nam	ie		Description
	0b	Invalid [De	efault]	ELD c	data invalid (default, when writing ELD data, set 0 by software)
	1b	Valid		ELD c	lata valid (Set by video software only)



GTC_CPU_CTL

GTC_CPU_CTL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x0000010E

Access: R/W Size (in bits): 32

Address: 67000h-67003h

Name: Global Time Code CPU Control

ShortName: GTC_CPU_CTL

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Note:	Project
Note: GTC registers must not be read or written.	DevHSW:GT0:X0

DWord	Bit	Description			
0	31	GTC CPU Slave Enable This bit enables the slave GTC. When enabled, the slave uses periodic GTC messages received from PCH over CSYNC to update its GTC value. If this bit is set but the PCH GTC controller is disabled, the slave GTC runs independently with no forced synchronization to PCH GTC controller.			
		Value	Name		
		0b	Disable		
		1b	Enable		
		Restriction			
		Restriction : The DDA M/N settings must be programmed to valid values before enabling this bit.			
	30:29	Reserved			
	28	Reserved			
	27:25	Reserved			
	24	Maintenance Phase Enable This bit is used to transition from lock acquisition to lock maintenance phase. The CPU GTC slave can generate an interrupt every time it receives a GTC update message from the PCH.			



GTC CPU CTL

Check for lock status by reading the slave lock field in the GTC_CPU_MISC register.

Set this bit to 1b after making the determination that lock requirement has been satisfied.

If it is determined that CPU GTC slave is no longer locked while in maintenance mode, clear this bit and attempt to achieve lock again.

ore arra arramp	t to define ve fock agains	
Value	Name	Description
0b	Lock	Lock acquisition phase
1b	Maintain	Lock maintenance phase

Programming Notes

Maintenance interval for sending GTC updates is 11ms instead of 10ms.

23:21 Reserved

20:11 Reserved

10:1 | Reference Clock Freq

Default Value: 1 0000 111b 135

This field is used to indicate the frequency of the reference clock used by the GTC slave and aux decoder.

Hardware uses this value to divide down the GTC reference clock as needed to implement 1MHz aux signaling frequency.

The input clock is the non-SSC reference. The frequency can be found in the FUSE_STRAP3 register.

0 Reserved



GTC_CPU_MISC

GTC_CPU_MISC

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00400000

Access: R/W Size (in bits): 32

Address: 67004h-67007h

Name: Global Time Code CPU Miscellaneous

ShortName: GTC_CPU_MISC

registers.

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Power: off/on Reset: soft

Note:	Project
Note: GTC registers must not be read or written.	DevHSW:GT0:X0

DWord	Bit		Description			
0	31:24 Reserved					
	23:22	CPU GT	C Lock Compare V	alue		
			This field programs the threshold used to determine whether to set the lock status bit following			
		compari	son between the sla	ave and master GTC values.		
		Value	Name	Description		
		00b	30ns	Difference between master/slave is less than 30ns		
		01b	50ns [Default]	Difference between master/slave is less than 50ns (default)		
		10b	100ns	Difference between master/slave is less than 100ns		
		11b	200ns	Difference between master/slave is less than 200ns		
	21:16	Reserve	d			
	15:6	Reserved				
	5:0	Update	pdate Message Delay			
		This field	l is the absolute de	lay in nanoseconds between the GTC aux sync point event in PCH and		
		the corresponding sync point seen by the CPU GTC slave.				
It represents the delay between the GTC values in PCH and CPU due to fixed propagation of GTC update message.						

It is not factored directly in the CPU slave GTC update computation or reflected in the GTC local



GTC_CPU_DDA_M

23:0 **GTC DDA M**

reference clock.

	GTC_CPU_DDA_M					
Register Space: MMIO: 0/2/		MMIO: 0/2/0				
Project:		HSW				
Source:		PRM				
Default \	/alue:	0x00000000				
Access:		R/W				
Size (in b	oits):	32				
Address: 67010h-67013h						
Name:		Global Time Code CPU DDA M Value				
ShortNa	me:	GTC_CPU_DDA_M	GTC_CPU_DDA_M			
Valid Pro	jects:	[DevHSW, EXCLUDE(DevHSW:GT0:X0)]	[DevHSW, EXCLUDE(DevHSW:GT0:X0)]			
Power:		off/on				
Reset:		soft				
	Note: Project					
Note: GTC registers must not be read or written. DevHSW:GT0:X0		DevHSW:GT0:X0				
DWord	Bit	Description				
0	31:24	1:24 Reserved				

This field is the M value of the GTC DDA. The ratio of M to N programmed depends on the GTC

The DDA programmed values are related by the following formula: 1/(accumulator increment)=Reference Clock * DDA_M / DDA_N.



GTC_CPU_DDA_N

GTC_CPU_DDA_N

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000 [HSW:GT1.5,HSW:GT2,HSW:GT3:A,HSW:GT3E,HSW:ULT2,HSW:ULT3]

Access: R/W Size (in bits): 32

Address: 67014h-67017h

Name: Global Time Code CPU DDA N Value

ShortName: GTC_CPU_DDA_N

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Note:	Project
Note: GTC registers must not be read or written.	DevHSW:GT0:X0

DWord	Bit		Description		
0	31:26	GTC Accum Inc			
		Project:		DevHSW:GT3:A	
		Format:		U5.1	
		This field is	s the GTC accumulator i	increment value in nanoseconds each time the DDA trips.	
		It is progr	ammed in 5.1 fixed poi	nt binary format where the LSB represents 0.5ns increment.	
	24.04				
	31:24	GTC Accui	m Inc		
		Project:	DevHSW, EXCLUDE(D	evHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)	
		Format:	U7.1		
		This field is	s the GTC accumulator i	ncrement value in nanoseconds each time the DDA trips.	
		It is progr	ammed in 7.1 fixed poi	nt binary format where the LSB represents 0.5ns increment.	
	25:24	Reserved			
		Project:		DevHSW:GT3:A	
	23:0	GTC DDA	N		
		This field is the N value of the GTC DDA.			
The ratio of M to N progr				depends on the GTC reference clock and should not result in	
		any accumulation error in any 10ms interval period.			
The DDA programmed values are related by the				related by the following formula: 1/(accumulator	
		increment)=Reference Clock * DDA M / DDA N.			



GTC_CPU_LIVE

GTC_CPU_LIVE

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 67020h-67023h

Name: Global Time Code CPU Live Value

ShortName: GTC_CPU_LIVE

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Note:	Project
Note: GTC registers must not be read or written.	DevHSW:GT0:X0

DWord	Bit	Description
0	31:0	GTC CPU Live
		This field contains the live current value of the GTC. It is inactive when the CPU GTC function is
		disabled. It does not reflect the message update delay adjustment.



GTC_CPU_REMOTE_CURR

GTC_CPU_REMOTE_CURR

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 67024h-67027h

Name: Global Time Code CPU Remote Current Value

ShortName: GTC_CPU_REMOTE_CURR

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Note:	Project
Note: GTC registers must not be read or written.	DevHSW:GT0:X0

Dword	Bit	Description
0	31:0	GTC Remote Current Value
		This field contains the last PCH GTC value received via the GTC update message. It represents the value of the (remote) PCH GTC at the Aux sync point at time of transmission of the message over CSYNC.
		The PCH GTC controller sends periodic updates of its GTC value to the CPU GTC slave.



GTC_CPU_LOCAL_CURR

GTC_CPU_LOCAL_CURR

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 67028h-6702Bh

Name: Global Time Code CPU Local Current Value

ShortName: GTC_CPU_LOCAL_CURR

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Note:	Project
Note: GTC registers must not be read or written.	DevHSW:GT0:X0

DWord	Bit	Description	
0	31:0	GTC Local Current Value	
		This field contains the last CPU GTC value sampled at the Aux sync point of the GTC update	
		message received from PCH GTC controller.	



GTC_CPU_REMOTE_PREV

GTC_CPU_REMOTE_PREV

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 6702Ch-6702Fh

Name: Global Time Code CPU Remote Previous Value

ShortName: GTC_CPU_REMOTE_PREV

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Note:	Project
Note: GTC registers must not be read or written.	DevHSW:GT0:X0

DWord	Bit	Description	
0	31:0	GTC Remote Previous Value	
		This field contains the second to last PCH GTC value received via the GTC update message.	
		It represents the value of the (remote) PCH GTC at the Aux sync point at time of transmission of	
		the message over CSYNC.	
		The PCH GTC controller sends periodic updates of its GTC value to the CPU GTC slave.	



GTC_CPU_LOCAL_PREV

GTC_CPU_LOCAL_PREV

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 67030h-67033h

Name: Global Time Code CPU Local Previous Value

ShortName: GTC_CPU_LOCAL_PREV

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Note:	Project
Note: GTC registers must not be read or written.	DevHSW:GT0:X0

DWord	Bit	Description	
0	31:0	GTC Local Previous Value	
		This field contains the second to last CPU GTC value sampled at the Aux sync point of the GTC	
		update message received from PCH GTC controller.	



GTC_CPU_IMR

GTC_CPU_IMR

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x000000F

Access: R/W Size (in bits): 32

Address: 67054h-67057h

Name: Global Time Code CPU Interrupt Mask

ShortName: GTC_CPU_IMR

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Power: off/on Reset: soft

See the GTC CPU interrupt bit definition table to find the source event for each interrupt bit.

Note:	Project
Note: GTC registers must not be read or written.	DevHSW:GT0:X0
DW and Bit	Annaniusia a

Dword	Bit	Description	
0	31:0	Interrupt Mask Bits This field contains a bit mask which selects which GTC CPU events are reported int the GTC CPU IIR.	
		Value	Name
		0b	Not Masked
		1b	Masked
		00000000Fh	All interrupts masked [Default]



GTC_CPU_IIR

GTC_CPU_IIR

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: R/WC
Size (in bits): 32

Address: 67058h-6705Bh

Name: Global Time Code CPU Interrupt Identity

ShortName: GTC_CPU_IIR

Valid Projects: [DevHSW, EXCLUDE(DevHSW:GT0:X0)]

Power: off/on Reset: soft

See the GTC CPU interrupt bit definition to find the source event for each interrupt bit.

Note:	Project
Note: GTC registers must not be read or written.	DevHSW:GT0:X0

DWord	Bit	Description		
0	31:0	Interrupt Identity Bits		
		This field holds the persistent values of the GTC CPU interrupt bits which are unmasked by the		
		GTC_CPU_IMR.	GTC_CPU_IMR.	
		Bits set in this register	Bits set in this register will propagate to the GTC_CPU interrupt in the Display Engine	
		Miscellaneous Interrupts.		
		Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a		
		'1' to the appropriate bits.		
		Value Name		
		0b Condition Not Detected		
		1b Condition Detected		



PF_PWR_GATE

PF_PWR_GATE

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank after armed

Update Point:

Double Buffer Armed Write to PF_WIN_SZ

By:

Address: 68060h-68063h

Name: PF 0 Power Gate Control

ShortName: PF_PWR_GATE_0

Power: off/on Reset: soft

Address: 68860h-68863h

Name: PF 1 Power Gate Control

ShortName: PF_PWR_GATE_1

Power: off/on Reset: soft

Address: 69060h-69063h

Name: PF 2 Power Gate Control

ShortName: PF_PWR_GATE_2

Power: off/on Reset: soft

Bit

DWord

0	31	Reserved			
	30:5	Reserved			
		Format:	MBZ		
	4:3	Settling Time			
		Time for RAMs in a given filter group to settle after they are powered up.			
		Value	Name	Description	
		00b	32 cdclks	80ns	
	4:3	Format: Settling Time Time for RAMs in a g	Name	are powered up. Description	

Description



PF_PWR_GATE				
		01b	64 cdclks	160ns
		10b	96 cdclks	240ns
		11b	128 cdcclks	320ns
	2	2 Reserved		
		Format:		MBZ
	1:0	SLPEN Delay		
		Delay between sleep enables of individual banks of RAMs.		
		Value	Name	Description
		00b	8 cdclks	20ns
		01b	16 cdclks	40ns
		10b	24 cdclks	60ns
		11b	32 cdclks	80ns



PF_WIN_POS

PF_WIN_POS

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank after armed

Update Point:

Double Buffer Armed Write to PF_WIN_SZ

By:

Address: 68070h-68073h

Name: PF 0 Window Position

ShortName: PF_WIN_POS_0

Power: off/on Reset: soft

Address: 68870h-68873h

Name: PF 1 Window Position

ShortName: PF_WIN_POS_1

Power: off/on Reset: soft

Address: 69070h-69073h

Name: PF 2 Window Position

ShortName: PF_WIN_POS_2

DWord	Bit	Description		
0	31:29	Reserved		
		Format:	MBZ	
	28:16	XPOS The V coordinate in pivels of the upper left most pivel of the panel fitted display window		
		The X coordinate in pixels of the upper left most pixel of the panel fitted display window. Restriction Restriction: The X position must not be programmed to be 1 (28:16=0 0000 0000 0001b). Reserved		
	15:12			



PF_WIN_POS				
		Format:	MBZ	
	11:0	YPOS The Y coordinate in lines of the upper left most pixel of the Restriction	e panel fitter display window.	
		Restriction : LSB must be zero for interlaced modes.		



PF_WIN_SZ

PF_WIN_SZ

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank

Update Point:

Address: 68074h-68077h Name: PF 0 Window Size

ShortName: PF_WIN_SZ_0

Power: off/on Reset: soft

Address: 68874h-68877h
Name: PF 1 Window Size
ShortName: PF_WIN_SZ_1

Power: off/on Reset: soft

Address: 69074h-69077h
Name: PF 2 Window Size
ShortName: PF_WIN_SZ_2

Power: off/on Reset: soft

Coordinates are determined with a value of (0,0) being the upper left corner of the display device (rotation does not affect this).

Writes to this register arm PF registers on this pipe.

DWord	Bit	Description		
0	31:29	Reserved		
		Format:	MBZ	
	28:16	XSIZE		
		The horizontal size in pixels of the desired panel fitted window.		
	15:12	Reserved		
		Format:	MBZ	



PF_WIN_SZ						
	11:0	YSIZE				
		The vertical size in pixels of the desired panel fitted window.				
		Restriction				
		Restriction : LSB must be zero for interlaced modes.				



PF_CTRL

PF CTRL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank after armed

Update Point:

Double Buffer Armed Write to PF_WIN_SZ

By:

Address: 68080h-68083h
Name: PF 0 Control
ShortName: PF_CTRL_0
Power: off/on
Reset: soft

Address: 68880h-68883h
Name: PF 1 Control
ShortName: PF_CTRL_1

Power: off/on Reset: soft

Address: 69080h-69083h
Name: PF 2 Control
ShortName: PF_CTRL_2

Power: off/on Reset: soft

There are three panel fitters:

Panel fitter 0 is always 7x5 filter capable.

Panel fitter 1 defaults to 3x3 filter capable. It can be changed to 7x5 filter capable if Panel fitter 2 is disabled and PF1 7x5 Reconfig Enable is selected.

Panel fitter 2 is always 3x3 filter capable.

Any of the three panel fitters can be assigned to any pipe.

A 3x3 capable filter can support pipe horizontal source sizes less than or equal to 2048 pixels.

A 7x5 capable filter can support pipe horizontal source sizes of less than or equal to 4096 pixels. When the pipe



PF CTRL

horizontal source size is greater than 2048 pixels, the filter will automatically switch to a 3x3 filter mode.

It is recommended to use a 7x5 capable filter for best image quality with interlaced display.

Restriction

Restriction: A 3x3 capable filter must not be enabled when the pipe horizontal source size is greater than 2048 pixels.

A 7x5 capable filter must not be enabled when the pipe horizontal source size is greater than 4096 pixels.

The panel fitter can not be enabled while the display power well is powered down.

Down scaling is only supported up to 1.125 (pipe source size / panel fitter window size) in each direction.

When using panel fitter down scaling (pipe source size is larger than panel fitter window size) the maximum supported pixel rate will be reduced by the down scale amount and the watermark for planes on the same pipe has to increase by the down scale amount.

<u> </u>								
DWord	Bit	Description						
0	31	Enable Pipe Scaler						
		Va	Name					
		0b		Disable				
		1b		Enable				
				Note:				
		_	•		pe to an enabled pipe, change Pipe			
		Select first to move the enable it.	Select first to move the panel fitter to the enabled pipe before changing Enable Pipe Scaler to					
	30:29	Pipe Select						
		This bit determines wh		anel fitter				
		Value	Name		Description			
		00b	Pipe A		Pipe A			
		01b	Pipe B		Pipe B			
		10b	Pipe C		Pipe C			
		11b	Reserved		Reserved			
			Restriction					
		Restriction : Do not enable and connect more than one panel fitter to a pipe.						
	28	Reserved						
	27	Reserved						
	26:25	Reserved						
	24:23	FILTER SELECT						



	PF_CTRL						
		Selects filter coefficients. The medium coefficients will provide an unfiltered image when the scale factor is 1:1.					
			Value			Name	
		00b, 01b			Medium		
		10b			Edge Enhance		
		11b			Edge Soften		
	22	PF1 7x5 Reconfig Enable This field enables panel fitter 1 to reconfigure to be 7x5 filter capable. This can only be enabled while panel fitter 2 is completely disabled. This field only applies to panel fitter 1.					
		Value	Name		Des	cription	
		0b	Disable	Disable panel f	itter 1 reconfigurati	on to 7x5 capable	
		1b	Enable	Enable panel fi	tter 1 reconfiguratio	on to 7x5 capable	
	21	Reserved					
	20	Reserved					
19	9:18	Reserved					
		Format:				MBZ	
	17 Reserved						
1	L6:0	Reserved					
		Format:				MBZ	



DISPIO_CR_TX_BMU_CR4

			DISPIO_CR_TX_BMU_CR4	1			
Register Sp	Register Space:		MMIO: 0/2/0				
Project: HSW							
Source: PRM							
Default Val	ue:	0x00000	000				
Access:		R/W					
Size (in bits	s):	32					
Address:		6C01Ch-	-6C01Fh				
Name:		Display I	O TXBMU CR4				
ShortName	2:	DISPIO_0	CR_TX_BMU_CR4				
DWord	Bit		Description				
0	31:26	Reserved					
		Format:		MBZ			
	25	tx_icomp_ovrd_en Load ICOMP override: EDP port.					
		Value	Name				
		0b	0b allow bits 30:0 to updated with msg channel value on a write				
		1b allow bits 30:0 to be updated with status on a write					
	24	tx_icomp_ovrd_en_edp2 Load ICOMP override: EDP+ port.					
		Value	Name				
		0b	allow bits 30:0 to updated with msg channel v	value on a write			
		1b	allow bits 30:0 to be updated with status on a	write			
	5:0	tx_icomp_rd_ovrd_12 TX ICOMP RD/OVRD - Lane 12					



PIPE_MSA_MISC

PIPE_MSA_MISC

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Double Buffer Start of vertical blank

Update Point:

Address: 60410h-60413h

Name: Pipe A MSA Misc ShortName: PIPE_MSA_MISC_A

Power: off/on Reset: soft

Address: 61410h-61413h

Name: Pipe B MSA Misc

ShortName: PIPE MSA MISC B

Power: off/on Reset: soft

Address: 62410h-62413h

Name: Pipe C MSA Misc

ShortName: PIPE_MSA_MISC_C

Power: off/on Reset: soft

Address: 6F410h-6F413h

Name: Pipe EDP MSA Misc

ShortName: PIPE_MSA_MISC_EDP

Power: Always on

Reset: soft

There is one instance of this register per each transcoder A/B/C/EDP.

This register selects what value will be sent in the DisplayPort Main Stream Attribute (MSA) Miscellaneous (MISC) fields.

The MSA MISC fields are mostly used to indicate the color encoding format and need to be programmed to indicate color space, bits per color, etc.



		PIPE_MSA_MISC							
	Programming Notes								
See the	Displa	yPort specification for the details on what to program in these fields.							
DWord	Bit	Description							
0	31:16	MSA Unused This field selects the value that will be sent in the DisplayPort MSA unused fields. Programming Notes This should be usually programmed with all 0s.							
	15:8	MSA MISC1 This field selects the value that will be sent in the DisplayPort MSA MISC1 field.							
	7:0	MSA MISCO This field selects the value that will be sent in the DisplayPort MSA MISCO field. Restriction Restriction: Before enabling DisplayPort, bit 0 should always be set to 1 to indicate link clock							
		and stream clock are synchronous.							



PIPE_SCANLINE

	PI	PE_SCANLINE
Register Space:	MMIO: 0/2/0	
Project:	HSW	
Source:	PRM	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	70000h-70003h	
Name:	Pipe A Scan Line	
ShortName:	PIPE_SCANLINE_A	
Power:	Always on	
Reset:	soft	
Address:	71000h-71003h	
Name:	Pipe B Scan Line	
ShortName:	PIPE_SCANLINE_B	
Power:	off/on	
Reset:	soft	
Address:	72000h-72003h	
Name:	Pipe C Scan Line	
ShortName:	PIPE_SCANLINE_C	
Power:	off/on	
Reset:	soft	

This register enables the read back of the pipe vertical line counter.

The value increments at the leading edge of HSYNC.

The value resets to line zero at the first active line of the display.

In interlaced display timings, the scan line counter provides the current line in the field. One field can have a total number of lines that is one greater than the other field.

DWord	Bit	Description					
0	31	Current Field	Current Field				
		This is an indication	on of the current d	isplay field.			
		Value Name Description					
		0b	0b Odd First field (odd field)				
		1b	Even	Second field (even field)			
	30:13	Reserved					



PIPE SCANLINE

12:0 Line Counter for Display

This is an indication of the current display scan line.

Programming Notes

The line count value is from the display output timing generator, representing the scan line currently being output to a receiver.

Due to buffering within the display engine, the line being fetched (read) from the frame buffer is not directly linked to the line being output. It is possible for the fetched line to be hundreds of lines ahead of the timing generator output line.



PIPE SCANLINECOMP

PIPE SCANLINECOMP

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000 [HSW]

Access: R/W Size (in bits): 32

Address: 70004h-70007h

Name: Pipe A Scan Line Compare ShortName: PIPE_SCANLINECOMP_A

Power: Always on

Reset: soft

Address: 71004h-71007h

Name: Pipe B Scan Line Compare ShortName: PIPE_SCANLINECOMP_B

Power: off/on Reset: soft

Address: 72004h-72007h

Name: Pipe C Scan Line Compare ShortName: PIPE_SCANLINECOMP_C

Power: off/on Reset: soft

This register is used to initiate a display scan line compare.

This MMIO driven scan line compare can not be used at the same time as the command streamer driven scan line compare on the same pipe.

When this register is written with the Initiate Compare bit set to 1b, the Display Engine (DE) will start comparing the display pipe or primary plane (selectable) current scan line value (current scan line) with the start scan line value (current scan line >= start scan line) and the end scan line value (current scan line <= end scan line) to decide if the pipe scan line is inside or outside the scan line window of interest.

DE will wait until the current scan line is either outside (Inclusive mode) or inside (Exclusive mode) the scan line window, then trigger a scan line event and stop any further comparing.

The scan line event can cause display to send a scan line compare response to the command streamer, (used for releasing a MI_WAIT_FOR_EVENT on scan line window), if unmasked in the DERRMR mask register 0x44050. The scan line event can also cause display to generate a scan line compare interrupt, if the interrupt registers are



PIPE SCANLINECOMP

configured for that.

The value programmed should be the desired value - 1, so for scan line 0, the value programmed is vertical total, and for scan line 1, the value programmed is 0.

The programmable range can include the vertical blank.

In interlaced display timings, the current scan line is the current line of the current interlaced field.

Either MMIO or a MI_LOAD_REGISTER_IMM command can be used to unmask the scan line render response 0x44050. That can be done anytime before programming this register.

There is one instance of this register format per each pipe A/B/C.

Restriction

Restriction: A new scan line compare must not be started until after the previous compare has finished. The end scan line value must be greater than or equal to the start scan line value.

When using LRI care must be taken to follow all the programming rules for LRI targetting the display engine.

DWord	Bit	Description					
0	31	Initiate Compare This field initiates the scan line compare. When this register is written with this bit set to 1b, the display comparison cycle, trigger a scan line event, then stop comparing		r is writter	ne compare. n with this bit set to 1b, the display engine will do one complete scan line event, then stop comparing. Name Do nothing		
		Restriction Restriction: Do not write this register again until after any previous scan line compare has completed.					
	30	Inclusive Exclusive Select This field selects whether the scan line compare is done in inclusive mode, where display triggers the scan line event when outside the scan line window, or inclusive mode, where display triggers when inside the window.					
		Value	Name		Description		
		0b	Exclusive	Exclusive	mode: trigger scan line event when inside the scan line window		
_		1b	Inclusive Inclusive mode: trigger scan line event when outside the scan line window				
	29	Project: DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A) This field selects whether the scan line compare is done using the pipe timing generator sc					
		counter or the primary plane scanline counter. The pipe timing generator counts the scanlines being output from display. The primary plane counts the scanlines being fetched from the frame buffer.					



			PIPE	SCANLINECOMP	
	Value Name			Description	
	0b	Timing ger	nerator	Use the scanline count from the pipe timing generator	
	1b	Primary pla	ane	Use the scanline count from the primary plane	
				Programming Notes	
Due to buffering within the display engine, the line being fetched from the frame buffer in directly linked to the line being output. It is possible for the fetched line to be hundreds ahead of the timing generator output line. The primary plane scanline count more closely represents what data is currently being fetched by the primary plane.			ng output. It is possible for the fetched line to be hundreds of line or output line. The primary plane scanline count more closely		
29	Reserved				
	Project: De		DevHSW:	evHSW:GT0:X0, DevHSW:GT3:A	
28:16		Start Scan Line This field specifies the starting scan line number of the scan line window.			
15		Response D		n Ition to send the scan line event render response to.	
	Valu		me	Description	
	0b	CS	Se	end scan line event response to CS	
	1b	BCS	Se	end scan line event response to BCS	
14:13	Reserved				
12:0	End Scan Line				

This field specifies the ending scan line number of the scan line window.



PIPE_CONF

		PIPE_CONF				
Register	Space:	MMIO: 0/2/0				
Project:		HSW				
Source:		PRM				
Default V	/alue:	0x00000000				
Access:		Double Buffered				
Size (in b	its):	32				
Double B Update P		Start of vertical blank OR pipe disabled				
Address:		70008h-7000Bh				
Name:		Pipe A Configuration				
ShortNar	ne:	PIPE_CONF_A				
Power:		off/on				
Reset: soft						
Address:		71008h-7100Bh				
Name:		Pipe B Configuration				
ShortName:		PIPE_CONF_B				
Power:		off/on				
Reset: so		soft				
Address: 72008h-7200Bh		72008h-7200Bh				
Name:		Pipe C Configuration				
ShortNar	ne:	PIPE_CONF_C				
Power:		off/on				
Reset:		soft				
Address:		7F008h-7F00Bh				
Name:		Pipe EDP Configuration				
ShortName: PIPE_CONF_EDP		PIPE_CONF_EDP				
Power: Always on						
Reset: soft						
There is o	one in	stance of this register format per each pipe timing generator A/B/C/EDP.				
DWord	Bit	Description				
0	31	Pipe Enable Setting this bit to the value of one, turns on this pipe. Turning the pipe off disables the timing generator and synchronization pulses to the display will				



PIPE CONF

not be maintained.

Enabling the pipe may be internally delayed for one frame while the display data buffers are reconfigured.

eomgarea.						
Value	Name					
0b	Disable					
1b	Enable					

Restriction

Restriction: Pipe timing registers must contain valid values before this bit is enabled.

30 **Pipe State**

Access: RO

This read only bit indicates the actual state of the pipe.

Value	Name
0b	Disabled
1b	Enabled

29:23 Reserved

22:21 Interlaced Mode

These bits control the pipe interlaced mode.

Value	Name	Description	
00b	PF-PD	Progressive Fetch with Progressive Display	
01b	PF-ID	Progressive Fetch with Interlaced Display	
11b	IF-ID	Interlaced Fetch with Interlaced Display	
Others	Reserved	Reserved	

Restriction

Restriction: VGA display modes do not work while in interlaced fetch modes.

Progressive Fetch with Interlaced Display requires 7x5 capable panel fitter to be enabled and a horizontal source size of less than or equal to 2048 pixels.

20 Refresh Rate Switch

This bit switches display to an alternate refresh rate used for low power.

Link and data M/N 1 values are used for normal settings, M/N 2 values for low power settings.

Value	Name
0b	Normal
1b	Low Power

Restriction

Restriction: Refresh rate switching is only supported on pipe EDP.

19:16 Reserved



PIPE CONF

15:14 Display Rotation Info

This field indicates to internal KVMR screen capture that the display has been rotated through software or hardware rotation.

Select the closest value if the rotation is not an exact multiple of 90 degrees.

Hardware rotation of the display output is controlled through the plane control registers, not through this field.

Value	Name	Description	
00b	None	No rotation on this pipe	
01b	90	90 degree rotation on this pipe	
10b	180	180 degree rotation on this pipe	
11b	270	270 degree rotation on this pipe	

Restriction

Restriction: This field must be programmed in order for internal KVMR screen capture to work correctly when display is rotated by software or hardware.

13:12 Reserved

Format: MBZ

11 Pipe output color space select

This field indicates the output color space.

This field affects the values of the pipe border and some capture functions.

This field does not affect the planes, pipe CSC, or ports.

Value	Name
0b	RGB
1b	YUV

Restriction

Restriction: This field must be set to match the color space that will be output from the pipe CSC or output from the planes if they pipe CSC is bypassed.

10 xvYCC Color Range Limit

This field limits the color range of the port outputs to 1 to 254 for 8-bit components, 4 to 1019 for 10bit components, and 16 to 4079 for 12-bit components.

Values outside of the range will be clamped to fit within the range.

Value	Name	Description
0b	Full	Do not limit the range
1b	Limit	Limit range

9:5 **Reserved**

Format: MBZ

4 Dithering enable

This field enables dithering.



PIPE_CONF				
		Value		Name
	0b		Disable	
	1b		Enable	
3:2	Dithering type This field selects the dithering type.			
	Value	Name		Description
	00b	Spatial	Spatial	
	01b	ST1	Spatio-Ten	nporal 1
	10b	ST2	Spatio-Ten	nporal 2
	11b	Temporal	Temporal	
1:0	Reserved			
	Format:			MBZ



PIPE_FRMCNT

		PIPE_FRMCNT	
Register	Space	e: MMIO: 0/2/0	
Project:		HSW	
Source:		PRM	
Default \	Value:	0x0000000	
Access:		RO	
Size (in l	oits):	32	
Address		70040h-70043h	
Name:		Pipe A Frame Count	
ShortNa	me:	PIPE_FRMCNT_A	
Power:		Always on	
Reset:		soft	
Address		71040h-71043h	
Name:		Pipe B Frame Count	
ShortNa	hortName: PIPE_FRMCNT_B		
Power:		off/on	
Reset:	Reset: soft		
Address		72040h-72043h	
Name:		Pipe C Frame Count	
ShortName: PIPE_FRMCNT_C		PIPE_FRMCNT_C	
Power: off/on		off/on	
Reset: soft			
There is	one ir	stance of this register format per each set of display planes A/B/C.	
DWord	Bit	Description	
0	31:0	Pipe Frame Counter	
		Provides read back of the display pipe frame counter.	
		This counter increments on every start of vertical blank and rolls over back to 0 after (2^32)-1 frames.	
		marries.	



PIPE_FLIPCNT

		PIPE_FLIPCNT	
Register	Space	e: MMIO: 0/2/0	
Project: HSW		HSW	
Source:	Source: PRM		
Default \	/alue:	0x00000000	
Access:		RO	
Size (in b	oits):	32	
Address:		70044h-70047h	
Name:		Pipe A Flip Count	
ShortNa	me:	PIPE_FLIPCNT_A	
Power:		Always on	
Reset:		soft	
Address:		71044h-71047h	
Name:		Pipe B Flip Count	
ShortNa	me:	PIPE_FLIPCNT_B	
Power:		off/on	
Reset:	t: soft		
Address:		72044h-72047h	
Name:		Pipe C Flip Count	
ShortNa	me:	PIPE_FLIPCNT_C	
Power:		off/on	
Reset:		soft	
There is	one ir	nstance of this register format per each set of display planes A/B/C.	
DWord	Bit	Description	
0	31:0	Pipe Flip Counter	
		This field provides read back of the display pipe flip counter.	
		The counter increments on the start of each flip to the primary plane of this pipe.	
	The start of flip is when the plane surface address is updated, not when the flip completes.		
The flip can be through command streamer asynchronous and synchronous flips or MMIO			
to the primary plane surface address.		It rolls over back to 0 after (2^32)-1 flips.	
		It folls over back to 0 diter (232)-1 lilps.	



${\bf PIPE_FRMTMSTMP}$

		PIPE_FRMTMSTMP		
Register Spa	ace:	MMIO: 0/2/0		
Project:		HSW		
Source:		PRM		
Default Valu	ie:	0x00000000		
Access:		R/W		
Size (in bits)	:	32		
Address:		70048h-7004Bh		
Name:		Pipe A Frame Time Stamp		
ShortName:		PIPE_FRMTMSTMP_A		
Power:		Always on		
Reset:		soft		
Address:		71048h-7104Bh		
Name:		Pipe B Frame Time Stamp		
ShortName: PIPE_FRMTMSTMP_B		PIPE_FRMTMSTMP_B		
Power: off/on		off/on		
Reset: soft		soft		
Address:		72048h-7204Bh		
Name:		Pipe C Frame Time Stamp		
ShortName:		PIPE_FRMTMSTMP_C		
Power:		off/on		
Reset:		soft		
There is one	instand	te of this register format per each set of display planes A/B/C.		
DWord	Bit	Description		
0	31:0	Pipe Frame Time Stamp This field provides read back of the display pipe frame time stamp. The time stamp value is sampled at every start of vertical blank. The TIMESTAMP_CTR register has the current time stamp value.		



PIPE_FLIPTMSTMP

		PIPE_FLIPTMSTMP		
Register	Space	MMIO: 0/2/0		
Project:		HSW		
Source:		PRM		
Default \	/alue:	0x0000000		
Access:		R/W		
Size (in b	oits):	32		
Address:		7004Ch-7004Fh		
Name:		Pipe A Flip Time Stamp		
ShortNa	me:	PIPE_FLIPTMSTMP_A		
Power:		Always on		
Reset:		soft		
Address:		7104Ch-7104Fh		
Name:		Pipe B Flip Time Stamp		
ShortNa	me:	PIPE_FLIPTMSTMP_B		
Power:				
Reset:		soft		
Address:		7204Ch-7204Fh		
Name:		Pipe C Flip Time Stamp		
ShortNa	me:	PIPE_FLIPTMSTMP_C		
Power:		off/on		
Reset:		soft		
There is	one ir	nstance of this register format per each set of display planes A/B/C.		
DWord	Bit	Description		
0	31:0	e Flip Time Stamp		
		This field provides read back of the display pipe flip time stamp.		
		The time stamp value is sampled on the start of each flip to the primary plane of this pipe.		
	The start of flip is when the plane surface address is updated, not when the flip completes.			
	The flip can be through command streamer asynchronous and synchronous flips or MMIO write to the primary plane surface address.			
	The TIMESTAMP_CTR register has the current time stamp value.			



CUR_CTL

CUR_CTL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to CUR_BASE or cursor not enabled

By:

Address: 70080h-70083h
Name: Cursor A Control
ShortName: CUR_CTL_A

Power: Always on

Reset: soft

Address: 71080h-71083h
Name: Cursor B Control
ShortName: CUR_CTL_B

Power: off/on Reset: soft

Address: 72080h-72083h
Name: Cursor C Control
ShortName: CUR_CTL_C
Power: off/on

Power: off/on Reset: soft

The cursor is enabled by programming a valid cursor mode in the cursor mode select fields.

The cursor is disabled by programming all 0s in the cursor mode select fields.

DWord	Bit	Description		
0	31:27	Reserved		
		Gamma Enable		
		This bit enables pipe gamma correction for the cursor pixel data. In VGA pop-up operation, the cursor data will always bypass gamma.		
		Value Name		



CUR_CTL					
	0b Disable			Disable	
	1b				Enable
25	Reserve	ed			
24	-	C Enable			
	This bit	enables p		-	for the cursor pixel data.
	01		Value	1	Name
	0b				Disable
	1b				Enable
	Reserve				
15	In addit	de causes	ting thi		ated 180 degrees. ition must be adjusted to match the physical
		Value			Name
	0b			No rotation	
	1b			180 degree rotatio	n
				R	estriction
	Restriction: Only 32 bits per pixel cursors can be rotated. This field must be zero when the cursor format is 2 bits per pixel.				
14	Trickle	Feed Ena	ble		
			Value	•	Name
	0b				Enable
	1b				Disable
				R	estriction
	Restrict	ion : Do r	ot prog	ram this field to 1b	
13:12	Reserve	ed			
11:10	10 Force Alpha Plane Select This field selects which planes the cursor alpha value will be forced for. It is used together wit the Force Alpha Value field.			ha value will be forced for. It is used together with	
	Value	Name			Description
	00b	Disable	Disable alpha forcing		
01b Sprite Enable alpha forcing where cursor overlaps sprite pixels				e cursor overlaps sprite pixels	
	10b	Primary	Enable	alpha forcing where	e cursor overlaps primary pixels
	11b	Both	Enable	alpha forcing where	e cursor overlaps either sprite or primary pixels.
9:8	Force Alpha Value				



CUR_CTL

This field controls the behavior of cursor when alpha blending onto certain plane pixels. It is used together with the Force Alpha Plane Select field.

Value	Name	·	Description
00b	Disable	Cursor pixels alpha blend normally over any plane.	
01b	50	Cursor pixels with alpha $>$ = 50% are made fully opaque where they overlap the selected plane(s). Cursor pixels with alpha $<$ 50% are made fully transparent where they overlap the selected plane(s).	
10b	75	•	ha >= 75% are made fully opaque where they overlap the sor pixels with alpha < 75% are made fully transparent the selected plane(s).
sele		•	ha = 100% are made fully opaque where they overlap the sor pixels with alpha < 100% are made fully transparent se selected plane(s).

Restriction

Restriction: Force Alpha is only for use with ARGB cursor formats.

7:6 **Reserved**

5:0 **Cursor Mode Select**

This field selects the cursor mode.

Cursor is disabled when the selection is 000000b and enabled when the selection is any other value.

The cursor vertical size can be overriden by the size reduction mode.

Value	Name	Description
000000b	Disable	Cursor is disabled
000010b	128x128 32bpp AND/INV	128x128 32bpp AND/INVERT
000011b	256x256 32bpp AND/INV	256x256 32bpp AND/INVERT
000100b	64x64 2bpp 3-color	64x64 2bpp Indexed 3-color and transparency
000101b	64x64 2bpp 2-color	64x64 2bpp Indexed AND/XOR 2-color
000110b	64x64 2bpp 4-color	64x64 2bpp Indexed 4-color
000111b	64x64 32bpp AND/INV	64x64 32bpp AND/INVERT
100010b	128x128 32bpp ARGB	128x128 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)
100011b	256x256 32bpp ARGB	256x256 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)
100100b	64x64 32bpp AND/XOR	64x64 32bpp AND/XOR
100101b	128x128 32bpp AND/XOR	128x128 32bpp AND/XOR
100110b	256x256 32bpp AND/XOR	256x256 32bpp AND/XOR
100111b	64x64 32bpp ARGB	64x64 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)
Others	Reserved	Reserved



CUR CTL

Programming Notes

INVERT, XOR, and alpha blends may not look as expected when the plane underlying the cursor is YUV or extended range RGB.

Out of range RGB values will be clamped prior to alpha blending, INVERT, or XOR with cursor. It is recommended to use Force Alpha when cursor is alpha blending onto an plane of a different color space or extended gamut.

The AND/INVERT format uses the most significant byte (MSB) to control the color.

If MSB is 0xFF: Cursor is opaque. Show cursor color from three least significant bytes.

If MSB is 0x00: Cursor is transparent. Three least significant bytes must be zero.

If MSB is not 0x00 or 0xFF: Cursor inverts the color of the surface underneath.

The AND/XOR format uses the most significant byte (MSB) to control the color.

If MSB is 0xFF: Cursor is opaque. Show cursor color from three least significant bytes.

If MSB is 0x00: Cursor is transparent. Three least significant bytes must be zero.

If MSB is not 0x00 or 0xFF: The three least significant bytes are XOR'd with the color of the surface underneath.

Note:	Project
Note: When RC6 and package C-states >= C3 are enabled, register	DevHSW:GT0:X0,
45280h bits 2:0 must be set to 111b the entire time that all display	DevHSW:GT3:A,
planes are disabled. That setting will impact power when planes are	DevHSW:GT3:B
enabled, so the recommended sequence is to add programming to	
write register 45280h bits 2:0 = 111b just prior to disabling the last	
display plane, and write register 45280h bits 2:0 = 000b one vertical	
blank after the first display plane is enabled.	
First and last display plane refer to the entire set of planes, primary	
A/B/C, sprite A/B/C, and cursor A/B/C.	
Note: Register 45280h bits 2:0 must be set to 111b the entire time that	
any display planes (primary, sprite, cursor) are enabled on a pipe that is not enabled. That setting will impact power, so the recommended	
sequence is to write register 45280h bits 2:0 = 111b just prior to	
enabling the first display plane on the disabled pipe, then restore	
45280h bits 2:0 one vertical blank after the pipe is enabled.	
Note: An alternative procedure is needed before enabling planes	
(primary, sprite, cursor) when transitioning from no pipes or a single	
pipe enabled to multiple pipes enabled. Refer to the Display Mode Set	
Sequence enable sequences for details.	



CUR_BASE

CUR_BASE				
Register	Space:	MMIO: 0/2/0		
Project: HSW		HSW		
Source:		PRM		
Default \	/alue:	0x0000000		
Access:		Double Buffered		
Size (in b	oits):	32		
Double E Update F		Start of vertical blank or pipe not enabled		
Address:		70084h-70087h		
Name:		Cursor A Base Address		
ShortNa	me:	CUR_BASE_A		
Power:		Always on		
Reset:		soft		
Address:		71084h-71087h		
Name:		Cursor B Base Address		
ShortName: CUR_BASE_B		CUR_BASE_B		
Power: off/on		off/on		
Reset:		soft		
Address:		72084h-72087h		
Name:		Cursor C Base Address		
ShortNa	me:	CUR_BASE_C		
Power:		off/on		
Reset:		soft		
Writes t	o this	register arm cursor registers for this pipe.		
DWord	Bit	Description		
0	0 31:12 Cursor Base 31 12			
		Format: GraphicsAddress[31:12]		
	This field specifies bits 31:12 of the graphics address of the base of the cursor for hi-res mode.			
		When performing 180 degree rotation, this address does not need to change, hardware will internally offset to start from the last pixel of the last line of the cursor.		
	Note:			
	Note: To prevent false VT-d type 6 errors, use 64KB address alignment and allocate an extra 2			
	Page Table Entries (PTEs) beyond the end of the displayed surface.			



	CUR_BASE				
	Only the PTEs will be used, not the pages themselves.				
	Restriction Restriction: The cursor surface address must be 4K byte aligned.				
		The cursor must be in linear memory, it cannot be tiled.			
	11:3 Reserved 2 Reserved				
1:0 Reserved					



CUR POS

CUR POS

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

Update Point:

Address: 70088h-7008Bh

Name: Cursor A Position ShortName: CUR_POS_A

Power: Always on

Reset: soft

Address: 71088h-7108Bh Name: Cursor B Position

ShortName: CUR_POS_B
Power: off/on

Reset: soft

Address: 72088h-7208Bh
Name: Cursor C Position
ShortName: CUR_POS_C

Power: off/on Reset: soft

This register specifies the screen position of the cursor.

The origin of the cursor position is always the upper left corner of the display pipe source image area. When performing 180 degree rotation, the cursor image is rotated by hardware, but the position is not, so it should be adjusted if it is desired to maintain the same apparent position on a physically rotated display.

Restriction
Restriction: The cursor must have at least a single pixel positioned over the pipe source area.

DWord	Bit	Description	
0	31	Y Position Sign	
		This specifies the sign of the vertical position of the cursor upper left corner.	
	30:28	Reserved	



	CUR_PC	OS .		
	Format:	MBZ		
27:16	Y Position Magnitude This specifies the magnitude of the vertical position of the cursor upper left corner in line			
15	X Position Sign This specifies the sign of the horizontal position of the cursor upper left corner.			
14:13	Reserved			
	Format:	MBZ		
12:0	X Position Magnitude This specifies the magnitude of the ho pixels.	izontal position of the cursor upper left corner in		



CUR PAL

CUR PAL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

Update Point:

Address: 70090h-7009Fh
Name: Cursor A Palette
ShortName: CUR_PAL_A_*
Power: Always on

Reset: soft

Address: 71090h-7109Fh
Name: Cursor B Palette
ShortName: CUR_PAL_B_*
Power: off/on

Reset: soft

Address: 72090h-7209Fh
Name: Cursor C Palette
ShortName: CUR_PAL_C_*
Power: off/on

Reset: soft

The cursor palette provides color information when using the indexed cursor modes.

There are 4 instances of this register format per cursor.

The table below describes how the cursor mode and index value will select between the cursor palette colors, AND/XOR, transparency, and destination invert.

Index Value	2 color mode	3 color mode	4 color mode
00	CUR_PAL 0	CUR_PAL 0	CUR_PAL 0
01	CUR_PAL 1	CUR_PAL 1	CUR_PAL 1
10	Transparent	Transparent	CUR_PAL 2
11	Invert Destination	CUR_PAL 3	CUR_PAL 3



DWord	Bit	Description	
0	31:24	Reserved	
	23:16	Palette Red This field is the cursor palette red value	
	15:8	Palette Green	
		This field is the cursor palette green value.	
	7:0	Palette Blue This field is the cursor palette blue value.	



CUR_FBC_CTL

CUR_FBC_CTL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to CUR_BASE or cursor not enabled

By:

Address: 700A0h-700A3h

Name: Cursor A FBC Control

ShortName: CUR_FBC_CTL_A

Power: Always on

Reset: soft

Address: 710A0h-710A3h
Name: Cursor B FBC Control

ShortName: CUR_FBC_CTL_B

Power: off/on Reset: soft

Address: 720A0h-720A3h

Name: Cursor C FBC Control

ShortName: CUR_FBC_CTL_C

Power: off/on Reset: soft

DWord	Bit	Description			
0	31	Size Reduction Enable			
		This enables cursor size reduction logic. The cursor engine will fetch and display the programmed			
		reduced number of lines, then go transparent for the rest of the frame.			
		Value Name			
		0b Disable			
		1b Enable			



Restriction Restriction: Cursor size reduction is not allowed with 2bpp cursor formats or cursor 180 degree rotation. The reduced scan lines field must be programmed with a valid value when cursor size reduction is enabled. 30:8 Reserved 7:0 Reduced Scan Lines This specifies the number of scan lines of cursor data to fetch and display when cursor size reduction is enabled. The value programmed is the size minus one. Restriction Restriction: The minimum size is 8 lines, programmed as 07h. The maximum size can not be greater than the normal size when size reduction is not enabled.



PLANE_SURFLIVE

PLANE_SURFLIVE

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 700ACh-700AFh

Name: Cursor A Live Base Address

ShortName: CUR_SURFLIVE_A

Power: Always on

Reset: soft

Address: 701ACh-701AFh

Name: Primary A Live Base Address

ShortName: PRI_SURFLIVE_A

Power: Always on

Reset: soft

Address: 701BCh-701BFh

Name: Primary A Left Eye Live Base Address

ShortName: PRI_LEFT_SURFLIVE_A

Power: Always on

Reset: soft

Address: 702ACh-702AFh

Name: Sprite A Live Base Address

ShortName: SPR_SURFLIVE_A

Power: Always on

Reset: soft

Address: 702BCh-702BFh

Name: Sprite A Left Eye Live Base Address

ShortName: SPR_LEFT_SURFLIVE_A

Power: Always on

Reset: soft

Address: 710ACh-710AFh



PLANE SURFLIVE

Name: Cursor B Live Base Address

ShortName: CUR_SURFLIVE_B

Power: off/on Reset: soft

Address: 711ACh-711AFh

Name: Primary B Live Base Address

ShortName: PRI_SURFLIVE_B

Power: off/on Reset: soft

Address: 711BCh-711BFh

Name: Primary B Left Eye Live Base Address

ShortName: PRI_LEFT_SURFLIVE_B

Power: off/on Reset: soft

Address: 712ACh-712AFh

Name: Sprite B Live Base Address

ShortName: SPR_SURFLIVE_B

Power: off/on Reset: soft

Address: 712BCh-712BFh

Name: Sprite B Left Eye Live Base Address

ShortName: SPR_LEFT_SURFLIVE_B

Power: off/on Reset: soft

Address: 720ACh-720AFh

Name: Cursor C Live Base Address

ShortName: CUR_SURFLIVE_C

Power: off/on Reset: soft

Address: 721ACh-721AFh

Name: Primary C Live Base Address

ShortName: PRI_SURFLIVE_C

Power: off/on Reset: soft

Address: 721BCh-721BFh



PLANE SURFLIVE

Name: Primary C Left Eye Live Base Address

ShortName: PRI_LEFT_SURFLIVE_C

Power: off/on Reset: soft

Address: 722ACh-722AFh

Name: Sprite C Live Base Address

ShortName: SPR_SURFLIVE_C

Power: off/on Reset: soft

Address: 722BCh-722BFh

Name: Sprite C Left Eye Live Base Address

ShortName: SPR_LEFT_SURFLIVE_C

Power: off/on Reset: soft

There is one instance of this register for each plane.

· ·				
DWord	Bit	Description		
0	31:0	Live Surface Base Address		
		This gives the live value of the surface base address as being currently used for the plane.		



PRI_CTL

PRI_CTL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to PRI_SURF or primary plane not enabled

By:

Address: 70180h-70183h Name: Primary A Control

ShortName: PRI_CTL_A
Power: Always on
Reset: soft

Address: 71180h-71183h Name: Primary B Control

ShortName: PRI_CTL_B
Power: off/on
Reset: soft

Address: 72180h-72183h Name: Primary C Control

ShortName: PRI_CTL_C
Power: off/on
Reset: soft

DWord	Bit	Description				
0	31	Primary Plane Enable				
		Format:		Enable		
		When this bit is set, the primary plane will ge	set, the primary plane will generate pixels for display. o zero, primary plane memory fetches cease and plane output is transpare			
		When cleared to zero, primary plane memor				
		Value	alue Name			
		0b	Disable			



PRI_CTL

4.1	
11h	Lnahla
10	LIIADIC
TD	Enable

Note:	Project
Note: When RC6 and package C-states >= C3 are enabled, register	DevHSW:GT0:X0,
45280h bits 2:0 must be set to 111b the entire time that all display	DevHSW:GT3:A,
planes are disabled. That setting will impact power when planes are	DevHSW:GT3:B
enabled, so the recommended sequence is to add programming to	
write register 45280h bits 2:0 = 111b just prior to disabling the last	
display plane, and write register 45280h bits 2:0 = 000b one vertical	
blank after the first display plane is enabled.	
First and last display plane refer to the entire set of planes, primary	
A/B/C, sprite A/B/C, and cursor A/B/C.	
Note: Register 45280h bits 2:0 must be set to 111b the entire time that	
any display planes (primary, sprite, cursor) are enabled on a pipe that is	
, , , , , , , , , , , , , , , , , , , ,	
, , , , , , , , , , , , , , , , , , , ,	
1	
not enabled. That setting will impact power, so the recommended sequence is to write register 45280h bits 2:0 = 111b just prior to enabling the first display plane on the disabled pipe, then restore 45280h bits 2:0 one vertical blank after the pipe is enabled. Note: An alternative procedure is needed before enabling planes (primary, sprite, cursor) when transitioning from no pipes or a single pipe enabled to multiple pipes enabled. Refer to the Display Mode Set Sequence enable sequences for details.	

30 **Gamma Enable**

This bit enables pipe gamma correction for the plane pixel data.

Value	Name
0b	Disable
1b	Enable

29:26 **Source Pixel Format**

This field selects the source pixel format for the primary plane.

The 8-bpp indexed format will always use the pipe palette.

Before entering the blender, each source format is converted to the pipe pixel format.

Alpha values are ignored.

Value	Name	Description
0010b	8-bit Indexed	8-bit Indexed
0101b	16-bit BGRX 5:6:5	16-bit BGRX (5:6:5 MSB-R:G:B)
0110b	32-bit BGRX 8:8:8	32-bit BGRX (8:8:8:8 MSB-X:R:G:B)
1000b	32-bit RGBX 10:10:10	32-bit RGBX (2:10:10:10 MSB-X:B:G:R)
1001b	32-bit XR_BIAS RGBX 10:10:10	32-bit Extended Range Bias RGBX (2:10:10:10 MSB-X:B:G:R)
1010b	32-bit BGRX 10:10:10	32-bit BGRX (2:10:10:10 MSB-X:R:G:B)



			PRI	I_CT	L	
	1100b 64	-bit RGBX FP		64-bit	t RGBX Floating Point(16:16:1	6:16 MSB-X:B:G:R)
	1110b 32	e-bit RGBX 8:8:	8 32-bit RGBX (8:8:8:8 MSB-X:B:G:R)			
	Others Re	served		Reser	ved	
			Note	e:		Project
	channel ha	as one quarter by using pipe	amplitude. It o	can be	ne output on each color e brought up to full or pipe color space our.	DevHSW:GT0:X0, DevHSW:GT3:A
25	Reserved					
24	Pipe CSC E This bit ena	ables pipe colo		rsion f	for the plane pixel data.	
	OI-	Value			Name	9
	0b			+	Disable	
	1b				Enable	
23:16	Reserved					
		alue	No rotation 180 degree rotation			
14	Trickle Feed Enable					
		Value	•		Name	e
	0b	Value	•		Name Enable	9
	0b 1b	Value	•			9
		Value			Enable	2
	1b		gram this field	Re	Enable Disable estriction	
13:11	1b Restriction			Re	Enable Disable estriction	
13:11 10	Reserved Tiled Surfa This bit ind The tile pit	: Do not prog	gram this field for the surface data is in bytes in the	Reto 1b.	Enable Disable estriction	
	Reserved Tiled Surfa This bit ind The tile pit This bit ma	: Do not prog	gram this field of e surface data is lin bytes in the	Reto 1b.	Enable Disable estriction ed memory. e stride register.	
	Reserved Tiled Surfa This bit ind The tile pit This bit ma	n: Do not prog nce icates that the ich is specified by be updated us flip.	gram this field of e surface data is lin bytes in the	to 1b.	Enable Disable estriction ed memory. e stride register. es or through a command st	



			PRI_CTL		
			Restriction		
	Restriction : Y tiling is not supported.				
9	This bit (MMIO The sur reached Update	Async Address Update Enable This bit will enable asynchronous updates of the plane surface address when written by MMIO (MMIO asynchronous flips). The surface address will change with the next plane TLB request or when start of vertical blank is reached. Updates during vertical blank may not complete until after the first few active lines are displayed.			
	Value	Name	Descrip	tion	
	0b	Sync	Surface Address MMIO writes will update	synchronous to start of vertical blank	
	1b	Lb Async Surface Address MMIO writes will update asynchronously		asynchronously	
			Restriction		
	Restriction: No command streamer initiated flips to this plane are allowed when this bit is enabled. Each surface address write must be followed by a wait for flip done indication before writing the surface address register again. Linear memory does not support async updates.				
8	Reserve	ed			
	Format	t:		MBZ	
7:6	Reserve	ed			
5:0	Reserve	ed			
Format:		t:		MBZ	



PRI STRIDE

PRI_STRIDE

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to PRI_SURF or primary plane not enabled

By:

Address: 70188h-7018Bh
Name: Primary A Stride
ShortName: PRI_STRIDE_A
Power: Always on
Reset: soft

Address: 71188h-7118Bh
Name: Primary B Stride
ShortName: PRI_STRIDE_B

Power: off/on Reset: soft

Address: 72188h-7218Bh
Name: Primary C Stride
ShortName: PRI_STRIDE_C

Power: off/on Reset: soft

DWord Bit Description

31:16 Reserved

15:6 Stride
This field specifies the stride bits 15:6 for the plane. This value is used to determine the line to line increment for the plane data fetches.
This field is programmed in units of 64 bytes.
This register may be updated through MMIO writes or through command streamer initiated flips.

Restriction



PRI_STRIDE					
		Restriction: When using linear memory, this must be at least 64 byte aligned. When using tiled memory, this must be at least 512 byte aligned. The stride is limited to a maximum of 32K bytes.			
	5:0	Reserved			



PRI SURF

PRI SURF

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of left or right eye vertical blank (selectable), pipe not enabled, or next plane line

Update Point: request if asynchronous flip

Address: 7019Ch-7019Fh

Name: Primary A Base Address

ShortName: PRI_SURF_A
Power: Always on
Page 1

Reset: soft

Address: 7119Ch-7119Fh

Name: Primary B Base Address

ShortName: PRI_SURF_B
Power: off/on
Reset: soft

Address: 7219Ch-7219Fh

Name: Primary C Base Address

ShortName: PRI_SURF_C
Power: off/on
Reset: soft

Writes to this register arm primary registers for this pipe.

A write to this register is considered a flip and can cause a flip done interrupt if the interrupt registers are configured for that. The values in this register may be updated through MMIO writes or through command streamer initiated flips.

Synchronous updates (synchronous command streamer flips or synchronous MMIO writes) will update the plane surface values at the start of the next vertical blank.

Asynchronous updates (asynchronous command streamer flips or asynchronous MMIO writes) will update the plane surface values at the next TLB request or at the start of the next vertical blank.

Note

After a command streamer initiated flip (MI_DISPLAY_FLIP) to this display plane, an MMIO read of this register will cause hardware to revert to using the last base address that was written to this register through MMIO,



PRI_SURF

effectively undoing the command streamer flip. To prevent this from causing an incorrect base address to be displayed, the first MMIO read of this register following a command streamer flip should be preceded by a MMIO write with the desired base address. The desired base address typically is the live base address found in the associated live base address register.

DWord	Bit	Description		
0	31:12	Surface Base Address		
		Format:	GraphicsAddress[31:	12]
		•		s bits 31:12. It represents an offset from the d to physical pages through the global GTT.
			N	lote:
) beyond the end of t	3 address alignment and allocate an extra 128 he displayed surface. Only the PTEs will be used,
			Rest	triction
		It must be at least 4KB a is in tiled memory, this a	•	ning asynchronous flips and the display surface B aligned.
	11:4	Reserved		
	3	Ring Flip Source This bit indicates if the so	ource of the last ring f	lip was CS or BCS.
		Valu	е	Name
		0b		CS
		1b		BCS
	2	Reserved		
	1:0	Reserved		



PRI OFFSET

PRI OFFSET

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

Update Point:

Address: 701A4h-701A7h
Name: Primary A Offset
ShortName: PRI_OFFSET_A
Power: Always on

Reset: soft

Address: 711A4h-711A7h
Name: Primary B Offset
ShortName: PRI_OFFSET_B

Power: off/on Reset: soft

Address: 721A4h-721A7h
Name: Primary C Offset
ShortName: PRI_OFFSET_C

Power: off/on Reset: soft

This register specifies the panning for the plane surface.

The start position is specified in this register as a (x, y) offset from the beginning of the surface.

When performing 180 rotation, hardware will internally add the plane size to the offsets so the plane will start displaying from the bottom right corner of the image.

est		

Restriction: The plane size + offset must not exceed the maximum supported plane size.

DWord	Bit	Description		
0	31:28	Reserved		
		Format:	MBZ	
	27:16	Start Y Position		



PRI_OFFSET				
		The vertical offset in lines of the beginning of the active surface.	display plane relative to the display	
1	15:13	13 Reserved		
		Format:	MBZ	
		Start X Position The horizontal offset in pixels of the beginning of the ac display surface.	tive display plane relative to the	



PRI LEFT SURF

PRI LEFT SURF

Register Space: MMIO: 0/2/0 Project: DevHSW

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of left or right eye vertical blank (selectable) or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to PRI_SURF or primary plane not enabled

By:

Address: 701B0h-701B3h

Name: Primary A Left Eye Base Address

ShortName: PRI_LEFT_SURF_A

Power: Always on

Reset: soft

Address: 711B0h-711B3h

Name: Primary B Left Eye Base Address

ShortName: PRI_LEFT_SURF_B

Power: off/on Reset: soft

Address: 721B0h-721B3h

Name: Primary C Left Eye Base Address

ShortName: PRI_LEFT_SURF_C

Power: off/on Reset: soft

Workaround

Workaround: After a command streamer initiated flip (MI_DISPLAY_FLIP) to this display plane, a MMIO read of this register will cause hardware to revert to using the last base address that was written to this register through MMIO, effectively undoing the command streamer flip. To prevent this from causing an incorrect base address to be displayed, the first MMIO read of this register following a command streamer flip should be preceded by a MMIO write with the desired base address. The desired base address typically is the live base address found in the associated live base address register.

Restriction



PRI LEFT SURF Restriction: This register must be programmed with a valid address prior to enabling stereo 3D on this pipe. Restriction: This register must not be updated asynchronously. **Description DWord** Bit 0 **Left Surface Base Address** 31:12 Format: GraphicsAddress[31:12] This address specifies the stereo 3D left eye surface base address bits 31:12. Restriction Restriction: This surface must have the same stride, tiling, and panning offset parameters as the right eye surface and meet all the same restrictions. 11:0 Reserved



SPR_CTL

			SPR_CTL			
Register	Space:	MMIO: 0/2/0				
Project:		HSW	ISW			
Source:		PRM	PRM			
Default \	/alue:	0x00000000				
Access:		Double Buffered				
Size (in b	its):	32				
Double E Update F		Start of vertical blank o	pipe not enabled; after armed			
Double E By:	Buffer A	rmed Write to SPR_SURF or s	prite not enabled			
Address:		70280h-70283h				
Name:		Sprite A Control				
ShortNar	ne:	SPR_CTL_A				
Power:		Always on				
Reset:		soft				
Address:		71280h-71283h	71280h-71283h			
Name:		Sprite B Control	Sprite B Control			
ShortNar	ne:	SPR_CTL_B	SPR_CTL_B			
Power:		off/on				
Reset:		soft				
Address:		72280h-72283h				
Name:		Sprite C Control	Sprite C Control			
ShortNar	ne:	SPR_CTL_C				
Power:		off/on				
Reset:		soft				
DWord	Bit		Description			
0	31	Sprite Enable				
		Format:	Enable			
		•	plane will generate pixels for display.			
			plane memory fetches cease and sprite output is transparent.			
		Value	Name			
		0b	Disable			
		1b	Enable			

732



	Note:		Project		
	Note: When RC6 and package C-states >= 45280h bits 2:0 must be set to 111b the enplanes are disabled. That setting will impacenabled, so the recommended sequence is write register 45280h bits 2:0 = 111b just packaged plane, and write register 45280h bits blank after the first display plane is enabled. First and last display plane refer to the ental A/B/C, sprite A/B/C, and cursor A/B/C.	atire time that all display at power when planes are to add programming to prior to disabling the last at 2:0 = 000b one vertical d.	DevHSW:GT0:X0, DevHSW:GT3:A, DevHSW:GT3:B		
	Note: Register 45280h bits 2:0 must be set any display planes (primary, sprite, cursor) not enabled. That setting will impact powe sequence is to write register 45280h bits 2: enabling the first display plane on the disa 45280h bits 2:0 one vertical blank after the	are enabled on a pipe that is r, so the recommended 0 = 111b just prior to bled pipe, then restore			
	Note: An alternative procedure is needed (primary, sprite, cursor) when transitioning pipe enabled to multiple pipes enabled. Re Sequence enable sequences for details.	from no pipes or a single			
30	Pipe Gamma Enable This bit enables pipe gamma correction for the sprite pixel data.				
	Value	Nam	e		
	0b	Disable			
	1b	Enable			
29	Reserved				
	Format:	MBZ			
28	YUV Range Correction Disable Setting this bit disables the YUV range correction logic is used to expan The Y channel is expanded from the 8 bit + are expanded from the 8 bit -112 to +112 r	nd the compressed range YUV 16 to +235 range to full rangange to full range. ter the expansion.	e. The U and V cha		
	Extended range values will be preserved af This bit has no effect on RGB source pixel for the correction	ormats since they automatical	ny bypass range		
	This bit has no effect on RGB source pixel f correction.	1			
	This bit has no effect on RGB source pixel f	Nam Enable			



SPR CTL

Before entering the blender, each source format is converted to the pipe pixel format. Alpha values are ignored.

YUV 4:2:2 byte order is programmed separately.

YUV 4:4:4 byte order is not programmable.

RGB color order is programmed separately, except RGB XR_BIAS byte order is not programmable.

10.00	or ogrammable.				
Value	Name	Description			
000b	YUV 16-bit 4:2:2	YUV 16-bit 4:2:2 packed			
001b	RGB 32-bit 2:10:10:10	RGB 32-bit 2:10:10:10			
010b	RGB 32-bit 8:8:8:8	RGB 32-bit 8:8:8:8			
011b	RGB 64-bit 16:16:16:16	RGB 64-bit 16:16:16:16 Floating Point			
100b	YUV 32-bit 4:4:4	YUV 32-bit 4:4:4 packed (8:8:8:8 MSB-X:Y:U:V)			
101b	RGB 32-bit XR_BIAS 10:10:10	RGB 32-bit Extended Range Bias RGBX (2:10:10:10 MSB-X:B:G:R)			
Others	Reserved	Reserved			

Note:	Project
Note: When using the 64-bit format, the sprite output on each color channel has one quarter amplitude. It can be brought up to full amplitude by using sprite internal gamma correction, pipe gamma correction, or pipe color space conversion to multiply the sprite output by four.	
Note: When using YUV formats and the sprite internal CSC is disabled, the sprite output will not have a 1/2 offset on the U and V channels. An offset on U and V channels is typically required by receivers. It can be added using the pipe CSC.	DevHSW:GT0:X0, DevHSW:GT3:A, DevHSW:GT3:B
If pipe CSC is already in use for RGB to YUV conversion, then the sprite internal CSC can be used to convert the sprite output to RGB, and the sprite can be sent through the pipe CSC, programmed for RGB to YUV conversion with pipe CSC post-offset of +1/2.	
If pipe CSC is not already in use, then the sprite output can be kept as YUV, and the sprite can be sent through the pipe CSC, programmed for 1:1 pass through with pipe CSC post-offset of $\pm 1/2$.	
On later steppings a register bit is added to allow the 1/2 offset to be preserved within the sprite. See the note in the Sprite YUV to RGB CSC Dis field.	

24 Pipe CSC Enable

This bit enables pipe color space conversion for the plane pixel data. This is separate from the color conversion logic within the sprite plane.



			SPR	_CTL	
		1	Value		Name
	0b			Disable	
	1b			Enable	
23	Reserved]			
	Format:				MBZ
22	This bit en	ransparent	rce color keying. Spr	·	es that match (within range) the key will nabled.
		1	Value		Name
	0b			Disable	
	1b			Enable	
21	Reserved	l			
	Format:				MBZ
	XR_BIAS	10:10:10.	select the color orde	r when using F	RGB data formats, except RGB 32-bit
	Va	lue	Name		Description
	0b		BGRX	BGRX (MSB-X	X:R:G:B)
	1b		RGBX	RGBX (MSB-X	X:B:G:R)
19	This bit co		sprite internal YUV	•	space conversion. orite internal color space conversion.
	Value	Name		D	Description
	0b	Enable	YUV pixel data go	es through the	e sprite color conversion
	1b	Disable	YUV pixel data by	passes the spri	ite color conversion
			Note:		Project
	CSC is di having a U and V 1/2 offse	sabled, the 1/2 offset channels is et can be p	YUV formats and the e sprite output will de on the U and V char s typically required b reserved by setting r ipe B), 420B8h (pipe	efault to not inels. An offset y receivers. The egister 420B0h	EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A), EXCLUDE(DevHSW:GT3:B)
18	(pipe A), 420B4h (pipe B), 420B8h (pipe C) bit 30 to 1b. Sprite YUV to RGB CSC Format This bit specifies the source YUV format for the sprite internal YUV to RGB color space conversion operation. This field is ignored when source data is RGB.				



				SPR_C	ΓL	
	Value	Name			Desc	cription
	0b	BT.601		ITU-R Recom	U-R Recommendation BT.601	
	1b BT.709 I		ITU-R Recom	mendation BT.709)	
17:16	YUV 422 Byt	e Order				
		sed to select t mats, this fiel			en using YUV 4:2:2	data formats.
	Value	Name	9		Des	cription
	00b	YUYV		YUYV (8:8:8:	8 MSB-V:Y2:U:Y1)	
	01b	UYVY		UYVY (8:8:8:	8 MSB-Y2:V:Y1:U)	
	10b	YVYU		YVYU (8:8:8:	8 MSB-U:Y2:V:Y1)	
	11b	VYUY		VYUY (8:8:8:	8 MSB-Y2:U:Y1:V)	
	In addition to display.	uses the plan o setting this		9	nted 180 degrees. ne position to mate	ch the physical orientation of the
		Value			Nam	ie
	0b	No rotation			_	
	1b	<u> </u>	180 06	egree rotation	n	
14	Trickle Feed					Name
	Value				Enable	Name
	0b					
	1b Disable					
	Restriction					
	Restriction : Do not program this field to 1b.					
13	Sprite Gamn This bit contr	na Disable ols sprite inte	ernal g	gamma corre	ction.	
		Value				Name
	1b				Disable	
	0b				Enable	
12:11	Reserved	Reserved				
Tiled Surface This bit indicates that the surface data is in tiled memory. The tile pitch is specified in bytes in the stride register. This bit may be updated through MMIO writes or through a command streamer initial synchronous flip.						
		alue	1 :	202r marsar		ime
	0b		Lir	near memory		



		SPR_CTL					
	1b	X-Tiled memory					
	Restriction						
	Restriction : Y tiling is not so						
9:		<u></u>	<u> </u>				
	Format:		MBZ				
7:	6 Reserved						
5::	Reserved						
	Format:		MBZ				
2	Sprite Destination Key This bit enables the destination key function. When blending together sprite and primary planes, if the primary plane pixel matches the key value, then the sprite pixel is output, otherwise the primary pixel is output.						
	Value		Name				
	0b	Disable					
	1b	Enable					
	Restriction						
	Restriction : Destination Key	Restriction : Destination Key can not be enabled if source key is enabled.					
1:0	Reserved						
	Format:		MBZ				



SPR STRIDE

SPR STRIDE

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to SPR_SURF or sprite not enabled

By:

Address: 70288h-7028Bh
Name: Sprite A Stride
ShortName: SPR_STRIDE_A
Power: Always on
Reset: soft

Address: 71288h-7128Bh
Name: Sprite B Stride
ShortName: SPR_STRIDE_B

Power: off/on Reset: soft

Address: 72288h-7228Bh
Name: Sprite C Stride
ShortName: SPR_STRIDE_C

Power: off/on Reset: soft

DWord Bit Description

31:15 Reserved

14:6 Stride
This field specifies the stride bits 14:6 for the sprite. This value is used to determine the line to line increment for the sprite data fetches.
This field is programmed in units of 64 bytes
This register may be updated through MMIO writes or through a command streamer initiated synchronous flip.

Restriction

738



SPR_STRIDE					
		Restriction: When using linear memory, this must be at least 64 byte aligned. When using tiled memory, this must be at least 512 byte aligned. The stride is limited to a maximum of 16K bytes.			
	5:0	Reserved			



SPR POS

SPR POS

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to SPR_SURF or sprite not enabled

By:

Address: 7028Ch-7028Fh
Name: Sprite A Position
ShortName: SPR_POS_A
Power: Always on

Reset: soft

Address: 7128Ch-7128Fh
Name: Sprite B Position
ShortName: SPR_POS_B
Power: off/on

Reset: soft

Address: 7228Ch-7228Fh
Name: Sprite C Position
ShortName: SPR_POS_C
Power: off/on
Reset: soft

This register specifies the screen position of the sprite.

The origin of the sprite position is always the upper left corner of the display pipe source image area. When performing 180 degree rotation, the sprite image is rotated by hardware, but the position is not, so it must be adjusted if it is desired to maintain the same apparent position on a physically rotated display.

Restriction

Restriction: The sprite must be completely contained within the pipe source area. Pipe source size >= sprite position + sprite size.

DWord	Bit	Description



	SPR_POS						
0	31:28	Reserved					
		Format:	MBZ				
27:16 Y Position This specifies the vertical position of the			· left corner in lines.				
	15:13	Reserved					
		Format:	MBZ				
	12:0	X Position This specifies the horizontal position of the sprite up	per left corner in pixels.				



SPR SIZE

SPR_SIZE

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000 Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to SPR_SURF or sprite not enabled

By:

Address: 70290h-70293h
Name: Sprite A Size
ShortName: SPR_SIZE_A
Power: Always on
Reset: soft

Address: 71290h-71293h
Name: Sprite B Size
ShortName: SPR_SIZE_B
Power: off/on
Reset: soft

Address: 72290h-72293h
Name: Sprite C Size
ShortName: SPR_SIZE_C
Power: off/on
Reset: soft

This register specifies the size of the sprite.

Restriction

Restriction: The sprite must be completely contained within the pipe source area. Pipe source size >= sprite position + sprite size.

DWord	Bit	Description			
0	31:28	eserved			
		Format: MBZ			
	27:16	Height			

742



	SPR_SIZE				
	This specifies the height of the sprite in lines. The value in the register is the height minus one.				
	Restriction				
	Restriction : The height must be at least one line.				
15::	Reserved				
	Format: MBZ				
12:					
	This specifies the width of the sprite in pixels.				
	The value in the register is the width minus one.				
	Restriction				
	Restriction: The width (prior to minus one) must be even when a YUV 4:2:2 source pixel				
	format is used.				
	The width must be at least one pixel.				
	This should be less than or equal to the stride in pixels.				



SPR KEYVAL

SPR KEYVAL

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

Update Point:

Address: 70294h-70297h

Name: Sprite A Key Color Value

ShortName: SPR_KEYVAL_A
Power: Always on

Reset: soft

Address: 71294h-71297h

Name: Sprite B Key Color Value

ShortName: SPR KEYVAL B

Power: off/on Reset: soft

Address: 72294h-72297h

Name: Sprite C Key Color Value

ShortName: SPR_KEYVAL_C

Power: off/on Reset: soft

For source key when sprite source is YUV, this register specifies the source key YUV minimum color value to be used together with the YUV maximum color value and the color channel enable bits to determine if the sprite matches the source key color range.

For source key when sprite source is RGB, this register specifies the source key RGB color value to be used together with the color channel enable bits to determine if the sprite matches the source key color.

For destination key, this register specifies the destination key RGB color value to be used together with the RGB mask bits to determine if the primary matches the destination key color.

A key match can only occur for positive pixel values in the 0 to 1 range. Extended range pixel values will not match.

DWord	Bit	Description
0	31:24	Reserved



	SPR_KEYVAL	
	Format:	MBZ
23:16	V R Min Dest Key Value Specifies the color key minimum value for the sprite V cha for sprite Red channel source key, or the compare value fo key.	·
15:8	Y G Min Dest Key Value Specifies the color key minimum value for the sprite Y cha for sprite Green channel source key, or the compare value destination key.	=
7:0	U B Min Dest Key Value Specifies the color key minimum value for the sprite U cha for sprite Blue channel source key, or the compare value for destination key.	•



SPR KEYMSK

SPR KEYMSK

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

Update Point:

Address: 70298h-7029Bh

Name: Sprite A Key Mask

ShortName: SPR_KEYMSK_A

Power: Always on

Reset: soft

Address: 71298h-7129Bh
Name: Sprite B Key Mask
ShortName: SPR KEYMSK B

Power: off/on Reset: soft

Address: 72298h-7229Bh
Name: Sprite C Key Mask
ShortName: SPR_KEYMSK_C

Power: off/on Reset: soft

For source key, this register specifies which channels to perform key color checking on. A disabled channel will match on the full range.

For destination key, this register specifies the key mask to be used with the color value bits to determine if the primary plane pixels match the key. A zero bit in the mask indicates that the corresponding bit match failure should be ignored when determining if the pixel matches.

Restriction

Restriction: Source key and destination key are mutually exclusive modes of operation, they can not be used simultaneously. For the function that is not enabled, the associated bits in this register should be programmed to zeroes.

DWord	Bit	Description



	SPR_KEYMSK				
0	31:27	Reserved			
		Format:	MBZ		
26 V R Source Key Channel Enable Enables the V/Red channel for source ke		_	key color comparison.		
		Value	Name		
		0b	Disable		
		1b	Enable		
	25	Y G Source Key Channel Enable Enables the Y/Green channel for source key color comparison.			
		Value	Name		
		0b	Disable		
		1b	Enable		
	24	U B Source Key Channel Enable Enables the U/Blue channel for source	e key color comparison.		
		Value	Name		
		0b	Disable		
		1b	Enable		
	23:16	R Dest Key Mask Value Specifies the destination color key ma	sk for the Red channel		
	15:8	G Dest Key Mask Value Specifies the destination color key ma	sk for the Green channel		
	7:0	B Dest Key Mask Value Specifies the destination color key ma	sk for the Blue channel		



SPR SURF

SPR SURF

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: Double Buffered

Size (in bits): 32

Double Buffer Start of left or right eye vertical blank (selectable) or pipe not enabled

Update Point:

Address: 7029Ch-7029Fh

Name: Sprite A Base Address

ShortName: SPR_SURF_A
Power: Always on
Reset: soft

veset. Soft

Address: 7129Ch-7129Fh

Name: Sprite B Base Address

ShortName: SPR_SURF_B

Power: off/on Reset: soft

Address: 7229Ch-7229Fh

Name: Sprite C Base Address

ShortName: SPR_SURF_C

Power: off/on Reset: soft

Writes to this register arm sprite registers for this pipe.

A write to this register is considered a flip and can cause a flip done interrupt if the interrupt registers are configured for that. The values in this register may be updated through MMIO writes or through command streamer initiated flips.

Synchronous updates (synchronous command streamer flips or synchronous MMIO writes) will update the plane surface values at the start of the next vertical blank.

Note:

After a command streamer initiated flip (MI_DISPLAY_FLIP) to this display plane, an MMIO read of this register will cause hardware to revert to using the last base address that was written to this register through MMIO, effectively undoing the command streamer flip. To prevent this from causing an incorrect base address to be displayed, the first MMIO read of this register following a command streamer flip should be preceded by a



SPR_SURF

MMIO write with the desired base address. The desired base address typically is the live base address found in the associated live base address register.

Restriction

Restriction: Asynchronous updates are not supported by sprite.

DWord	Bit		Desc	ription
0	31:12	Surface Base Address		
		Format:	GraphicsAddress[31:	12]
This address specifies the surface base address bits 31:12. It represents an offer graphics memory aperture base and is mapped to physical pages through the			•	
			N	ote:
		To prevent false VT-d type 6 errors, use 128KB address alignment and allocate an extra 64 Page Table Entries (PTEs) beyond the end of the displayed surface. Only the PTEs will be used, not the pages themselves.		
		Restriction : It must be a		riction
11:4 Reserved				
	3	Ring Flip Source This bit indicates if the so		·
		Valu	e	Name
		0b		CS
		1b		BCS
2 Reserved				
	1:0	Reserved		



SPR KEYMAX

SPR KEYMAX

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

Update Point:

Address: 702A0h-702A3h

Name: Sprite A Key Color Max

ShortName: SPR_KEYMAX_A

Power: Always on

Reset: soft

Address: 712A0h-712A3h

Name: Sprite B Key Color Max

ShortName: SPR_KEYMAX_B

Power: off/on Reset: soft

Address: 722A0h-722A3h

Name: Sprite C Key Color Max

ShortName: SPR_KEYMAX_C

Power: off/on Reset: soft

For source key when sprite source is YUV, this register specifies the source key YUV maximum color value to be used together with the YUV minimum color value and the color channel enable bits to determine if the sprite matches the source key color range.

DWord	Bit	Description		
0	31:24	Reserved		
		Format:	MBZ	
	23:16	V Source Key Max Value	. V also and a suggestion	
		Specifies the color key maximum value for the sprite	e v channel source key	
	15:8	Y Source Key Max Value		
		Specifies the color key maximum value for the sprite Y channel source key		



SPR_KEYMAX				
	U Source Key Max Value Specifies the color key maximum value for the sprite U channel source key			



SPR OFFSET

SPR_OFFSET

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

Update Point:

Address: 702A4h-702A7h
Name: Sprite A Offset
ShortName: SPR_OFFSET_A
Power: Always on

Reset: soft

Address: 712A4h-712A7h
Name: Sprite B Offset
ShortName: SPR_OFFSET_B

Power: off/on Reset: soft

Address: 722A4h-722A7h
Name: Sprite C Offset
ShortName: SPR_OFFSET_C

Power: off/on Reset: soft

This register specifies the panning for the sprite surface.

The start position is specified in this register as a (x, y) offset from the beginning of the surface.

When performing 180 rotation, hardware will internally add the sprite size to the offsets so the sprite will start displaying from the bottom right corner of the image.

D	~	4 wi	-	_	14
n	'E2	u i	cti	u	

Restriction: The sprite size + offset must not exceed the maximum supported sprite size.

DWord	Bit	Description		
0	31:28	Reserved		
		Format:	MBZ	
	27:16	Start Y Position		



SPR_OFFSET				
	The vertical offset in lines of the beginning of the active surface.	display plane relative to the display		
15:13	Reserved			
	Format:	MBZ		
12:0	Start X Position The horizontal offset in pixels of the beginning of the active display plane relative to the display surface.			
	Restriction			
	Restriction : This offset must be even pixel aligned for Y	UV 4:2:2 formats.		



SPR LEFT SURF

SPR LEFT SURF

Register Space: MMIO: 0/2/0
Project: DevHSW

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of left or right eye vertical blank (selectable) or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to SPR_SURF or sprite not enabled

By:

Address: 702B0h-702B3h

Name: Sprite A Left Eye Base Address

ShortName: SPR_LEFT_SURF_A

Power: Always on

Reset: soft

Address: 712B0h-712B3h

Name: Sprite B Left Eye Base Address

ShortName: SPR_LEFT_SURF_B

Power: off/on Reset: soft

Address: 722B0h-722B3h

Name: Sprite C Left Eye Base Address

ShortName: SPR_LEFT_SURF_C

Power: off/on Reset: soft

Workaround

Workaround: After a command streamer initiated flip (MI_DISPLAY_FLIP) to this display plane, a MMIO read of this register will cause hardware to revert to using the last base address that was written to this register through MMIO, effectively undoing the command streamer flip. To prevent this from causing an incorrect base address to be displayed, the first MMIO read of this register following a command streamer flip should be preceded by a MMIO write with the desired base address. The desired base address typically is the live base address found in the associated live base address register.

Restriction



	SPR_LEFT_SURF				
Restrictio	Restriction: This register must be programmed with a valid address prior to enabling stereo 3D on this pipe.				
DWord	Bit	Description			
0	31:12	Left Surface Base Address			
		Format:	GraphicsAddress[31:12]		
		This address specifies the	e stereo 3D left eye surface base address bits 31:12.		
		Restriction			
Restriction: This surface must have the same stride, tiling, and panning the right eye surface and meet all the same restrictions.					
	11:0	Reserved			



SPR GAMC

SPR GAMC

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

Access: R/W Size (in bits): 512

Address: 70400h-7043Fh

Name: Sprite A Gamma Correction

ShortName: SPR_GAMC_A_*
Power: Always on

Reset: soft

Address: 71400h-7143Fh

Name: Sprite B Gamma Correction

ShortName: SPR_GAMC_B_*

Power: off/on Reset: soft

Address: 72400h-7243Fh

Name: Sprite C Gamma Correction

ShortName: SPR_GAMC_C_*

Power: off/on Reset: soft

These registers are used to determine the characteristics of the gamma correction for the sprite pixel data preblending.

Additional gamma correction can be done in the display pipe gamma if desired.

The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1.

For extended values there is an extended gamma entry reference point at the maximum alowed input value.

All input values are clamped to the greater than -3.0 and less than 3.0 range before the gamma calculation.

* For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 17 gamma entries to create the result value.



SPR_GAMC

The first 16 entries are stored in SPR_GAMC with 10 bits per color in an unsigned 0.10 format with 0 integer and 10 fractional.

The 17th entry is stored in the SPR_GAMC16 register with 11 bits per color in an unsigned 1.10 format with 1 integer and 10 fractional bits.

* For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 17th and 18th gamma entries to create the result value.

The 18th entry is stored in the SPR_GAMC17 register with 12 bits per color in an unsigned 2.10 format with 2 integer and 10 fractional bits.

* For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign

When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Gamma correction can be enabled or disabled through the sprite control register.

See Pipe Gamma for an example gamma curve diagram.

Programming Notes

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 3.0. For inputs of 0 to 1.0, multiply the input value by 16 to find the gamma entry number, then store the desired gamma result in that entry.

For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 18th gamma entry (SRP_GAMC17).

Restriction

Restriction: The gamma curve must be flat or increasing, never decreasing.

The gamma correction registers should only be updated when the sprite is off, otherwise screen artifacts may show temporarily.

DWord	Bit	Description		
0	31:30	Reserved		
		Format:		MBZ
	29:0	GAMC0		
		Default Value:	00000000h	
		Format:	SPR_GAMC REFERENCE PO	DINT FORMAT
1	31:30	Reserved		
		Format:		MBZ
	29:0	GAMC1		
		Default Value: 04010040h		
		Format: SPR_GAMC REFERENCE POINT FORMAT		
2	31:30	Reserved		



			SPR_GAMC		
		Format:	MBZ		
	29:0	GAMC2	ı .		
		Default Value:	08020080h		
		Format:	SPR_GAMC REFERENCE POINT FORMAT		
3	31:30	Reserved			
		Format:	MBZ		
	29:0	GAMC3	<u>'</u>		
		Default Value:	0C0300C0h		
		Format:	SPR_GAMC REFERENCE POINT FORMAT		
4	31:30	Reserved			
		Format:	MBZ		
	29:0	GAMC4	<u> </u>		
		Default Value:	10040100h		
		Format:	SPR_GAMC REFERENCE POINT FORMAT		
5	31:30	Reserved			
		Format:	MBZ		
	29:0	GAMC5			
		Default Value:	14050140h		
		Format:	SPR_GAMC REFERENCE POINT FORMAT		
6	31:30	Reserved			
		Format:	MBZ		
	29:0	GAMC6			
		Default Value:	18060180h		
		Format:	SPR_GAMC REFERENCE POINT FORMAT		
7	31:30	Reserved			
		Format:	MBZ		
	29:0	GAMC7			
		Default Value:	1C0701C0h		
		Format:	SPR_GAMC REFERENCE POINT FORMAT		
8	31:30	Reserved			
		Format:	MBZ		
	29:0	GAMC8			
		Default Value:	20080200h		
		Format:	SPR_GAMC REFERENCE POINT FORMAT		
9	31:30	Reserved			



			SPR_GAMC	
		Format:	MBZ	
	29:0	GAMC9		
		Default Value:	24090240h	
		Format:	SPR_GAMC REFERENCE POINT FORMAT	
10	31:30	Reserved		
		Format:	MBZ	
	29:0	GAMC10		
		Default Value:	280A0280h	
		Format:	SPR_GAMC REFERENCE POINT FORMAT	
11	31:30	Reserved		
		Format:	MBZ	
	29:0	GAMC11		
		Default Value:	2C0B02C0h	
		Format:	SPR_GAMC REFERENCE POINT FORMAT	
12	31:30	Reserved		
		Format:	MBZ	
	29:0	GAMC12		
		Default Value:	300C0300h	
		Format:	SPR_GAMC REFERENCE POINT FORMAT	
13	31:30	Reserved		
		Format:	MBZ	
	29:0	GAMC13		
		Default Value:	340D0340h	
		Format:	SPR_GAMC REFERENCE POINT FORMAT	
14	31:30	Reserved		
		Format:	MBZ	
	29:0	GAMC14		
		Default Value:	380E0380h	
		Format:	SPR_GAMC REFERENCE POINT FORMAT	
15	31:30	Reserved		
		Format:	MBZ	
	29:0	GAMC15		
		Default Value:	3C0F03C0h	
		Format:	SPR_GAMC REFERENCE POINT FORMAT	



SPR_GAMC16

SPR_GAMC16

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000400, 0x00000400, 0x00000400

Access: R/W Size (in bits): 96

Address: 70440h-7044Bh

Name: Sprite A Gamma Correction Point 16

ShortName: SPR_GAMC16_A_*

Power: Always on

Reset: soft

Address: 71440h-7144Bh

Name: Sprite B Gamma Correction Point 16

ShortName: SPR_GAMC16_B_*

Power: off/on Reset: soft

Address: 72440h-7244Bh

Name: Sprite C Gamma Correction Point 16

ShortName: SPR_GAMC16_C_*

Power: off/on Reset: soft

These registers are used to determine the 17th reference point (point 16 when counting from 0) for sprite gamma correction.

The values are represented in an unsigned 1.10 format with 1 integer and 10 fractional bits.

See SPR_GAMC for sprite gamma programming information.

-			•
···	estr	CT	On
- 17	C3 U	100	1011

Restriction: The value should always be programmed to be less than or equal to 1.0.

DWord	Bit	Description		
0	31:11	Reserved		
		Format:	MBZ	
	10:0	GAMC16R		
		Default Value:	00000400h	



		SPR_GAMC16			
		Format: U1.10			
		This value specifies the 17th reference point that is us correction.	ed for the red color channel sprite gamma		
1	31:11	Reserved			
		Format:	MBZ		
	10:0	GAMC16G			
		Default Value:	00000400h		
		Format:	U1.10		
		This value specifies the 17th reference point that is used for the green color channel sprite gamma correction.			
2	31:11	Reserved			
		Format:	MBZ		
	10:0	GAMC16B			
		Default Value:	00000400h		
		Format:	U1.10		
		This value specifies the 17th reference point that is used for the blue color channel sprite gamma correction.			



SPR_GAMC17

SPR_GAMC17

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000C00, 0x00000C00, 0x00000C00

Access: R/W Size (in bits): 96

Address: 7044Ch-70457h

Name: Sprite A Gamma Correction Point 17

ShortName: SPR_GAMC17_A_*

Power: Always on

Reset: soft

Address: 7144Ch-71457h

Name: Sprite B Gamma Correction Point 17

ShortName: SPR_GAMC17_B_*

Power: off/on Reset: soft

Address: 7244Ch-72457h

Name: Sprite C Gamma Correction Point 17

ShortName: SPR_GAMC17_C_*

Power: off/on Reset: soft

These registers are used to determine the 18th reference point (point 17 when counting from 0) for sprite gamma correction.

The values are represented in an unsigned 2.10 format with 2 integer and 10 fractional bits.

See SPR_GAMC for sprite gamma programming information.

-		- 4	
ĸ	estri	CTI	On.
	C3 (1)		

Restriction: The value should always be programmed to be less than or equal to 3.0.

DWord	Bit	Description		
0	31:12	Reserved		
		Format:	MBZ	
	11:0	GAMC17R		
		Default Value:	00000C00h	



		SPR_GAMC17				
		Format: U2.10				
		This value specifies the 18th reference point that is us correction.	sed fo	or the red color channel sprite gamma		
1	31:12	Reserved				
		Format:		MBZ		
	11:0	GAMC17G				
		Default Value:	00000C00h			
		Format:	U2.10			
		This value specifies the 18th reference point that is used for the green color channel sprite gamma correction.				
2	31:12	Reserved				
		Format:		MBZ		
	11:0	GAMC17B				
		Default Value:	000	00C00h		
		Format:	U2.1	10		
		This value specifies the 18th reference point that is us correction.	sed fo	or the blue color channel sprite gamma		



SFUSE_STRAP

		SFUSE_S	TRAP	
Register	gister Space: MMIO: 0/2/0			
Project: HSW				
Source:		PRM		
Default \	√alue:	0x00000000		
Access:		RO		
Size (in l	oits):	32		
Address	:	C2014h-C2017h		
Name:		South Fuses and Straps		
ShortNa	me:	SFUSE_STRAP		
Power:		Always on		
Reset:		soft		
DWord	Bit	C	Description	
0	31:8	Reserved		
		inside the display partition into their lowest	revent all PCH display functionality and put clocks power state. The CPU display will not work due to and hot plugs being disabled. Must use external	
		Value	Name	
		0b	Enable	
		1b	Disable	
	6	CRT DAC Capability Disable		
		Project:	DevLPT:H	
		This bit indicates whether the CRT DAC (VGA port) display capability is disabled. When disabled, PCH display hardware will prevent the CRT DAC (VGA port) DAC_CTL enable register bit from being set to 1b, force pcdclk to come from raw clock, and force the pixel clobe gated off. Other ports on the CPU display will continue to work. From dtfus_core_capintgfxdis.		
		Value	Name	
		0b	Enable	
		1b	Disable	
		Reserved		



	S	FUSE_S	TRAP	
	Project:	С	DevLPT:LP	
5	Reserved			
	Format:		MBZ	
4	Lane Reversal Strap			
	Project:		DevLPT:H	
	This bit indicates the state of the	DMI/FDI lar	ne reversal strap.	
	Value		Name	
	0b	Not Reverse	sed	
	1b	Reversed		
4	Reserved			
	Project: DevLPT:LP			
3	Reserved			
	Format:		MBZ	
	The strap is set if DDPB_CTRLDA Value 0b 1b	Not Pres	Name	
1	Digital Port C Present Strap This bit indicates the state of the The strap is set if DDPC_CTRLDA	•	o at rising edge of PCH_PWROK.	
	Value		Name	
	0b	Not Pres	sent	
	1b	Present		
0	Reserved			
	Project:	D	DevLPT:LP	
0	Digital Port D Present Strap			
	Project:		DevLPT:H	
	This bit indicates the state of the		•	
	The strap is set if DDPD_CTRLDA	TA pin is 1b		
	Value	Not Pres	Name	
	0b 1b		Sent	
	10	Present	Present	



South Display Engine Interrupt Bit Definition

	South Display Engine Interrupt Bit Definition
Register Space:	MMIO: 0/2/0
Project:	HSW
Source:	PRM
Default Value:	0x0000000
Size (in bits):	32
Address:	C4000h-C400Fh
Name:	South Display Engine Interrupts
ShortName:	SDE_INTERRUPT
Power:	Always on
Reset:	soft

South Display Engine (SDE) interrupt bits come from events within the south display engine.

The SDE_IIR bits are ORed together to generate the South/PCH Display Interrupt Event which will appear in the North Display Engine Interrupt Control Registers.

Only the rising edge of the PCH Display interrupt will cause the North Display IIR (DEIIR) PCH Display Interrupt event bit to be set, so all PCH Display Interrupts, including back to back interrupts, must be cleared in the SDEIIR before a new PCH Display Interrupt can cause the DEIIR to be set.

The South Display Engine Interrupt Control Registers all share the same bit definitions from this table.

THE South	Display	Engine interrupt Control Registers all share the same bit	delimitions nom this table	- .		
DWord	Bit	Description				
0	31:28	Reserved				
		Format:	MBZ			
	27	AUX Channel D This is an active high pulse on the AUX D done event				
	26	AUX Channel C This is an active high pulse on the AUX C done event				
	25	AUX Channel B This is an active high pulse on the AUX B done event				
	24	Reserved				
		Format:	MBZ			
	23	DisplayPort/HDMI/DVI D Hotplug The ISR is an active high level representing the Digital Port D hotplug detect input is enabled. The unmasked IIR is set on either a short or long pulse of Hot Plug Control Register.				
		Restriction		Project		
		Restriction : The DDI D HPD pin is not connected in the	package for LP parts	DevLPT:LP		



	South Display Engine Inte	errupt Bit Definition			
	and should not be used.				
22	DisplayPort/HDMI/DVI C Hotplug The ISR is an active high level representing the Digital Port C hotplug line when the Digital Port C hotplug detect input is enabled. The unmasked IIR is set on either a short or long pulse detection status in the Digital Port Hot Plug Control Register.				
21	DisplayPort/HDMI/DVI B Hotplug The ISR is an active high level representing the Digital Port B hotplug line when the Digital Port B hotplug detect input is enabled. The unmasked IIR is set on either a short or long pulse detection status in the Digital Port Hot Plug Control Register.				
20	Reserved				
	Format:	MBZ			
19	CRT Hotplug				
	Project:	DevLPT:H			
	The ISR is an active high level representing the ORed together blue and green channel detection status as of the last detection cycle. The unmasked IIR is set on the rising or falling edges of the blue or green channel detection status in the Analog Port CRT DAC Control Register.				
19	Reserved				
	Project:	DevLPT:LP			
	Format:	MBZ			
18	Reserved				
	Format:	MBZ			
17	Gmbus This is an active high pulse when any of the Mask register occur.	ne events unmasked events in GMBUS4 Interrupt			
16	South Error Interrupts Combined This is an active high level while any of the	e South Error Interrupt bits are set.			
15	GTC PCH Interrupts Combined The ISR is an active high level while any of	f the GTC_PCH_IIR bits are set.			
14:1	Reserved				
	Format:	MBZ			
0	FDI RX Interrupts Combined A				
	Project:	DevLPT:H			
	This is an active high level while any of the	e FDI_RX_ISR bits are set for transcoder A.			
0	Reserved				



South Display Engine Interrupt Bit Definition					
	Project:	DevLPT:LP			
	Format:	MBZ			



SHOTPLUG_CTL

			SHOTPLU	G_C	TL		
Register	Space:	MMIO: 0/2/0					
Project:		HSW					
Source:		PRM					
Default \	Value:	0x00000000					
Access:		R/W					
Size (in b	bits):	32					
Address	:	C4030h-C4033h	า				
Name:		South Hot Plug	Control				
ShortNa	me:	SHOTPLUG_CTL	-				
Power:		Always on					
Reset:		soft					
			Description				Project
The DD	I-A HPI	O Input Enable is found	d in the North Display	Engine	e registers.		DevLPT:H
DWord	Bit	Description					
0	31:29	Reserved					
		Format:			MBZ		
	28	DDI A HPD Input Ena	able				
		Project:		DevLPT	Γ:LP		
			the HPD buffer for the and in the North Displa	_	•		
		Value	Name			Description	
		0b	Disable	В	Buffer disabled		
		1b	Enable	В	Buffer enabled.		
	28	Reserved					
		Project:		DevL	PT:H		
Format		Format:	at: MBZ				
27:21 Reserved							
Format:				MBZ			
	20	DDI D HPD Input Enable Controls the state of the HPD buffer for the digital port D.					
		Value				Description	
			+				



		S	HOTPLUG_	CTL			
	1b	Enable		Buffer ena	abled.		
	Restriction Restriction: On LP parts the DDI D HPD should not be used as the pins are not					Project	
		d in the package.	DDI D HPD should	not be use	ed as the pins are not	DevLPT:L	
19:18	Reserved						
	Format:				MBZ		
17:16	DDI D HP	D Status					
	Access:			R/W	C		
	hotplug/u When HP and the ho The hotp events it is These are	This field reflects the hot plug detect status on port D. This bit is used for either monitor hotplug/unplug or for notification of a sink event. When HPD input is enabled and either a long or short pulse is detected, one of these bits will set and the hotplug IIR will be set (if unmasked in the IMR). The hotplug ISR gives the live state of the HPD pin. Due to the possibility of back to back HPD events it is recommended that software filters the value read from the ISR. These are sticky bits, cleared by writing 1s to both of them.					
The short pulse duration is programmed in SHPD_PULSE_CNT. Value Name Description							
	00b	No Detect	Digital port hot plug event not detected				
	X1b	Short Detect			plug event detected		
	1Xb	Long Detect			olug event detected		
	Restrictio	n : On LP parts the	Restriction DDI D HPD should		ed as the pins are not	Project DevLPT:l	
	connecte	d in the package.			·		
15:13							
	Format:				MBZ		
12		D Input Enable he state of the HPD	buffer for the digi	tal port C.			
	V	alue	Name		Description		
	0b	Disable	е	Buffer dis	abled		
	1b Enable Buffer enabled.		abled.				
11:10 Reserved							
	Format: MBZ						
9:8	DDI C HP	D Status					
	Access:			R/W	С		
	This field reflects the hot plug detect status on port C. This bit is used for either monitor hotplug/unplug or for notification of a sink event. When HPD input is enabled and either a long or short pulse is detected, one of these bits w						



SHOTPLUG CTL

and the hotplug IIR will be set (if unmasked in the IMR).

The hotplug ISR gives the live state of the HPD pin. Due to the possibility of back to back HPD events it is recommended that software filters the value read from the ISR.

These are sticky bits, cleared by writing 1s to both of them.

The short pulse duration is programmed in SHPD_PULSE_CNT.

Value	Name	Description
00b	No Detect	Digital port hot plug event not detected
X1b	Short Detect	Digital port short pulse hot plug event detected
1Xb	Long Detect	Digital port long pulse hot plug event detected

7:5 **Reserved**

Format: MBZ

4 DDI B HPD Input Enable

Controls the state of the HPD buffer for the digital port B.

Value	Name	Description
0b	Disable	Buffer disabled
1b	Enable	Buffer enabled.

3:2 **Reserved**

Format: MBZ

1:0 **DDI B HPD Status**

Access: R/WC

This field reflects the hot plug detect status on port B. This bit is used for either monitor hotplug/unplug or for notification of a sink event.

When HPD input is enabled and either a long or short pulse is detected, one of these bits will set and the hotplug IIR will be set (if unmasked in the IMR).

The hotplug ISR gives the live state of the HPD pin. Due to the possibility of back to back HPD events it is recommended that software filters the value read from the ISR.

These are sticky bits, cleared by writing 1s to both of them.

The short pulse duration is programmed in SHPD PULSE CNT.

Value	Name	Description
00b	No Detect	Digital port hot plug event not detected
X1b	Short Detect	Digital port short pulse hot plug event detected
1Xb	Long Detect	Digital port long pulse hot plug event detected



SHPD_PULSE_CNT

CL		DII	LSE	CN	т
ЭП	Гυ	ru	LJE		

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x000007CE

Access: R/W Size (in bits): 32

Address: C4034h-C4037h

Name: South HPD Pulse count DDI B

ShortName: SHPD_PULSE_CNT

Power: Always on Reset: global

Address: C4044h-C4047h

Name: South HPD Pulse count DDI C

ShortName: SHPD_PULSE_CNT_C

Valid Projects: [DevLPT:LP]
Power: Always on
Reset: global

Address: C4048h-C404Bh

Name: South HPD Pulse count DDI D

ShortName: SHPD_PULSE_CNT_D

Valid Projects: [DevLPT:LP]
Power: Always on
Reset: global

Description	Project
This register must be programmed properly before enabling DDI HPD detection. This register is on the chip reset, not the FLR or display debug reset.	
There is one instance of this register per DDI B, C, D.	DevLPT:LP
There is one instance of this register that applies to all DDI B, C, D.	DevLPT:H

DWord	Bit	Description		
0	31:17	Reserved		
		Format:	MBZ	
	16:0	ShortPulse Count		



SHPD_PULSE_CNT

Default Value: 007CEh 2000 microseconds

Description	Project
These bits define the duration of the pulse defined as a short pulse for DDI HPD. The value is the number of microseconds minus 2.	
The default value of 0x007CE = 2,000 microseconds (2 milliseconds) is for	
Displayport.	
For HDMI or DVI it should be programmed to 0x1869E = 100,000 microseconds (100 milliseconds).	
0xC2004 bits 10:8 allow pulse length to be overriden to 100ms for individual DDIs B/C/D	DevLPT:H



SHPD_FILTER_CNT

SHPD_FILTER_CNT

Register Space:

MMIO: 0/2/0

Project:

HSW

Source:

PRM

Default Value:

0x000001F2

Access:

R/W

Size (in bits):

32

Address:

C4038h-C403Bh

Name:

South HPD Filter count

ShortName:

SHPD_FILTER_CNT

Power:

Always on

Reset:

global

Reset. C

This register must be programmed properly before enabling DDI HPD detection.

This register is on the chip reset, not the FLR or display debug reset.

DWord	Bit	Description			
0	31:17	Reserved			
		Format:		MBZ	
	16:0	HPD Filter Count			
		Default Value: 001F2h 500 microseconds			
		These bits define the duration of the filter for DDI HPD.			
		The value is the number of microseconds minus 2.			
		The default value of 0x001F2 = 500 microseconds			



SERR_INT

SERR_INT

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: R/WC

Size (in bits): 32

Address: C4040h-C4043h

Name: South Error Interrupts

ShortName: SERR_INT
Power: Always on

Reset: soft

These are sticky bits, cleared by writing 1 to them. All the South Error Interrupt bits are ORed together to go to the South Display Engine ISR Error Interrupts Combined bit.

DWord	Bit	Description				
0	31	South Poison Status				
		This bit is set u	pon receiving the pois	on mes	sage.	
		Value	Name		Description	
		0b	Not Detected		Event not detected	
		1b	Detected		Event detected	
	30:1	Reserved				
	0	Reserved				
		Project:		DevLl	PT:H	
	0	Reserved				
		Project:		DevLP	T:LP	
		Format:		MBZ		



GPIO_CTL

Register Space: MMIO: 0/2/0	
Project: HSW	
Source: PRM	
Default Value: 0x00000808	
Access: R/W	
Size (in bits): 32	
Address: C5010h-C5013h	
Name: GPIO Control 0	
ShortName: GPIO_CTL_0	
Valid Projects: [DevLPT:H]	
Power: Always on	
Reset: soft	
Address: C501Ch-C501Fh	
Name: GPIO Control 3	
ShortName: GPIO_CTL_3	
Power: Always on	
Reset: soft	
Address: C5020h-C5023h	
Name: GPIO Control 4	
ShortName: GPIO_CTL_4	
Power: Always on	
Reset: soft	
Address: C5024h-C5027h	
Name: GPIO Control 5	
ShortName: GPIO_CTL_5	
Valid Projects: [DevLPT:H]	
Power: Always on	
Reset: soft	

The register controls a pair of pins that can be used for general purpose control, but usually is designated for specific functions according to the requirements of the device and the system that the device is in.

Each pin of the two pin pair is designated as a clock or data for descriptive purposes. See the table at the beginning of this section to determine which pins/registers are supported and their intended functions.

Board design variations are possible and would affect the usage of these pins.



				GPIO CTL				
There ar	e multi	ple instances	of this register to	support each of the GPIO p	oin pairs.			
DWord	Bit	Description						
0	31:13	Reserved						
Format:								
	12	GPIO Data Ir	า					
		Default Valu	e: Ub U	ndefined (read only depend	s on I/O pin)			
		Access:	RO					
			lue that is sampled defined at reset.	ed on the GPIO_Data pin as a	an input.			
	11	GPIO Data V	'alue					
		Default Valu	e:			1b		
		Access:				R/W		
	This is the value that should be place on the GPIO Data pin as an output. This value is only written into the register if GPIO DATA MASK is also asserted. The value will appear on the pin if this data value is actually written to this region Data DIRECTION VALUE contains a value that will configure the pin as an output The default of '1' mimics the I2C external pull-ups.					asserted. this register and the GPIO		
	10	GPIO Data N	/lask					
		Access:	Access: WO					
		This is a mask bit to determine whether the GPIO DATA VALUE bit should be written into the register. This value is not stored and when read returns 0.						
		Value	Name		Description	1		
		0b	No Write	Do NOT write GPIO Data	Value bit			
		1b	Write	Write GPIO Data Value b	it.			
	9	GPIO Data D	irection Value					
		Access: R/W						
		This is the value that should be used to define the output enable of the GPIO Data pin. This value is only written into the register if GPIO Data DIRECTION MASK is also asserted. The value that will appear on the pin is defined by what is in the register for the GPIO DATA VALUE bit.						
		Value	Name		Description	1		
		0b	Input	Pin is configured as an ir	nput			
		1b	Output	Pin is configured as an o	utput			
	8	GPIO Data D	irection Mask					
		Access:			WO			
				e whether the GPIO Data DII not stored and when read a				



				GPIO_CTL	
	Value	Nan	ne	Description	
	0b	No Write	e	Do NOT write GPIO Data Direction Value b	pit
	1b	Write		Write GPIO Data Direction Value bit	
7:5	Reserved	<u> </u>			
	Format:			MBZ	
4	GPIO Clo	ck Data In		-L	
	Default \	/alue:	Ub	Undefined (read only depends on I/O pin)	
	Access:		RO		
		e value that s undefined		pled on the GPIO Clock pin as an input. et.	
3	GPIO Clo	ck Data Va	alue		
	Default \	/alue:			1b
	Access:				R/W
	This is the	e value that	t should	d be place on the GPIO Clk pin as an output	
				ne pin if this data value is actually written to	
2	Clock DIR The defa	RECTION VA	ALUE co imics th	ne pin if this data value is actually written to ontains a value that will configure the pin as ne I2C external pull-ups.	
2	Clock DIR The defa	RECTION VA	ALUE co imics th	ontains a value that will configure the pin as ne I2C external pull-ups.	
2	Clock DIR The defa GPIO Clo Access:	RECTION VA	ALUE co imics th	ontains a value that will configure the pin as ne I2C external pull-ups. WO	an output.
2	Clock DIR The defa GPIO Clo Access: This is a r	RECTION VA ult of '1' mi ock Data M	ALUE co imics th lask determ	ontains a value that will configure the pin as ne I2C external pull-ups.	an output.
2	Clock DIR The defa GPIO Clo Access: This is a r	RECTION VA ult of '1' mi ock Data M mask bit to eer. This valu	ALUE co imics th lask determ	ontains a value that will configure the pin as ne I2C external pull-ups. WO whether the GPIO Clock DATA VALUE be	an output.
2	Clock DIR The defa GPIO Clo Access: This is a r the regist	RECTION VA ult of '1' mi ock Data M mask bit to eer. This valu	ALUE co imics th lask determ ue is no	wontains a value that will configure the pin as the I2C external pull-ups. WO white whether the GPIO Clock DATA VALUE be stored and when read always returns 0.	oit should be written into
2	GPIO Clo Access: This is a r the regist Value	eck Data M mask bit to eer. This valu	ALUE co imics th lask determ ue is no	wo mine whether the GPIO Clock DATA VALUE bot stored and when read always returns 0.	oit should be written into
2	GPIO Clo Access: This is a r the regist Value 0b 1b	eck Data M mask bit to eer. This valu No Writ	ALUE co imics th lask determ ue is no ime te	wo nine whether the GPIO Clock DATA VALUE bot stored and when read always returns 0. Do NOT write GPIO Clock Data Value bit Write GPIO Clock Data Value bit	oit should be written into
	GPIO Clo Access: This is a r the regist Value 0b 1b	eck Data M mask bit to er. This valu No Write	ALUE co imics th lask determ ue is no ime te	wo nine whether the GPIO Clock DATA VALUE bot stored and when read always returns 0. Do NOT write GPIO Clock Data Value bit Write GPIO Clock Data Value bit	oit should be written into
	GPIO Clo Access: This is a r the regist Value 0b 1b GPIO Clo Access: This is the	eck Data M mask bit to eer. This valu No Write where the contractions of the contra	determue is no te	wo mine whether the GPIO Clock DATA VALUE to stored and when read always returns 0. Description Do NOT write GPIO Clock Data Value bit Write GPIO Clock Data Value bit R/W d be used to define the output enable of the	e GPIO Clock pin.
	GPIO Clo Access: This is a r the regist Value 0b 1b GPIO Clo Access: This is the ris sthe regist	mask bit to er. This value No Write Pock Direction evalue that e is only wr	determue is no value t should ritten in	wo nine whether the GPIO Clock DATA VALUE be stored and when read always returns 0. Description Do NOT write GPIO Clock Data Value bit Write GPIO Clock Data Value bit R/W d be used to define the output enable of the not the register if GPIO Clock DIRECTION M.	e GPIO Clock pin. ASK is also asserted.
	GPIO Clo Access: This is a r the regist Value 0b 1b GPIO Clo Access: This is the ris value This value	mask bit to ner. This value No Write week Direction e value that e is only wreethat will a	determue is no value t should ritten in	wo mine whether the GPIO Clock DATA VALUE to stored and when read always returns 0. Description Do NOT write GPIO Clock Data Value bit Write GPIO Clock Data Value bit R/W d be used to define the output enable of the	e GPIO Clock pin. ASK is also asserted.
	GPIO Clo Access: This is a r the regist Value 0b 1b GPIO Clo Access: This is the ris sthe regist	mask bit to ner. This value No Write week Direction e value that e is only wreethat will a	determue is no value t should ritten in	wo nine whether the GPIO Clock DATA VALUE be stored and when read always returns 0. Description Do NOT write GPIO Clock Data Value bit Write GPIO Clock Data Value bit R/W d be used to define the output enable of the not the register if GPIO Clock DIRECTION M.	e GPIO Clock pin. ASK is also asserted.
	GPIO Clo Access: This is a r the regist Value 0b 1b GPIO Clo Access: This is the resist the regist the register the regist the regist the register the register the regist the register t	mask bit to er. This value No Write value that e is only wre that will a LUE bit.	determue is no telemente telemente is hould ritten in appear of the telemente is the teleme	wo mine whether the GPIO Clock DATA VALUE bet stored and when read always returns 0. Description Do NOT write GPIO Clock Data Value bit Write GPIO Clock Data Value bit Write GPIO Clock Data Value bit R/W d be used to define the output enable of the onto the register if GPIO Clock DIRECTION Months on the pin is defined by what is in the register.	e GPIO Clock pin. ASK is also asserted. ter for the GPIO Clock
	Clock DIR The defa GPIO Clock Access: This is a result the regist Value 0b 1b GPIO Clock Access: This is the regist This value The value DATA VA Value 0b	mask bit to mask b	determue is no telescon Value is should ritten in appear of the telescon value is not the telescon value is should ritten in appear of the telescon value in is continued in its	wo mine whether the GPIO Clock DATA VALUE to stored and when read always returns 0. Description Do NOT write GPIO Clock Data Value bit Write GPIO Clock Data Value bit Write GPIO Clock Data Value bit R/W d be used to define the output enable of the output	e GPIO Clock pin. ASK is also asserted. ter for the GPIO Clock
	Clock DIR The defa GPIO Clo Access: This is a r the regist Value 0b 1b GPIO Clo Access: This is the This valu The value DATA VA Value 0b 1b	mask bit to mask b	determine te should be a shoul	wo nine whether the GPIO Clock DATA VALUE to stored and when read always returns 0. Description Do NOT write GPIO Clock Data Value bit Write GPIO Clock Data Value bit Write GPIO Clock Data Value bit R/W d be used to define the output enable of the onto the register if GPIO Clock DIRECTION Months on the pin is defined by what is in the register infigured as an input and the output driver infigured as an output	e GPIO Clock pin. ASK is also asserted. ter for the GPIO Clock





				GMBUS0					
Register	Space:	ММ	IO: 0/2/0						
Project:		HSW	V						
Source:		PRM	1						
Default \	/alue:	0x00	0000000						
Access:		R/W	1						
Size (in b	oits):	32							
Address:		C51	00h-C5103h						
Name:		GMI	BUS0 Clock/Po	rt Select					
ShortNa	me:	GMI	BUS0						
Power:		Alwa	ays on						
Reset:		soft							
				rate of the serial bus and the or re the first data valid bit is set.	device the controller is conn	ected to.			
DWord	Bit			Description	1				
0	31:12	Reserved							
		Format:	Format: MBZ						
	11	Reserved	eserved						
10:8		GMBUS R	iMBUS Rate Select hese two bits select the rate that the GMBUS will run at. It also defines the AC timing arameters used. t should only be changed between transfers when the GMBUS is idle.						
		parameter	s used.			ning			
		parameter It should	s used.						
		parameter It should	s used. only be change	ed between transfers when the	e GMBUS is idle.				
		parameter It should o	s used. only be change	ed between transfers when the	e GMBUS is idle. Description				
		It should of the should be	s used. only be change	ed between transfers when the Name 100 KHz	e GMBUS is idle. Description 100 KHz				
	7:3	It should of the control of the cont	s used. only be change	Name 100 KHz	Description 100 KHz 50 KHz				
	7:3	It should of the control of the cont	s used. only be change	Name 100 KHz	Description 100 KHz 50 KHz	J			
	7:3	parameter It should of the sho	s used. only be change /alue elect selects a GMBL PIO Pin Usage	Name 100 KHz	Per GMBUS is idle. Description 100 KHz 50 KHz Reserved MBZ US communication. Ich pin pairs are available for	r a particular			
		parameter It should of the sho	s used. only be change /alue elect selects a GMBL PIO Pin Usage	Name 100 KHz 50 KHz Reserved US pin pair for use in the GMBI table above to determine white function of that pin pair.	Personal description of the communication of the co	r a particular			



GMBUS0						
	010b	DAC DDC	DDC for Analog monitor (VGA/CRT DAC)	DevLPT:H		
	100b	DDIC	DDC for HDMI/DVI port C			
	101b	DDIB	DDC for HDMI/DVI port B			
	110b	DDID	DDC for HDMI/DVI port D	DevLPT:H		
	111b	Reserved	Reserved			



Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000 Access: R/W Protect

Size (in bits): 32

Address: C5104h-C5107h

Name: GMBUS1 Command/Status

ShortName: GMBUS1
Power: Always on
Reset: soft

This register lets the software indicate to the GMBUS controller the slave device address, register index, and indicate when the data write is complete.

When the SW_CLR_INT bit is asserted, all writes to the GMBUS2, GMBUS3, and GMBUS4 registers are discarded. The GMBUS1 register writes to any other bit except the SW_CLR_INT are also lost. Reads to these registers always work normally regardless of the state of the SW_CLR_INT bit.

Note:

Note: On ULT systems with ISCLK PLL shutdown enabled, display register C2020h bit 12 must be set to 1b before sending a GMBUS transaction. If no other feature requires register C2020h bit 12, it can be cleared to 0b after the GMBUS transaction is complete. To save power, register C2020h bit 12 must be cleared to 0b when internal graphics is put in the D3 device power state.

L	<i>-</i>		'					
DWord	Bit		Description					
0	31	Softwa	re Clear Inte	errupt				
		Access	:		R/W			
		local re	(SW_CLR_INT) This bit must be clear for normal operation. Setting the bit then clearing it acts as local reset to the GMBUS controller. This bit is commonly used by software to clear a BUS_ERROR when a slave device delivers a NACK					
		Value	Name	Descr	ription			
		0b	Clear HW_RDY	If this bit is written as a zero when its HW_RDY bit and allows register write registers (Write Protect Off). This bit is cleared to zero when an exto occur.	•			
		1b	Assert	Asserted by software after servicing t	he GMBUS interrupt.			



				GN	MBUS1	
		HW_RDY	also ass When	Setting this bit causes the INT status bit to be cleared. Setting (1) this bit also asserts the HW_RDY bit (until this bit is written with a 0). When this bit is set, no writes to GMBUS registers will cause the contents to change with the exception of this bit which can be written.		
30		re Ready			· · · · · · · · · · · · · · · · · · ·	
	Value			oit used in	conjunction with HW_RDY bit.	
	0b	De-Asse		corted via	Description a the assertion event for HW_RDY bit	
	1b	SW Asse			by software, results in de-assertion of HW_RDY bit	
29	(ENT) E	this bit is e		d the slav	onse. We device response has exceeded the timeout period, the rrupt bit is set.	
	V	alue	Nan	ne	Description	
	0b		Disable		Disable timeout counter	
	1b		Enable	ble Enable timeout counter		
28	Reserve	ed				
	Format	t:			MBZ	
	Bus Cycle Select GMBUS cycle will always consist of a START followed by Slave Address, followed by an optional read or write data phase. A read cycle with an index will consist of a START followed by a Slave Address a WRITE indication and the INDEX and then a RESTART with a Slave Address and an optional read data phase. The GMBUS cycle will terminate either with a STOP or by entering a wait state. The WAIT state exited by generating a STOP or by starting another GMBUS cycle. This can only cause a STOP to be generated if a GMBUS cycle is generated, the GMBUS is currently in a data phase, or it is in a WAIT phase: Note that the three bits can be decoded as follows: 27 = STOP generated 26 = INDEX used					
	Value	ycle ends i N a	me		Description	
	000b	No cycle		No GME	BUS cycle is generated	
	001b	No Index Wait	No Stop,		cycle is generated without an INDEX, with no STOP, and th a WAIT	
	010b	Reserved		Reserve	d	
	011b	Index, No Wait	Stop,	GMBUS with a W	cycle is generated with an INDEX, with no STOP, and enough $\overline{f W}$	

100b Gen Stop

Generates a STOP if currently in a WAIT or after the completion of



		the current byte if active
101b	No Index, Stop	GMBUS cycle is generated without an INDEX and with a STOP
110b	Reserved	Reserved
111b	Index, Stop	GMBUS cycle is generated with an INDEX and with a STOP

24:16 **Total Byte Count**

Format: MBZ

This determines the total number of bytes to be transferred during the DATA phase of a GMBUS cycle.

The DATA phase can be prematurely terminated by generating a STOP while in the DATA phase (see Bus Cycle Select).

Do not change the value of this field during GMBUS cycles transactions.

15:8 8 bit Slave Register Index

(INDEX) This field specifies the 8-bits of index to be used for the generated bus write transaction or the index used for the WRITE portion of the WRITE/READ pair.

It only has an effect if the enable Index bit is set.

Do not change this field during a GMBUS transaction.

7:0 Slave Address And Direction

Bits 7:1 = 7-bit GMBUS Slave Address (SADDR): When a GMBUS cycle is to be generated using the Bus Cycle Select field, this field specifies the value of the slave address that is to be sent out. For use with 10-bit slave address devices, set this value to 11110XXb (where the last two bits (XX) are the two MSBs of the 10-bit address) and the slave direction bit to a write. This is followed by the first data byte being the 8 LSBs of the 10-bit slave address.

Bit $0 = \text{Slave Direction Bit: When a GMBUS cycle is to be generated based on the Bus Cycle Select, this bit determines if the operation will be a read or a write. A read operation with the index enabled will perform a write with just the index followed by a re-start and a read. A 1 indicates that a Read from the slave device operation is to be performed. A 0 indicates that a Write to the slave device operation is to be performed.$

Value	Name	Description
00000001b	General	General Call Address
00000000b	Start	Start Bye
0000001Xb	CBUS	CBUS Address
11110XXXb	10-bit	10-Bit addressing
Others	Reserved	Reserved



				GMBUS2			
Register Space:		: N	MMIO: 0/2/0				
Project:		H	HSW				
Source:		P	PRM				
Default \	/alue:	C	0x00000800				
Access:		F	R/W Protect				
Size (in b	oits):	3	32				
Address:		C	C5108h-C510B	h			
Name:		C	GMBUS2 Statu	s			
ShortNa	me:	C	SMBUS2				
Power:		A	Always on				
Reset:		S	oft				
DWord	Bit			Description			
0	31:16	Reserv	ed				
		Forma	t:		MBZ		
	15	Software wishing to arbitrate for the GMBUS resource can poll this bit until it reads a zero and will then own usage of the GMBUS controller. This bit has no effect on the hardware, and is only used as semaphore among various independent software threads that don't know how to synchronize their use of this resource that may need to use the GMBUS logic. Writing a one to this bit is software's indication that the software use of this resource is now terminated and it is available for other clients.					
		Value	Name	Descr	ription		
		0b	GMBUS is Acquired	•	in this bit position indicates that the the subsequent reads of this register		
		1b	GMBUS in Use	Read operation that contains a one fis currently allocated to someone elso Once set, a write of a 1 to this bit in relinquished the GMBUS resource ar 0.	dicates that the software has		
	14	Hardware Wait Phase					
		Access	5:		RO		
		-		once in a WAIT_PHASE, the software cater (RESTART) cycle followed by anoth	an now choose to generate a STOP ner GMBUS transaction on the GMBUS.		



			G	MBUS2		
	Value Name Description			Description		
	0b	No Wait	The GMBUS engine	ne GMBUS engine is not in a wait phase.		
	1b Wait Set when GMBUS engine is in wait phase. Wait phase is entered at the end of the current transaction when that transaction is selected not to terminate with a STOP.			red at the end of the current transaction when that		
13	Slave S	tall Time	out Error			
	Access	• ·		RO		
	This bit	indicates	that a slave stall tin	neout has occurred. It is tied to the Enable Timeout (ENT) bit.		
	Value	•	Name	Description		
	0b	No Sla	ave Timeout	No slave timeout has occurred		
	1b	Slave	Timeout	A slave acknowledge timeout has occurred		
12	GMBUS	Interru	ot Status			
	Access			RO		
	This bit	indicates	that an event that o	causes a GMBUS interrupt has occurred.		
	Value	Name		Description		
	0b	No Interrupt		hat could cause a GMBUS interrupt have not occurred or cleared by software assertion of the SW_CLR_INT bit.		
	1b Interrupt GMBUS interrupt event occurred. This interrupt must have been types enabled in the GMBUS4 register			·		
11	Hardwa	are Read	у			
		Access: RO				
	(HW_RDY) This provides a method of detecting when the current software client routine can proceed with the next step in a sequence of GMBUS operations. This data handshake bit is used in conjunction with the SW_RDY bit. When this bit is asserted by the GMBUS controller, it results in the de-assertion of the SW_RDY bit. This bit resumes to normal operation when the SW_CLR_INT bit is written to a 0.					
	Value	Name		Description		
	0b	0	Condition required for assertion has not occurred or when this bit is a one and: - SW_RDY bit has been asserted - During a GMBUS read transaction, after the each read of the data register - During a GMBUS write transaction, after each write of the data register - SW_CLR_INT bit has been cleared			
	1b	1 [Default	SW_CLR_INT bit - When an active	ed under the following conditions: r when the transaction is aborted by the setting of the e GMBUS cycle has terminated with a STOP a GMBUS write transaction, the data register needs and can		



			GMBUS2		
			accept another four bytes of data - During a GMBUS read transaction, this bit is asserted when the data register has four bytes of new data or the read transaction DATA phase is complete and the data register contains the last few bytes of the read data		
10	NAK In	dicator			
	Access	:	RO		
	Value	Nam	e Description		
	0b	No bus error	No bus error has been detected or SW_CLR_INT has been written as a zero since the last bus error		
	1b	No Ack	Set by hardware if any expected device acknowledge is not received from the slave within the timeout		
9	GMBUS	S Active			
	Access		RO		
(GA) This is a status bit that indicates whether the GMBUS controller		atus bit that indicates whether the GMBUS controller is in an IDLE state or not.			
	Value	Name	Description		
	0b	Idle	The GMBUS controller is currently IDLE		
1b Active This indicates that the bus is in START, ADDRESS, INDEX, D Phase. Set when GMBUS hardware is not IDLE.			This indicates that the bus is in START, ADDRESS, INDEX, DATA, WAIT, or STOP Phase. Set when GMBUS hardware is not IDLE.		
8:0	8:0 Current Byte Count				
Access: RO			RO		
	Can be used to determine the number of bytes currently transmitted/received by the GMBUS controller hardware. Hardware sets it to zero at the start of a GMBUS transaction data transfer and incremented after the completion of each byte of the data phase. Note that because reads have internal storage, the byte count on a read operation may be ahead of the data that has been accepted from the data register.				



GMBUS3

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: R/W Protect

Size (in bits): 32

Double Buffer HW_RDY

Update Point:

Address: C510Ch-C510Fh

Name: GMBUS3 Data Buffer

ShortName: GMBUS3
Power: Always on
Reset: soft

This is the data read/write register. This register is double buffered.

Bit 0 is the first bit sent or read, bit 7 is the 8th bit sent or read, all the way through bit 31 being the 32nd bit sent or read.

For GMBUS write operations with a non-zero byte count, this register should be written with the data before the GMBUS cycle is initiated.

For byte counts that are greater than four bytes, this register will be written with subsequent data only after the HW_RDY status bit is set indicating that the register is now ready for additional data.

For GMBUS read operations, software should wait until the HW_RDY bit indicates that the register contains the next set of valid read data before reading this register.

DWord	Bit	Description
0	31:24	Data Byte 3
	23:16	Data Byte 2
	15:8	Data Byte 1
	7:0	Data Byte 0



			GMBUS4			
Space	e: M	MMIO: 0/2/0				
Project:		HSW				
Source:		PRM				
/alue:	0×	c00000000				
	R/	W				
its):	32	32				
	C:	C5110h-C5113h				
	GI	GMBUS4 Interrupt Mask				
ne:	Gl	MBUS4				
	Al	ways on				
	sc	oft				
Bit			Description			
31:5	Reserved					
	Format:		MBZ			
4.0	This field interrupt For write does NO interrupt may be u two DWC	eld specifies which GMBUS interrupts events may contribute to the setting of GMBUS upt status bit in the second level interrupt status register. Trites, the HW Ready (HWRDY) interrupt indicates that software can write the next DWORD. It NOT mean that the transfer of data to the slave device has completed. The IDLE or HW wait upt may be used to detect the end of writing data to the slave device. The HWRDY interrupt e used for gmbus write cycles only to detect when to write the next DWORD after the first WORDs have been written to GMBUS3.				
	Value	Description				
	0b					
	0XXXXb	Slave stall TO Disable	Disable Slave stall timeout interrupt			
1XXXXb Slave stall TO Enable Slave stall timeout interrupt Enable						
	X0XXXb NAK Disable Disable NAK interrupt					
	X1XXXb NAK Enable Enable NAK interrupt					
XX0XXb Idle Disable Disable Idle interrupt						
XX1XXb Idle Enable Enable Idle interrupt						
,	/alue: its): me: Bit 31:5	ralue: Oxivation R/ ralue: Oxivation R/ ratis): 32 C: Grand: C: Grand: All scores Romat: 4:0 Interrupt This field interrupt may be untwo DWC To read: Value Ob OXXXXb IXXXXb XXXXXb XXXXXb	HSW PRM /alue: 0x00000000 R/W its): 32 C5110h-C5113h GMBUS4 Interrupt Maseme: GMBUS4 Always on soft Bit 31:5 Reserved Format: 4:0 Interrupt Mask This field specifies which GMBU interrupt status bit in the secon For writes, the HW Ready (HW does NOT mean that the transfinterrupt may be used to detect may be used for gmbus write two DWORDs have been writted two DWORDs have been writted For reads, the HWRDY interrupt Value Name Ob OXXXXb Slave stall TO Disable 1XXXXb Slave stall TO Enable X0XXXb NAK Disable X1XXXb NAK Enable XX0XXb Idle Disable			



GMBUS4				
	XXX0Xb	HW Wait Disable	Disable Hardware wait (cycle without a stop has completed) Interrupt	
	XXX1Xb	HW Wait Enable	Enable Hardware wait (cycle without a stop has completed) Interrupt	
	XXXX0b	HW Ready Disable	Disable Hardware ready (Data has been transferred) interrupt	
	XXXX1b	HW Ready Enable	Enable Hardware ready (Data has been transferred) interrupt	



GMBUS5						
Register Space:		MMIO: 0/2/0				
Project:		HSW	HSW			
Source:		PRM	PRM			
Default Va	lue:	0x00000000	0x0000000			
Access:		R/W	R/W			
Size (in bit	:s):	32				
Address:		C5120h-C5123h				
Name:		GMBUS5 2 Byte Index				
ShortNam	e:	GMBUS5				
Power:		Always on				
Reset:		soft				
This regist	er provi	des a method for the software indicate to th	e GMBUS controller the 2 byte device index.			
DWord	Bit	Description				
0	31	2 Byte Index Enable				
		When this bit is asserted (1), then bits 15:0 are used as the index.				
		Bits 15:8 are used in the first byte which is the most significant index bits.				
		The slave index in the GMBUS1<15:8> are ignored.				
В		Bits 7:0 are used in the second byte which	s the least significant index bits.			
	30:16	Reserved				
Fo		Format:	MBZ			
	15:0	2 Byte Slave Index This is the 2 byte index used in all GMBUS a	ccesses when hit 31 is asserted (1)			



SBI_ADDR

		SBI_ADDR			
Register Space:		MMIO: 0/2/0			
Project:		HSW			
Source:		PRM			
Default '	Value:	0x00000000			
Access:		R/W			
Size (in l	bits):	32			
Address	:	C6000h-C6003h			
Name:		SBI Address			
ShortNa	me:	SBI_ADDR			
Power:		Always on			
Reset:		PLTRST#			
DWord	Bit	Description			
0	31:16	Address Offset Register address offset. Program the upper 8 bits with the Target ID and the lower 8 bits with the Register Start.			
15:11 Rese		Reserved			
Forr		Format: MBZ			
	10:8	Base Address Register Base Address Register (BAR). Always program to 000b.			
7:0 Routing ID Routing ID (RID). Always program to 00h.					



SBI_DATA

	SBI_DATA							
Register Space:		e: MMIO: 0/2/0						
Project:		HSW						
Source:		PRM						
Default \	/alue:	0x0000000						
Access:		Write/Read Status						
Size (in b	oits):	32						
Address:		C6004h-C6007h						
Name:		SBI Data						
ShortNa	me:	SBI_DATA						
Power:		Always on						
Reset:		PLTRST#						
DWord	Bit	Description						
0	31:0	Data						
		Register data associated with the addressed register.						
		With a write on the Sideband interface, the content of this register is delivered to the addressed						
		register when the Sideband access is triggered.						
		With a read on the Sideband interface, the hardware updates the content of this register with the						
		return value of the addressed register upon read completion of the triggered Sideband access.						
		The read value is only meaningful when the status bit SBI_CTL_STAT Busy is 0b (Ready).						



SBI_CTL_STAT

						SBI_CTL_S	TAT			
Register Space: MMIO: 0/2/0										
Project: HSW										
Source:		PRI	M							
Default \	√alue:	0x0	000	00000						
Access:		R/V	٧							
Size (in b	oits):	32								
Address:		C60	008	h-C600Bl	า					
Name:		SBI	Со	ntrol and	Sta	tus				
ShortNa	me:	SBI	_CT	L_STAT						
Power:		Alw	ays	s on						
Reset:		PLT	RS	T#						
DWord	Bit					Des	scription			
0	31:17	Reserved								
		Format: MBZ								
	16	Reserved								
		Project: DevLPT:LP								
		Format: MBZ								
	16	Destinati	on	ID Selec	t				_	
		Project: DevLPT:H								
		This field	sele	ects betw	een	the two endpoints accessible by display.				
		Value		Nam						
		0b		iCLK		Addressed endpoint	point is iCLK, ID = 0xED			
		1b		mPHY		Addressed endpoint	lpoint is mPHY, ID = 0xD6			
	15:8	Opcode This is the	e op	ocode ser	nt in	the sideband messag	ge.			
		Value		Name			Description	n	Project	
		02h	IO	Rd	IO	Read - use for mPHY	IP access.		DevLPT:H	
		03h	IO	Wr	IO '	IO Write - use for mPHYIP access. DevLPT:H			DevLPT:H	
		06h	CR	RRd	Rea	Read Private Control Register - use for iCLKIP access				
		07h	CR	RWr	Wri	ite Private Control Re	egister - use	for iCLKIP access		
		Others	Re	served	Res	served				
7:3 Reserved										

794



	SBI_CTL_STAT										
		Format:			MBZ						
	2:1	Response Status									
		Access:						RO			
			_	•		tatus from hardware for the pr when the status bit Busy is 0b.		ously completed transaction.			
		Value	N	ame		Des	scrip	tion			
		00b	Succes	sful	Pr	evious transaction was success	sful				
		01b	Unsuc	cessful	Pr	evious transaction was unsucc	cessf	ul or not supported			
		Others Reserved F			Re	Reserved					
	0	Busy									
		Access:				Write/Read Status					
						r an sideband access using the	e cur	rrent contents of registers			
						_CTL_STAT.	J. 11 -	Ale in DUCV leit in and			
				_		e contents of these registers w rays handled by the hardware a					
						· ·		ransaction, keeping it at the Busy			
			•			n progress and clearing it when					
Software must wait for this bit to clear to Ready prior to starting a ne						g a new transaction.					
Value Name Description											
		0b	Ready	The Displa	ay	sideband interface is read for	a ne	w transaction			
1b Busy The Display sideband interfa					sideband interface is busy with	h the	e previous transaction.				



PIXCLK_GATE

	PIXCLK_GATE								
Register	Space	e: MMIO: 0/2	/0						
Project:		HSW							
Source:		PRM							
Default \	√alue:	0x0000000	0						
Access:		R/W							
Size (in b	oits):	32							
Address		C6020h-C6	6023h						
Name:		Pixel Clock	Gate						
ShortNa	me:	PIXCLK_GA	PIXCLK_GATE						
Power:		Always on	Always on						
Reset:		soft	soft						
DWord	Bit			Description					
0	31:1	Reserved							
		Format:			MBZ				
	0	The display pixel	Clock UnGate eld controls the pixel clock gate. splay pixel clock must be gated prior to disabling the clock, and kept gated until after the senabled and the warmup period has passed.						
		Value Name Description							
		0b	Gate	Gate the pixel cloc	k				
		1b	Ungate	Ungate the pixel cl	lock				



GTCCLK_EN

	GTCCLK_EN							
Register	Space	e: MMIO: 0/2,	/0					
Project:		HSW						
Source:		PRM						
Default \	/alue:	0x0000000)					
Access:		R/W						
Size (in b	oits):	32						
Address:		C6030h-C6	033h					
Name:		GTC Clock I	Enable					
ShortNa	me:	GTCCLK_EN	I					
Power:		Always on						
Reset:		soft						
DWord	Bit			Description				
0	31:1	Reserved						
		Format:			MBZ			
	0	GTC Clock Enable	he GTC clock enable.					
				enabling GTC the	n wait for 40us for warmup, then GTC			
		The GTC clock must be enabled prior to enabling GTC, then wait for 40us for warmup, then GTC can be enabled.						
		The clock must be kept enabled until after GTC is disabled.						
		Value	Name		Description			
		0b	Disable	Disable the GTC c	lock			
		1b	Enable	Enable the GTC clo	ock			

797



${\bf RAWCLK_FREQ}$

		RAWC	LK_F	RE	Q					
Register Space: MMIO: 0/2/0										
Project:		HSW								
Source:		PRM								
Default \	/alue:	0x00000800								
Access:		R/W								
Size (in b	oits):	32								
Address:		C6204h-C6207h								
Name:		Rawclk Frequency								
ShortNa	me:	RAWCLK_FREQ								
Power:		Always on								
Reset:		soft								
DWord	Bit		Des	scrip	tion					
0	31:15	Reserved								
		Format:				MBZ				
	14:10	Reserved								
		Project: DevLPT:H								
		Format:	N	ИBZ						
	14:10	Deglitch Amount								
		Default Value: 00010b 2 clks								
		Project: DevLPT:LP								
		This field specifies the deglitch amount for GTC.								
	9:0	Rawclk frequency								
		Description								
		Program this field to match the rawclk frequency. This is used to generate a divided down clock for miscellaneous timers in display.								
		Raw Clock = 125 MHz								
Raw Clock = 24 MHz							DevLPT:LP			
		Value					Name			
000000000b						0				
		00000000								



PP_STATUS

					PP_STATUS					
Register	Space:	N	ИМIO: 0	/2/0						
Project:		F	HSW							
Source: PRM										
Default Value: 0x08000000										
Access:		R	RO							
Size (in b	oits):	3	32							
Address:		C	7200h-	C7203	3h					
Name:		Р	anel Po	wer St	tatus					
ShortNai	me:	P	P_STAT	US						
Power:		Α	Always o	n						
Reset:		S	oft							
DWord	Bit				Description					
0	31	Softwar defined	Panel Power On Status In oftware is responsible for enabling the embedded panel display only at the correct point as lefined in the mode set sequence. This bit will become "0" only after the panel power down sequencing is completed.							
		Value	Name		Description					
		0b	Off		Indicates that the panel power down sequencing has completed. A power cycle delay may be currently active.					
		1b	On		ates that the panel is currently powered up or is currently in the powern sequence.					
	30	Reserv								
		Format: MBZ								
-	29:28	Power Sequence Progress								
		Value	Nar	ne	Description					
		00b	None		Indicates that the panel is not in a power sequence					
		01b	Power	Up	Indicates that the panel is in a power up sequence (may include power cycle delay)					
		10b	Power Down		Indicates that the panel is in a power down sequence					
		11b	Reserved Reserved							
27 Power Cycle Delay Active Power cycle delays occur after a panel power down sequence or after a hardware resa a power cycle delay will occur using the default value for the timing.					ccur after a panel power down sequence or after a hardware reset. On reset,					



PP_STATUS										
	Value	Name		Description						
0b Not Active A		A power cycle delay is not currently active								
	1b	Active [Default]	A power cycle delay is	s currently active						
26:4	Reserved									
	Format:			MBZ						
3:0	Reserved									



PP_CONTROL

				PP_CON	TROL					
Register	Space:	М	MIO: 0/2/0							
Project:		HS	SW							
Source:										
Default \										
Access:		R/	W							
Size (in b	oits):	32								
Address:		C7	204h-C7207	'h						
Name:		Pa	nel Power C	ontrol						
ShortNa	me:	PP	_CONTROL							
Power:		Αl\	ways on							
Reset:		SO.	ft							
DWord	Bit			С	Description					
0	31:16	Reserve	d							
	15:4	Reserve	Reserved							
		Format: MBZ								
	3	occur with This is in receiver. When so	s used to for thout enabli ntended for oftware clear	ng the panel power sec panels that require VDI	quence. Ito be asserte (disable VDD of	Port panel so AUX transactions can d before accessing AUX port on the override) it must ensure that T4 power				
		Value	Name			cription				
		0b	Not Force	Panel VDD controlled	d by Panel Pow	er Sequence state machine				
		1b	Force	Force panel VDD on						
	2	Backlight Enable Enabling this bit enables the panel backlight when hardware is in the correct panel power sequence state. The backlight should be enabled and disabled only at the correct points as defined in the set sequence.								
		V	alue	Name		Description				
		0b		Disable	Backlight disa	bled				
		1b		Enable	Backlight ena	bled				
	1	Power D	own on Re	set						



PP CONTROL

Enabling this bit causes the panel to power down on reset warning or FLR. If the panel is not on during a reset event, this bit is ignored.

till p t	in the parties have an adming a reserve term, this are a signer can								
Value Name		Description							
0b	Do not Run	Do not run panel power down sequence when reset is detected							
1b	Run	Run panel power down sequence when reset is detected							

0 Power State Target

This bit sets the panel power state target. It can be written at any time and takes effect at the completion of any current power cycle.

Value	Name	Description
0b	Off	The panel power state target is off. If the panel is either on or in a power on sequence, a power off sequence is started as soon as the panel reaches the power on state. This may include a power cycle delay. If the panel is currently off, there is no change of the power state or sequencing done.
1b	On	The panel power state target is on. If the panel is in either the off state or a power off sequence, and all preconditions are met, a power on sequence is started as soon as the panel reaches the power off state. This may include a power cycle delay. If the panel is currently on, there is no change of the power state or sequencing done.

Note:

Note: On ULT systems with ISCLK PLL shutdown enabled, display register C2020h bit 12 must be set to 1b before setting panel power state target to "On". If no other feature requires register C2020h bit 12, it can be cleared to 0b after the panel power state target has been set to "Off" and the panel power status indicates the panel is off and the power cycle delay is not active. To save power, register C2020h bit 12 must be cleared to 0b when internal graphics is put in the D3 device power state.



PP_ON_DELAYS

		PP_ON_DELAYS							
Register Space: MMIO: 0/2/0									
Project: HSW									
Source:		PRM							
Default \	Value:	0x00000000							
Access:		R/W							
Size (in l	oits):	32							
Address		C7208h-C720Bh							
Name:		Panel Power On Sequencing Delays							
ShortNa	me:	PP_ON_DELAYS							
Power:		Always on							
Reset:		soft							
DWord	Bit	Description							
0	31:29	Reserved							
		Format:	MBZ						
	28:16	Power up delay Programmable value of panel power sequencing delay du Software programs this field with the time delay for the e source enabling panel power to when the sink HPD and A Software controls when AUX channel transactions start, s The time unit used is the 100us timer.	DP T3 time value; the time from the UX channel are ready.						
	15:13	Reserved							
		Format:	MBZ						
	12:0	Power on to backlight on Power on to backlight enable delay. Programmable value of panel power sequencing delay during panel power up. Software programs this field with a value of 1b to get the minimum delay from hardware. Software controls the source valid video data output and backlight enable after this delay has been met. Hardware will not allow the backlight to enable until after this delay and the power up delay (eDP T3) have passed. The time unit used is the 100us timer.							



PP_OFF_DELAYS

		PP_OFF_DELAYS			
Register	Space	MMIO: 0/2/0			
Project: HSW					
Source:		PRM			
Default \	Value:	0x0000000			
Access:		R/W			
Size (in l	oits):	32			
Address	:	C720Ch-C720Fh			
Name:		Panel Power Off Sequencing Delays			
ShortNa	me:	PP_OFF_DELAYS			
Power:		Always on			
Reset:		soft			
DWord	Bit	Description			
0	31:29	Reserved			
		Format: MBZ			
	 Power Down delay Programmable value of panel power sequencing delay during power down. Software programs this field with the time delay for the eDP T10 time value; the time from source ending valid video data to source disabling panel power. Software controls the source valid video data output, so this together with T9 is only used as a step towards the final power down delay. The time unit used is the 100us timer. 				
	15:13	Reserved			
		Format: MBZ			
Backlight off to power down Power backlight off to power down delay. Programmable value of panel power sequencing during power down. Software programs this field with the time delay for the eDP T9 time value; the time from backlight disable to source ending valid video data. Software controls the backlight disable and source valid video data output, so this together T10 is only used as a step towards the final power down delay. The time unit used is the 100us timer.					



PP_DIVISOR

Register Space:

Default Value:

Size (in bits):

Project:

Source:

Access:

PP_DIVISOR

Address: C7210h-C7213h

Name: Panel Power Cycle Delay and Reference Divisor

MMIO: 0/2/0

0x00186906

HSW

PRM

R/W

32

ShortName: PP_DIVISOR
Power: Always on
Reset: soft

This register programs the reference divisor and controls how long the panel must remain in a power off condition once powered down.

DWord	Bit		Description					
0	Reference divider This field provides the value of the divider used for the creation of the panel timer reference. The output of the divider is used as the time base (100 us) for all other timers. The value of zero must not be used. The value should be (100 * Ref clock frequency in MHz / 2) - 1.							
		Reference Clock Frequency	uency	Decimal Value	Hex Value	to Program		
		125 MHz		6249d	001869h			
		24 MHz		1199d	0004AFh			
			ı					
		Value		Na	ame		Project	
		001869h	125 M	1Hz [Default]			DevLPT:H	
		0004AFh	24 MHz [Default]			DevLPT:LP		
	7:5	Reserved						
		Format:	Format: MBZ			MBZ		
	4:0	Power Cycle Delay						
		Default Value: 6h 500 mS						
	Power cycle delay. Programmable value of time panel must remain in a powering down. This provides the time delay for the eDP T12 time value; the shortest time						•	



PP_DIVISOR

disable to power enable. If a panel power on sequence is attempted during this delay, the power on sequence will not commence until the delay is complete.

The time unit used is the 100 ms timer.

This register needs to be programmed to a "+1" value. For instance to achieve 400 ms, program a value of 5.

Writing a value of 0 selects no delay or is used to abort the delay if it is active.

For devices coming out of reset, the timer will be set to the default value and the count down will begin after the de-assertion of reset.

Even if the panel is not enabled, the count happens after reset.



SBLC_PWM_CTL1

	SBLC_PWM_CTL1							
Register	er Space: MMIO: 0/2/0							
Project:		Н	ISW					
Source:	ource: PRM							
Default Value: 0x00000000								
Access:		R	/W					
Size (in b	oits):	3	2					
Address:		C	8250h-C82	253h				
Name:		S	outh BLM	Control 1				
ShortNai	me:	S	BLC_PWM_	_CTL1				
Power:		А	lways on					
Reset:		S	oft					
DWord	Bit					Descrip	tion	
0	31	PWM PC	CH Enable					
					unter logic in t			
				drive 0, v	vhich can be ir	verted t	o 1 with the polarity bit.	
		V	alue		Name		Description	
		0b		Disable		PCH PWM disabled		
		1b		Enable		PCH PWM enabled		
						D		
		D		.1 6		Restrict		
						uty cycle	before enabling PWM.	
	30	PWM PCH Override Enable This bit enables PWM messages from CPU to PCH to be overriden by the SBLC_PWM_CTL2						
			t Duty Cycl		-	to PCH t	o be overriden by the SBLC_PWM_CTL2	
		Value	Name				Description	
		0b	Disable	Override	disabled (CPU	display	controls PWM duty cycle)	
					ster value controls PWM duty cycle)			
	29	Backligh	t Polarity		·			
	This field controls the polarity of the PWM signal.							
			Value		Name		Description	
		0b		Hiç	gh		Active High	
		1b		Lo	W		Active Low	
	28:0	Reserve	d					
		Neser Year						



SBLC_PWM_CTL1					
	Format:	MBZ			



SBLC_PWM_CTL2

		SBLC_PWM_CTL2			
Register	Space:	MMIO: 0/2/0			
Project: HSW					
Source:	Source: PRM				
Default \	Value:	0x00000000			
Access:		R/W			
Size (in l	oits):	32			
Address	•	C8254h-C8257h			
Name:		South BLM Control 2			
ShortNa	me:	SBLC_PWM_CTL2			
Power:		Always on			
Reset:		soft			
DWord	Bit	Description			
0	31:16	Backlight Modulation Frequency			
		Description	Project		
		This field determines the number of time base events in total for a complete cycle			
		of modulated backlight control.			
		This field is normally set once during initialization based on the frequency of the clock that is being used and the desired PWM frequency.			
		This value represents the period of the PWM stream in clock periods multiplied by			
		128 (default increment) or 16 (alternate increment selected in SCHICKEN_2 bit 5).			
		PWM clock is 135 MHz, non-spread, 100ppm	DevLPT:H		
		PWM clock is 24 MHz, non-spread, <100ppm	DevLPT:LP		
	15:0	Backlight Duty Cycle Override This value overrides the CPU control of PWM duty cycle when the PWM PCH Overrides set. This field determines the number of time base events for the active portion of the PV backlight control. This should never be larger than the frequency field. A value of zero will turn the backlight off. A value equal to the backlight modulation field will be full on. When written, the new value will take affect at the end of the current PWM cycle. This value represents the active time of the PWM stream in clock periods multiplied (default increment) or 16 (alternate increment selected in SCHICKEN_2 bit 5).	WM frequency		



HTOTAL

	HTOTAL					
Register	Register Space: MMIO: 0/2/0					
Project: HSW						
Source:		PRM				
Default \	Value:	0x00000000				
Access:		R/W				
Size (in b	oits):	32				
Address		E0000h-E0003h				
Name:		Transcoder A Horizontal Total				
ShortNa	me:	TRANS_HTOTAL_A				
Power:		Always on				
Reset:		soft				
DWord	Bit	Description				
0	31:29	Reserved				
		Format:	MBZ			
	28:16	Horizontal Total This field specifies Horizontal Total size. This should be equal to the sum of the horizontal active and the horizontal blank sizes. This field is programmed to the number of pixels desired minus one. This register must always be programmed to the same value as the Horizontal Blank End.				
	15:12	Reserved				
		Format:	MBZ			
	11:0 Horizontal Active This field specifies Horizontal Active Display size. Note that the first horizontal active display pixe is considered pixel number 0. This field is programmed to the number of pixels desired minus one. The minimum horizontal active display size is 64 pixels. This register must always be programmed to the same value as the Horizontal Blank Start.					



HBLANK

	HBLANK				
Register Space: MMIO: 0/2/0					
Project:		HSW			
Source:		PRM			
Default '	Value:	0x00000000			
Access:		R/W			
Size (in l	bits):	32			
Address	:	E0004h-E0007h			
Name:		Transcoder A Horizontal Blank			
ShortNa	me:	TRANS_HBLANK_A			
Power:		Always on			
Reset:		soft			
DWord	Bit	Description			
0	31:29	Reserved			
		Format:	MBZ		
28:16 Horizontal Blank End This field specifies Horizontal Blank End position relative to the horizontal active display star The minimum horizontal blank size is 32 pixels. This register must always be programmed to the same value as the Horizontal Total.					
	15:13	Reserved			
		Format:	MBZ		
	12:0 Horizontal Blank Start This field specifies the Horizontal Blank Start position relative to the horizontal active display start. This register must always be programmed to the same value as the Horizontal Active.				



HSYNC

		HSYNC				
Register	Register Space: MMIO: 0/2/0					
Project:		HSW				
Source:		PRM				
Default \	/alue:	0x00000000				
Access:		R/W				
Size (in b	oits):	32				
Address:		E0008h-E000Bh				
Name:		Transcoder A Horizontal Sync				
ShortNa	me:	TRANS_HSYNC_A				
Power:		Always on				
Reset:		soft				
DWord	Bit	Desc	ription			
0	31:29	Reserved				
		Format:	MBZ			
	28:16	It is programmed with HorizontalActive+FrontF	field specifies the Horizontal Sync End position relative to the horizontal active display start. programmed with HorizontalActive+FrontPorch+Sync-1.			
		Value	Name			
		0b				
-	15:13	Reserved				
		Format:	MBZ			
	12:0	Horizontal Sync Start This field specifies the Horizontal Sync Start pos It is programmed with HorizontalActive+FrontF This value must be greater than Horizontal Active				
		Value	Name			
		0b				



VTOTAL

VTOTAL						
Register	Space:	MMIO: 0/2/0				
Project: HSW						
Source:		PRM				
Default \	/alue:	0x0000000				
Access:		R/W				
Size (in b	oits):	32				
Address:		E000Ch-E000Fh				
Name:		Transcoder A Vertical Total				
ShortNa	me:	TRANS_VTOTAL_A				
Power:		Always on				
Reset:		soft				
DWord	Bit	Description				
0	31:29	Reserved				
		Format: MBZ				
	28:16	This field specifies Vertical Total size. This should be equal to the sum of the vertical active and the vertical blank sizes. For progressive display modes, this field is programmed to the number of lines desired minus one. For interlaced display modes, this field is programmed with the number of lines desired minus two. The vertical counter is incremented on the leading edge of the horizontal sync. Both even and odd vertical totals are supported. This register must always be programmed to the same value as the Vertical Blank End.				
	15:12	Reserved				
		Format: MBZ				
	11:0 Vertical Active This field specifies Vertical Active Display size. Note that the first vertical active display line is considered line number 0. This field is programmed to the number of lines desired minus one. This register must always be programmed to the same value as the Vertical Blank Start.					



VBLANK

	VBLANK				
Register Space: MMIO: 0/2/0					
Project:		HSW			
Source:		PRM			
Default \	/alue:	0x0000000			
Access:		R/W			
Size (in b	its):	32			
Address:		E0010h-E0013h			
Name:		Transcoder A Vertical Blank			
ShortNar	me:	TRANS_VBLANK_A			
Power:		Always on			
Reset:		soft			
DWord	Bit	Description			
0	31:29	Reserved			
		Format:	MBZ		
28:16 Vertical Blank End This field specifies Vertical Blank End position relative to the vertical active display The minimum vertical blank size is 5 lines. This register must always be programmed to the same value as the Vertical Total.					
Forn		Format:	MBZ		
	12:0	Vertical Blank Start This field specifies the Vertical Blank Start position relative This register must always be programmed to the same va	·		



VSYNC

	VSYNC				
Register Space: MMIO: 0/2/0					
Project:		HSW			
Source:		PRM			
Default \	/alue:	0x00000000			
Access:		R/W			
Size (in b	its):	32			
Address:		E0014h-E0017h			
Name:		Transcoder A Vertical Sync			
ShortNa	ne:	TRANS_VSYNC_A			
Power:		Always on			
Reset:		soft			
DWord	Bit	Descrip	tion		
0	31:29	Reserved			
		Format:	MBZ		
	28:16	Vertical Sync End This field specifies the Vertical Sync End position re It is programmed with VerticalActive+FrontPorch- This value must be greater than the vertical sync s	-Sync-1.		
	15:13	Reserved			
		Format:	MBZ		
	12:0 Vertical Sync Start This field specifies the Vertical Sync Start position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch-1. This value must be greater than Vertical Active.				



VSYNCSHIFT

		VSYNC	SHIFT	
Register Space: MMIO: 0/2/0				
Project:		HSW		
Source:		PRM		
Default '	Value:	0x00000000		
Access:		R/W		
Size (in I	oits):	32		
Address	•	E0028h-E002Bh		
Name:		Transcoder A Vertical Sync Shift		
ShortNa	me:	TRANS_VSYNCSHIFT_A		
Power:		Always on		
Reset:		soft		
DWord	Bit		Description	
0	31:13	Reserved		
		Format:	MBZ	
	12:0	pecond Field VSync Shift In this value specifies the vertical sync alignment for the start of the interlaced second field, spressed in terms of the absolute pixel number relative to the horizontal active display start. This value will only be used if the transcoder is in an interlaced mode. Springly, the interlaced second field vertical sync should start one pixel after the point halfway between successive horizontal syncs, so the value of this register should be programmed to: """>In the interlaced second field vertical sync should start one pixel after the point halfway between successive horizontal syncs, so the value of this register should be programmed to: """>In orizontal sync start - floor[horizontal total / 2]) "">In orizontal sync start - floor[horizontal sync start and horizontal total values and not the minus the values programmed into the registers) This is vertical sync shift only occurs during the interlaced second field. In all other cases the certical sync start position is aligned with horizontal sync start.		



DAC_CTL

					DAC_CTL			
Register	Space:	MM	1IO: 0/2/0					
Project:		HSV	HSW					
Source:		PRN	Л					
Default \	/alue:	0x0	0040000					
Access:		R/V	V					
Size (in b	oits):	32						
Address:		E11	.00h-E1103l	า				
Name:		Ana	alog Port CF	RT DA	C Control			
ShortNa	me:	DAG	C_CTL					
Power:		Alw	ays on					
Reset:		soft	t					
DWord	Bit				Description			
0	31	Port Enable This bit enables or disables the analog port CRT DAC and syncs outputs. The CRT DAC capability disable fuse (SFUSE_STRAP but 6) can override so that this port can not be enabled.						
		Value	Name		Desc	riptio	on	
		0b	Disable	31 1 3				
		1b	Enable	nable Enable the analog port DAC and enable output of syncs				
	30:26	Reserved						
		Format:				MBZ		
	25:24	CRT HPD	Channel S	tatus				
		Access:					RO	
		These bits indicate which color channels were found to be attached on the last ho detection cycle. These bits go to the SDE_ISR CRT hot plug register bit.					hed on the last hot plug	
		Value	Nan	ne	De	escrip	tion	
		00b	None		No channels attached			
		01b	Blue		Blue channel only is attached			
		10b	Green		Green channel only is attached	l		
		11b	Both	Both Both blue and green channel attached				
	23	CRT HPD	Enable					
			detection is ort CRT DAC		to set status bits on the connec	ction o	or disconnection of a CRT to the	



				DAC	_CTI	•	
	Value		Name				Description
	0b	Disal	ole	CRT hot plug detection is disal			sabled
	1b	Enab	le	CRT hot plug detection is enal			nabled
22	CRT HPD Ac						
	This bit sets	the act	•	Name	CRING	ot plug circ	UIT. Description
	0b		64 rawclk	Name		64 rawelle	•
	1b		128 rawcik			64 rawclk 128 rawcll	·
21						120 Tawen	Срепоиз
21	This bit sets	-		for the CR	T hot p	lua circuit.	
	Value			ame		<u> </u>	Description
	0b		4ms		Appro	oximately 4	ms
	1b		8ms		Appro	ximately 8	ms
	CRT HPD Sampling Period This bit determines the length disabled.				etween	sampling p	
	Value		Name		Description		
	0b	2 s	seconds		Approximately 2 seconds		
	1b	4 9	seconds		Approximately 4 seconds		
19:18		_		Notormino v	whatha	the analog	a port is connected to a CPT
	Value to drive to the DAC		e DAC to t		me	the analog	Description
	00b		0x90		0x90		
	01b			0xA0 [Default]		0xA0	
	10b		0xB0				0xB0
	11b		0xC0				0xC0
17	Reserved						
	Format:						MBZ
16	Force CRT HPD Trigger Triggers a CRT hotplug/unplug detection cycle independent of the hot plug detection enable by This bit is automatically cleared after the detection is completed. The result of this trigger is reflected in the CRT Hot Plug Detection Status. Software must reset status after a force CRT detect trigger.						
	Value			Nan			Description
	0b		No Trigge	er			No Trigger
			Force Trigger				
	1b		Force Trig	gger			Force Trigger



		DAC_CTL			
	Format: MBZ		MBZ		
4	VSYNC Polarity Control The output VSYNC polarity is controlled by this bit. This is used to implement display modes that require inverted polarity syncs and to set the disabled state of the VSYNC signal.				
	Value	Name		Description	
	0b	Low	Active Low		
	1b	High	Active	High	
3	HSYNC Polarity Control The output HSYNC polarity is controlled by this bit. This is used to implement display modes that require inverted polarity syncs and to set the disabled state of the HSYNC signal.				
	Value	Name	Description		
	0b	Low		Active Low	
	1b	High	Active	High	
2:0	Reserved				
	Format:			MBZ	



$\mathbf{DP_AUX_CTL}$

	DP_AUX_CTL	
Register Space:	MMIO: 0/2/0	
Project:	HSW	
Source:	PRM	
Default Value:	0x0003003F	
Access:	R/W Special	
Size (in bits):	32	
Address:	E4110h-E4113h	
Name:	DisplayPort B AUX Channel Control	
ShortName:	DP_AUX_CTL_B	
Power:	Always on	
Reset:	soft	
Address:	E4210h-E4213h	
Name:	DisplayPort C AUX Channel Control	
ShortName:	DP_AUX_CTL_C	
Power:	Always on	
Reset:	soft	
Address:	E4310h-E4313h	
Name:	DisplayPort D AUX Channel Control	
ShortName:	DP_AUX_CTL_D	
Power:	Always on	
Reset:	soft	
	Restriction	Project
Restriction : On LI	P parts the DisplayPort D AUX Channel should not be used as the pins are not	DevLPT:LP

Restriction	Project
Restriction : On LP parts the DisplayPort D AUX Channel should not be used as the pins are not	DevLPT:LP
connected in the package.	

DWord	Bit	Des	scription					
0	31	Send Busy						
		Access:	R/W Set					
		Writing this bit with 1b initiates the transaction, when read this bit will be a 1b until the						
	transmission completes.							
		The transaction is completed when the response is received or when a timeout occurs. Do not						
	write a 1b again until transaction completes.							
		This is a sticky bit. Write a 1b to this bit to set	it and initiate the transaction. Hardware will clear it					
		when the transaction completes.						



DP AUX CTL

Value	Name	
0b	Not Busy	
1b	Send or Busy	

Programming Notes

It is recommended to retry at least 3 times after any failed transaction. Do not change any fields while Send/Busy bit 31 is asserted.

Note:

Note: On ULT systems with ISCLK PLL shutdown enabled, display register C2020h bit 12 must be set to 1b before sending an AUX Channel transaction. If no other feature requires register C2020h bit 12, it can be cleared to 0b after the AUX Channel transaction is complete. To save power, register C2020h bit 12 must be cleared to 0b when internal graphics is put in the D3 device power state.

30 **Done**

Access: R/WC

A sticky bit that indicates the transaction has completed.

Write a 1 to this bit to clear the event.

Value	Name	Description	
0b	Not done	Transaction not done	
1b	Done	Transaction done	

29 Interrupt on Done

Fnable an interrupt in the hotplug status register when the transaction completes or times out.

Value Name		i	Description
0b Disable Disable interrupt on done		Disable interrupt on done	
1b		Enable	Enable interrupt on done

28 Time out error

Access: R/WC

A sticky bit that indicates the transaction has timed out.

Write a 1 to this bit to clear the event.

Value	Name	Description
0b	No error	No time out error
1b	Error	Time out error

27:26 Time out timer value

Used to determine how long to wait for receiver response before timing out.

Value	Name	Description
00b	400us	400us
01b	600us	600us



		DP_AUX_C	TL			
	10b	800us	800us			
	11b	1600us	1600us			
25	Receive error					
	Access:		R/WC			
	more than 20 bytes. Write a 1 to this bit		was corrupted, not i	n multiples of a full byte, or		
	Value	Name	D	escription		
	0b	No error	No receive error			
	1b	Error	Receive error			
19:16	This field is valid only when the done bit is set, and if timeout or receive error has not occu Sync/Stop patterns are not counted as part of the message or the message size. Reads of this field will give the response message size. The read value will not be valid whil Send/Busy bit 31 is asserted. Message sizes of 0 or >20 are not allowed. Value Name 00000b Precharge Time Default Value: Used to determine the precharge time for the Aux Channel drivers. During this time the Aux Channel will drive the SYNC pattern. Every microsecond gives one additional SYNC pulse beyond the hard coded 26 SYNC pulse The value is the number of microseconds times 2.					
Default is 3 decimal, which gives 6us of precharge, which is 6 extra SYNC pulses for a to 15 Reserved						
14	Reserved					
13	Reserved Reserved					
12						
11	Reserved					
10:0	2X Bit Clock divider This field determines the 2X bit clock the Aux Channel logic runs on. This value divides the input clock frequency down to 2X bit clock rate. It should be programmed to get as close as possible to the ideal rate of 2 MHz. The input clock is the raw clock.					
	_		···· · - ·			



DP_AUX_CTL					
	03Fh	125 MHz [Default]	DevLPT:H		
	048h	Note	DevLPT:H	Г:Н	
	00Ch	24 MHz [Default]	DevLPT:LP		
	Note: Note: On LPT:H use a divider value of 63 decimal (03Fh). If there is a failure, retry least 3 times with 63, then retry at least 3 times with 72 decimal (048h).				



DP_AUX_DATA

D	ΛΙ	113	/	ΔΤ	'Λ
	~	U/	\	\neg	

Register Space: MMIO: 0/2/0

Project: **HSW** Source: PRM

Default Value: 0x00000000

Access: Write/Read Status

Size (in bits): 32

Address: E4114h-E4127h

Name: DisplayPort B AUX Channel Data

ShortName: DP_AUX_DATA_B_*

Power: Always on

Reset: soft

Address: E4214h-E4227h

Name: DisplayPort C AUX Channel Data

ShortName: DP_AUX_DATA_C_*

Power: Always on

Reset: soft

Address: E4314h-E4327h

Name: DisplayPort D AUX Channel Data

ShortName: DP_AUX_DATA_D_*

Power: Always on Reset: soft

There are 5 instances of this register format per AUX channel.

DWord	Bit	Description		
0	31:0	AUX CH DATA		
		nis field contains a DWord of the AUX message.		
		Writes to this register give the data to transmit during the transaction. The MSbyte is transmitted		
		rst.		
		Reads to this register will give the response data after transaction complete. The read value will		
		not be valid while the Aux Channel Control Register Send/Busy bit is asserted.		



GTC_CTL

Project		
the		
a port		
e enabled in GTCLK_EN and warmed up for 40us prior to DevLPT:LP		
ion		
ion		
2020h bit 12 must		
h bit 12, it can be		
ust be cleared to 0b		
ntroller is master by		
occurs in response		
sink may act as		



GTC CTL

When operating as a slave, the GTC controller of the designated port will transition from writing GTCs periodically to the remote GTC sink to reading GTCs periodically from the remote GTC sink. The GTC controller must be returned to lock acquisition phase before changing this register field.

Slave mode only

, , , , , , , , , , , , , , , , , , ,				
Value	Name	Description		
00b	Master	GTC controller is master		
01b	PortB	GTC controller is slave to GTC sink on port B		
10b	PortC	GTC controller is slave to GTC sink on port C		
11b	PortD	GTC controller is slave to GTC sink on port D		

28 Reserved

27:26 **CPU Update Interval**

This field programs the interval period used by GTC master to update the GTC slave in the CPU. During lock acquisition with remote GTC sink device software should program this value to 1ms or less.

After remote sink lock done bit has been detected and at the time software enables maintenance phase enable bit, this bit should be set to 10ms.

Value	Name	Description	
00b	0.5ms	Send update every 0.5ms	
01b	1ms [Default]	Send update every 1ms	
10b	2ms Send update every 2ms		
11b	b 10ms Send update every 10ms		

25:13 Reserved

12:11 Reserved

Project:	DevLPT:LP
Format:	MBZ

12:11 Reserved

Project:	DevLPT:H
- J ·	

10:1 | Reference Clock Freq

Description	Project
This field is used to indicate the frequency of the reference clock used by aux encoder/decoder to transmit update messages from PCH to CPU. Hardware shall use this value to divide down the GTC reference clock as needed to implement 1MHz aux signaling frequency.	
Reference clock is 135 MHz	DevLPT:H
Reference clock is 96 MHz	DevLPT:LP

Value	Name	Project



GTC_CTL						
	0001 0000 111b	135 MHz [Default]	DevLPT:H			
	0000 1100 000b	96 MHz [Default]	DevLPT:LP			
0	Reserved					



GTC_MISC

	GTC_MISC						
Register	Space:	MN	MMIO: 0/2/0				
Project:		HS	HSW				
Source:		PRI	PRM				
Default V	/alue:	0x0	00434A00				
Access: R/W							
Size (in bits): 32							
Address:		E70	004h-E7007h				
Name:		Glo	bal Time Code Misce	ellaneous			
ShortNar	ne:	GT	C_MISC				
Power:		Alw	ays on				
Reset:		sof	t				
DWord	Bit			Description			
0 31:24 GTC Lock Status			c Status				
		Access:			RO		
This field stores the history of the remote GTC master. The LSB indicates the most recent The LSB is set if the difference bet value. When a new comparison is complare shifted towards the MSB and t				cent compare result. The MSB indebetoe between master and slave GTC is complete, the LSB is updated with t	licates the oldest compare result. s less than the GTC lock compare		
	23:22	This field	Lock Compare Value programs the threshoon between the slave	set the lock status bit following			
		Value	Name	Descr	ription		
		00b	30ns	Difference between master/slave	e is less than 30ns		
		01b	50ns [Default]	Difference between master/slave	e is less than 50ns		
		10b	100ns	Difference between master/slave	e is less than 100ns		
11b 200ns Difference betw			200ns	Difference between master/slave	e is less than 200ns		
21:12 Reserved							
		Project:		DevLPT:H			
	21:12	GTC Update Message Delay					
		Default \	/alue:	00110100b 52 nanoseconds			



		GTC_MISC	
	Project:	DevLPT:LP	
	GTC at the aux sync point event i	responding GTC value at the capture point. the aux sync point and capture point ression.	
11:8	Min Lock Duration		
	Default Value:		1010b 10ms
	This field determines the minimum duration in milliseconds of lock acquisition phase after which software is notified through interrupt. The GTC interrupt enable and mask register programming must be enabled beforehand. Software may also poll the interrupt identity bit in IIR.		
7:0	Max Lock Timeout		
	This field determines the minimum duration in 1ms increments of lock acquisition phase after		
		h interrupt that GT	C was unable to achieve lock with remote
	GTC sync. Default programming of "0000"	disables hardware	timeout error notification.



$\mathsf{GTC}_\mathsf{DDA}_\mathsf{M}$

GTC_DDA_M

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: E7010h-E7013h

Name: Global Time Code DDA M Value

ShortName: GTC_DDA_M
Power: Always on

Reset: soft

DWord	Bit	Description
0	31:24	Reserved
	23:0	GTC DDA M
		This field is used to program the M value of the GTC DDA. The ratio of M to N programmed
		depends on the GTC reference clock.
		The DDA programmed values are related by the following formula: 1/(accumulator
		increment)=Reference Clock * DDA_M / DDA_N



GTC_DDA_N

	GTC_DDA_N		
Register Space:		MMIO: 0/2/0	
Project:		HSW	
Source:		PRM	
Default \	Value:	0x0000000	
Access:		R/W	
Size (in l	oits):	32	
Address	:	E7014h-E7017h	
Name:		Global Time Code DDA N Value	
ShortNa	me:	GTC_DDA_N	
Power:		Always on	
Reset:		soft	
DWord	Bit	Description	
0	31:26	GTC Accum Inc	
		Format: U5.1	
		This field is used to program the GTC accumulator increment value in nanoseconds each time the DDA trips.	
		It should be programmed in 5.1 fixed point binary format where the LSB represents 0.5ns increment.	
25:24 Rese		Reserved	
	23:0	GTC DDA N	
		This field is used to program the N value of the GTC DDA. The ratio of M to N programmed depends on the GTC reference clock and should not result in any accumulation error in any 10ms interval period.	
		The DDA programmed values are related by the following formula: 1/(accumulator increment)= Reference Clock * DDA_M / DDA_N	



GTC_PCH_IMR

GTC_PCH_IMR

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: E7054h-E7057h

Name: Global Time Code Interrupt Mask

Masked

ShortName: GTC_PCH_IMR
Power: Always on
Reset: soft

1b

See the GTC PCH interrupt bit definition table to find the source event for each interrupt bit.

DWord Bit Description

31:0 Interrupt Mask Bits
This field contains a bit mask which selects which GTC PCH events are reported in the GTC PCH IIR.

Value Name Description

Ob Not Masked Not Masked - will be reported in the GTC_PCH_IIR

Masked - will not be reported in the GTC_PCH_IIR



$\mathbf{GTC_PCH_IIR}$

1b

Condition Detected

	GTC_PCH_IIR				
Register Space: MMIO: 0/2/0			_		
Project:		HS	W		
Source:		PRI	M		
Default \	/alue:	0x0	0000000		
Access:		R/V	VC		
Size (in b	its):	32			
Address:		E70	058h-E705Bh		
Name:		Glo	bal Time Code Interrupt Identity		
ShortNar	ne:	GTO	C_PCH_IIR		
Power:		Alw	ays on		
Reset:	Reset: soft				
See the 0	GTC P	CH interrup	ot bit definition table to find the source	e event for each interrupt bit.	
DWord	Bit		Desc	ription	
0	31:0	Interrupt 1	Interrupt Identity Bits		
				PCH interrupt bits which are unmasked by the	
	GTC_PCH_IMR.				
	Bits set in this register will propagate to the combined GTC_PCH interrupt in the SDE_ISR.			•	
		Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a '1' to the appropriate bits.			
	Value Name Description				
		0b	0b Condition Not Detected Interrupt Condition Not Detected		

Interrupt Condition Detected



GTC_SLAVE_RX_PREV

GTC_SLAVE_RX_PREV

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: E7078h-E707Bh

Name: Global Time Code RX Previous Value

ShortName: GTC_SLAVE_RX_PREV

Power: Always on

Reset: soft

Dword Bit Description

31:0 GTC RX Previous
This field contains the previous GTC value read from remote GTC sink. It is transferred from the GTC_PORT_RX_VALUE register of port designated as master when the current value is updated.
This register is valid only when GTC controller is operating as a slave to remote GTC master.
Slave mode only



GTC_SLAVE_TX_PREV

GTC_SLAVE_TX_PREV

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: E707Ch-E707Fh

Name: Global Time Code TX Previous Value

ShortName: GTC_SLAVE_TX_PREV

Power: Always on

Reset: soft

DWord	Bit	Description
0	31:0	GTC TX Previous
		This field contains the previous local GTC value sampled at Aux sync point. It is transferred from
		the GTC_PORT_TX_VALUE register of port designated as master when the current value is updated.
		This register is valid only when GTC controller is operating as a slave to remote GTC master.
		Slave mode only



GTC_PORT_CTL

	GTC_PORT_CTL			
Register	Space:	ce: MMIO: 0/2/0		
Project: HSW				
Source:		PRM		
Default \	/alue:	0x00	000000	
Access:		R/W		
Size (in b	oits):	32		
Address:		E70B	0h-E70B3h	
Name:		Glob	al Time Code	Port B Control
ShortNa	me:	GTC_	PORT_CTL_B	
Power:		Alwa	ys on	
Reset:		soft		
Address:		E70C	0h-E70C3h	
Name:		Glob	al Time Code	Port C Control
ShortNa	me:	GTC_	PORT_CTL_C	
Power:		Alwa	ys on	
Reset:		soft		
Address:		E70D	0h-E70D3h	
Name:		Glob	al Time Code	Port D Control
ShortNa	me:	GTC_	PORT_CTL_D	
Power:		Alwa	ys on	
Reset:		soft		
There is	one in	stance of thi	s register per	port B, C, and D.
DWord	Bit			Description
0	31	connected The Mainte	ibles the GTC to this port. enance_phase	controller to start lock acquisition phase with remote GTC sink e_enable bit must be initially written as '0' when this bit is set. the GTC controller is disabled.
		Value Name Description		
	0b Disable GTC synchronization with remote sink disabled			GTC synchronization with remote sink disabled
	1b Enable GTC synchronization with remote sink enabled			GTC synchronization with remote sink enabled
		Programming Notes		



GTC PORT CTL

When this port is enabled software must use the associated GTC Update Complete interrupt to determine that a hardware periodic update was completed prior to intiating a read from GTC remote slave.

Restriction	Project
Restriction: Prior to the LPT:H:B1 and LPT:LP:A1	DevLPT:H, EXCLUDE(DevLPT:H:A),
steppings, Global Time Code hardware initiated	EXCLUDE(DevLPT:H:B0),
periodic updates to remote GTC slave is not	EXCLUDE(DevLPT:LP:A0)
supported.	

30:25 **Reserved**

24 Maintenance Phase Enable

This bit is used by software to transition from lock acquisition to lock maintenance phase.

The GTC controller generates an interrupt at the end of the lock phase as determined by lock acquisition duration field.

Software shall read the sink device GTC lock done bit. If set, software shall set this bit to '1' after first writing the GTC skew value to the RX GTC skew DPCD offset with GTC skew enable bit set to '1'.

Value	Name	Description
0b	Lock	Lock acquisition phase—the controller writes or reads GTC every 1ms
1b	Maintain	Lock maintenance phase—the controller writes or reads GTC every 10ms

23:2 **Reserved**

1 GTC Port TX Lock Done

This bit indicates the GTC controller operating in slave mode has achieved lock with the remote GTC sink.

This bit shall be written by software based on hardware compare results between GTC controller in slave mode and remote GTC master.

This bit shall be cleared by software when GTC controller is returned to lock acquisition phase. Slave mode only

Value	Name	Description
0b	NoLock	GTC TX slave not locked
1b	Lock	GTC TX slave lock achieved

0 GTC Port RX Lock Done

This bit indicates the remote GTC sink has achieved lock.

This bit shall be written by software after reading remote GTC sink DPCD register.

This bit shall be cleared by software when GTC controller is reset from lock maintenance mode to lock acquisition mode or when the controller is disabled.

Value	Name	Description
0b	NoLock	GTC RX slave not locked
1b	Lock	GTC RX slave lock achieved



GTC_PORT_RX_CURR

GTC_PORT_RX_CURR

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: E70B4h-E70B7h

Name: Global Time Code Port B RX Current Value

ShortName: GTC_PORT_RX_CURR_B

Power: Always on

Reset: soft

Address: E70C4h-E70C7h

Name: Global Time Code Port C RX Current Value

ShortName: GTC_PORT_RX_CURR_C

Power: Always on

Reset: soft

Address: E70D4h-E70D7h

Name: Global Time Code Port D RX Current Value

ShortName: GTC_PORT_RX_CURR_D

Power: Always on

Reset: soft

DWord	Bit	Description
0	31:0	GTC Port RX Current
		This field contains the remote sink GTC value at the Aux sync point of the response message from
		the remote GTC sink. It is updated by hardware following a read of the remote sink GTC DPCD
		register.



GTC_PORT_TX_CURR

	GTC_PORT_TX_CURR		
Register Space:	MMIO: 0/2/0		
Project:	HSW		
Source:	PRM		
Default Value:	0x0000000		
Access:	RO		
Size (in bits):	32		
Address:	E70B8h-E70BBh		
Name:	Global Time Code Port B TX Current Value		
ShortName:	GTC_PORT_TX_CURR_B		
Power:	Always on		
Reset:	soft		
Address:	E70C8h-E70CBh		
Name:	Global Time Code Port C TX Current Value		
ShortName:	GTC_PORT_TX_CURR_C		
Power:	Always on		
Reset:	soft		
Address:	E70D8h-E70DBh		
Name:	Global Time Code Port D TX Current Value		
ShortName:	GTC_PORT_TX_CURR_D		
Power:	Always on		
Reset:	soft		

DWord	Bit	Description
0	31:0	GTC Port TX Current
		This field contains the local GTC value sampled at the Aux sync point of the response message
		from remote GTC sink following software read of remote sink GTC DPCD register when PCH GTC
		controller is operating as master.
		When PCH GTC controller is operating as a slave this field contains the local GTC value sampled
		at the Aux sync point of the response message.
		In both master and slave mode this register is updated by hardware.



${\color{red}\mathsf{GTC_PORT_CTL}}$

				GTC_PORT_CTL		
Register Space:		: MMI	MMIO: 0/2/0			
Project:	·		HSW			
Source:		PRM				
Default \	/alue:	0x00	000000			
Access:		R/W				
Size (in b	its):	32				
Address:		E70B	0h-E70B3h			
Name:		Glob	al Time Code	Port B Control		
ShortNa	ne:	GTC_	PORT_CTL_B			
Power:		Alwa	ys on			
Reset:		soft				
Address:		E70C	0h-E70C3h			
Name:		Glob	Global Time Code Port C Control			
ShortNa	me:	GTC_	GTC_PORT_CTL_C			
Power:		Alwa	Always on			
Reset:		soft	soft			
Address:		E700	E70D0h-E70D3h			
Name:		Glob	Global Time Code Port D Control			
ShortNa	ne:	GTC_	PORT_CTL_D			
Power:		Alwa	Always on			
Reset:		soft	soft			
There is	one in	stance of th	nce of this register per port B, C, and D.			
DWord	Bit			Description		
0	31	Port GTC I				
				controller to start lock acquisition phase with remote GTC sink		
		connected to this port. The Maintenance_phase_enable bit must be initially written as '0' when this bit is set.				
				the GTC controller is disabled.		
		Value	Name	Description		
		0b	Disable	GTC synchronization with remote sink disabled		
		1b	Enable	GTC synchronization with remote sink enabled		
Programming Notes		Programming Notes				



GTC PORT CTL

When this port is enabled software must use the associated GTC Update Complete interrupt to determine that a hardware periodic update was completed prior to intiating a read from GTC remote slave.

Restriction	Project
Restriction: Prior to the LPT:H:B1 and LPT:LP:A1	DevLPT:H, EXCLUDE(DevLPT:H:A),
steppings, Global Time Code hardware initiated	EXCLUDE(DevLPT:H:B0),
periodic updates to remote GTC slave is not	EXCLUDE(DevLPT:LP:A0)
supported.	

30:25 **Reserved**

24 Maintenance Phase Enable

This bit is used by software to transition from lock acquisition to lock maintenance phase.

The GTC controller generates an interrupt at the end of the lock phase as determined by lock acquisition duration field.

Software shall read the sink device GTC lock done bit. If set, software shall set this bit to '1' after first writing the GTC skew value to the RX GTC skew DPCD offset with GTC skew enable bit set to '1'.

Value	Name	Description
0b	Lock	Lock acquisition phase—the controller writes or reads GTC every 1ms
1b	Maintain	Lock maintenance phase—the controller writes or reads GTC every 10ms

23:2 **Reserved**

1 GTC Port TX Lock Done

This bit indicates the GTC controller operating in slave mode has achieved lock with the remote GTC sink.

This bit shall be written by software based on hardware compare results between GTC controller in slave mode and remote GTC master.

This bit shall be cleared by software when GTC controller is returned to lock acquisition phase. Slave mode only

Value	Name	Description
0b	NoLock	GTC TX slave not locked
1b	Lock	GTC TX slave lock achieved

0 GTC Port RX Lock Done

This bit indicates the remote GTC sink has achieved lock.

This bit shall be written by software after reading remote GTC sink DPCD register.

This bit shall be cleared by software when GTC controller is reset from lock maintenance mode to lock acquisition mode or when the controller is disabled.

Value	Name	Description
0b	NoLock	GTC RX slave not locked
1b	Lock	GTC RX slave lock achieved



GTC_PORT_RX_CURR

GTC_PORT_RX_CURR

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: E70B4h-E70B7h

Name: Global Time Code Port B RX Current Value

ShortName: GTC_PORT_RX_CURR_B

Power: Always on

Reset: soft

Address: E70C4h-E70C7h

Name: Global Time Code Port C RX Current Value

ShortName: GTC_PORT_RX_CURR_C

Power: Always on

Reset: soft

Address: E70D4h-E70D7h

Name: Global Time Code Port D RX Current Value

ShortName: GTC_PORT_RX_CURR_D

Power: Always on

Reset: soft

DWord	Bit	Description
0	31:0	GTC Port RX Current
		This field contains the remote sink GTC value at the Aux sync point of the response message from
		the remote GTC sink. It is updated by hardware following a read of the remote sink GTC DPCD
		register.



GTC_PORT_TX_CURR

Register Space:	MMIO: 0/2/0
Project:	HSW
Source:	PRM
Default Value:	0x0000000
Access:	RO
Size (in bits):	32
Address:	E70B8h-E70BBh
Name:	Global Time Code Port B TX Current Value
ShortName:	GTC_PORT_TX_CURR_B
Power:	Always on
Reset:	soft
Address:	E70C8h-E70CBh
Name:	Global Time Code Port C TX Current Value
ShortName:	GTC_PORT_TX_CURR_C
Power:	Always on
Reset:	soft
Address:	E70D8h-E70DBh

GTC_PORT_TX_CURR

Name: Global Time Code Port D TX Current Value

ShortName: GTC_PORT_TX_CURR_D

Power: Always on Reset: soft

DWord	Bit	Description
0	31:0	GTC Port TX Current
		This field contains the local GTC value sampled at the Aux sync point of the response message
		from remote GTC sink following software read of remote sink GTC DPCD register when PCH GTC
		controller is operating as master.
		When PCH GTC controller is operating as a slave this field contains the local GTC value sampled
		at the Aux sync point of the response message.
		In both master and slave mode this register is updated by hardware.



GTC_PORT_CTL

				GTC_PORT_CTL		
Register Space:		MMI	MMIO: 0/2/0			
Project:		HSW	,			
Source:		PRM				
Default \	/alue:	0x00	000000			
Access:		R/W				
Size (in b	its):	32				
Address:		E70B	0h-E70B3h			
Name:		Glob	al Time Code	Port B Control		
ShortNai	ne:	GTC_	PORT_CTL_B			
Power:		Alwa	ys on			
Reset:		soft				
Address:		E70C	0h-E70C3h			
Name:		Glob	Global Time Code Port C Control			
ShortNai	ne:	GTC_	GTC_PORT_CTL_C			
Power:		Alwa	Always on			
Reset:		soft	soft			
Address:		E70D	E70D0h-E70D3h			
Name:		Glob	Global Time Code Port D Control			
ShortName:		GTC_	GTC_PORT_CTL_D			
Power:		Alwa	Always on			
Reset:		soft	soft			
There is	one in	stance of thi	s register per	port B, C, and D.		
DWord	Bit			Description		
0	31	Port GTC E	inable			
				controller to start lock acquisition phase with remote GTC sink		
connected to this port.						
		The Maintenance_phase_enable bit must be initially written as '0' when this bit is set. This bit has no effect if the GTC controller is disabled.				
		Value	Name	Description		
		0b	Disable	GTC synchronization with remote sink disabled		
		1b	Enable	GTC synchronization with remote sink enabled		
				2. 2 2)		
			Programming Notes			



GTC PORT CTL

When this port is enabled software must use the associated GTC Update Complete interrupt to determine that a hardware periodic update was completed prior to intiating a read from GTC remote slave.

Restriction	Project
Restriction: Prior to the LPT:H:B1 and LPT:LP:A1	DevLPT:H, EXCLUDE(DevLPT:H:A),
steppings, Global Time Code hardware initiated	EXCLUDE(DevLPT:H:B0),
periodic updates to remote GTC slave is not	EXCLUDE(DevLPT:LP:A0)
supported.	

30:25 **Reserved**

24 Maintenance Phase Enable

This bit is used by software to transition from lock acquisition to lock maintenance phase.

The GTC controller generates an interrupt at the end of the lock phase as determined by lock acquisition duration field.

Software shall read the sink device GTC lock done bit. If set, software shall set this bit to '1' after first writing the GTC skew value to the RX GTC skew DPCD offset with GTC skew enable bit set to '1'.

Value	Name	Description
0b	Lock	Lock acquisition phase—the controller writes or reads GTC every 1ms
1b	Maintain	Lock maintenance phase—the controller writes or reads GTC every 10ms

23:2 **Reserved**

1 GTC Port TX Lock Done

This bit indicates the GTC controller operating in slave mode has achieved lock with the remote GTC sink.

This bit shall be written by software based on hardware compare results between GTC controller in slave mode and remote GTC master.

This bit shall be cleared by software when GTC controller is returned to lock acquisition phase. Slave mode only

Value	Name	Description			
0b	NoLock	GTC TX slave not locked			
1b	Lock	GTC TX slave lock achieved			

0 GTC Port RX Lock Done

This bit indicates the remote GTC sink has achieved lock.

This bit shall be written by software after reading remote GTC sink DPCD register.

This bit shall be cleared by software when GTC controller is reset from lock maintenance mode to lock acquisition mode or when the controller is disabled.

Value Name		Description
0b	NoLock	GTC RX slave not locked
1b	Lock	GTC RX slave lock achieved



GTC_PORT_RX_CURR

GTC_PORT_RX_CURR

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: E70B4h-E70B7h

Name: Global Time Code Port B RX Current Value

ShortName: GTC_PORT_RX_CURR_B

Power: Always on

Reset: soft

Address: E70C4h-E70C7h

Name: Global Time Code Port C RX Current Value

ShortName: GTC_PORT_RX_CURR_C

Power: Always on

Reset: soft

Address: E70D4h-E70D7h

Name: Global Time Code Port D RX Current Value

ShortName: GTC_PORT_RX_CURR_D

Power: Always on

Reset: soft

DWord	Bit	Description
0	31:0	GTC Port RX Current
		This field contains the remote sink GTC value at the Aux sync point of the response message from
		the remote GTC sink. It is updated by hardware following a read of the remote sink GTC DPCD
		register.



GTC_PORT_TX_CURR

	GIC_	PORI_	IX_CUR	K
MMIO: 0/2/0				

Project: HSW

Register Space:

Source: PRM

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: E70B8h-E70BBh

Name: Global Time Code Port B TX Current Value

ShortName: GTC_PORT_TX_CURR_B

Power: Always on

Reset: soft

Address: E70C8h-E70CBh

Name: Global Time Code Port C TX Current Value

ShortName: GTC_PORT_TX_CURR_C

Power: Always on

Reset: soft

Address: E70D8h-E70DBh

Name: Global Time Code Port D TX Current Value

ShortName: GTC_PORT_TX_CURR_D

Power: Always on

Reset: soft

DWord	Bit	Description
0	31:0	GTC Port TX Current
		This field contains the local GTC value sampled at the Aux sync point of the response message
		from remote GTC sink following software read of remote sink GTC DPCD register when PCH GTC
		controller is operating as master.
		When PCH GTC controller is operating as a slave this field contains the local GTC value sampled
		at the Aux sync point of the response message.
		In both master and slave mode this register is updated by hardware.



TRANS_CONF

				TRANS	CONF			
Register	Space:	MMIO: 0/2,	/0					
Project:		HSW						
Source:		PRM						
Default \	/alue:	0x0000000	0x0000000					
Access:		R/W						
Size (in b	oits):	32						
Double I Update		Start of ver	tical bl	ank OR transcode	er disabled			
Address		F0008h-F00	00Bh					
Name:		Transcoder	A Con	fig				
ShortNa	me:	TRANS_CO	NF_A					
Power:		Always on						
Reset:		soft						
DWord	Bit				Description	on		
		display will not be	scoder e maint	off disables the ti	ming gener	ator and syr	nchronization pulses to the	
		Value	<u> </u>	Name			Description	
		0b		Disable		Disabled		
		1b		Enable		Enabled		
	30	Transcoder State	9					
		Access:					RO	
		This read only bit indicates the actual state of the transcoder. Since there can be some delay between disabling the transcoder and the transcoder actually shutting off, this bit indicates the true current state of the transcoder.						
		Value		Name			escription	
		0b	Disab	led	Transcoder is disabled			
		1b	1b Enabled		Transcoder is enabled			
	29:24	Reserved	•					
		Format:		_		MBZ	_	
	23:21	Interlaced Mode These bits are use		control of the tran	scoder inte	rlaced mode	 9.	



TRANS_CONF								
		Value	Value Name Description					
		000b	Progressive	Progressive				
		011b	Interlaced	Interlaced (north display must also be set to interlaced)				
		Others	Reserved	Reserved				
	20:0	Reserved						
		Format:			MBZ			



FDI_RX_CTL

FDI_RX_CTI

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000040

Access: R/W Size (in bits): 32

Double Buffer Depends on bit

Update Point:

Address: F000Ch-F000Fh
Name: FDI A RX Control
ShortName: FDI_RX_CTL_A
Power: Always on

Reset: soft

The FDI Receiver only operates in 8 bit per color mode.

The FDI Receiver only operates in composite sync mode.

	1100011	er omy operates	The composite syme	mode.					
DWord	Bit		Description						
0	31	FDI Rx Enable							
		Disabling this p	ort will put it in its I	owest power state.					
		Value	Name	Description					
		0b	Disable	Disable the FDI Rx interface					
		1b	Enable	Enable the FDI Rx inter	Enable the FDI Rx interface				
	30:28	30:28 Reserved							
		Format: MBZ							
	27	FS error correction enable							
		This bit enables	the Fill Start error	correction over FDI.					
		Value	Name		Description				
		0b	Disable	Disable FS Error Corre	ction				
		1b	Enable	Enable FS Error Correc	ction				
	26	FE error correction enable This bit enables the Fill End error correction over FDI.							
Value Name Description									
		0b	Disable	Disable FE Error Corre	ction				
		1b	Enable	Enable FE Error Correc	ction				



25	FS error reporting enable This bit enables the FS error reporting over FDI.						
	Value	Name		over FDI.		Description	
	0b	Disable		sable FS Error	r Ran	<u> </u>	
	1b	Enable		able FS Error			
24	FE error repo			lable 13 Enoi	перс	Truing	
24	_	_	rror reporting (over FDI.			
	Value		lame			Description	
	0b	Disable	Di	sable FE Error	r Rep	orting	
	1b	Enable	En	able FE Error	Repo	orting	
23:20	Reserved	<u> </u>					
	Format:					MBZ	
	Locked once	Port width change must be done as Locked once port is enabled. Update Value				disabled then re-enabled Description	
	0b		Name x1 Mode			x1 Mode	
	1b		x2 Mode			x2 Mode	
	Others		Reserved			Reserved	
18:17	Reserved						
	Format:					MBZ	
16	Polarity Rev This bit allow Value		rk with polarity Name	y reversal. It n	nust l	be set before the link is enabled. Description	
	0b	Not Reve	ersed	Polarity not reversed.		arity not reversed.	
	1b	Polarity F	Reversed		Polarity reversed.		
15	of what DMI				g. This bit overrides that to the o effect. Description		
	0b	Not Overri	den	Link reversa	al stra	ap not overriden	
	1b	Overriden		Link reversa	al stra	p overriden.	
	1b Overriden Link reversal strap overriden. DMI Link reversal status						
14	DMI Link rev	versal statu	ıs				



		FDI	RX_C	ΓL				
	Value	Nan	ne		Description			
	0b	Not Reversed		Link	not reversed			
	1b	Reversed		Link	reversed.			
13	FDI PLL enable	e						
	Format:			Enable	e			
	This bit enable	s the FDI PLL.						
			Rest	riction				
		fter enabling the FDI link. See the mode s			wait for a warmup period before e detail.			
12:11	Reserved							
	Format:				MBZ			
10	FDI Auto Train This bit enables FDI auto-training on this port.							
	Value	Name			Description			
	0b	Disable	Disable FD	Disable FDI auto-training				
	1b	Enable	Enable FD	DI auto-training				
9:8	Reserved		•		-			
7	Reserved							
6		enhanced framing.	es when the	e port is di	sabled then re-enabled Description			
		Disable	E	Enhanced framing disabled				
		nable [Default]		Enhanced framing enabled				
5	Reserved							
	Format: MBZ							
4	Rawclk to PCDCLK selection This bit switches PCH display clocking between the raw clock and PCDCLK.							
	Value	Nan	ne		Description			
	0b	Rawclk		Raw cloc	ck used			
	1b	PCDCLK		PCDCLK used				
				riction				
	Restriction : TI more detail.	his bit may be chang	ed only at	certain tii	mes. See the mode set sequence for			
3:0	Reserved							
	Format:				MBZ			
	1							





FDI_RX_MISC

			FDI_RX_MIS	C			
Register	Space:	MMIO: 0/2,	/0				
Project:		HSW					
Source:	urce: PRM						
Default Value: 0x00200080							
Access:		R/W					
Size (in b	oits):	32					
Address		F0010h-F00)13h				
Name:		FDI A RX M	liscellaneous				
ShortNa	me:	FDI_RX_MIS	SC_A				
Power:		Always on					
Reset:		soft					
DWord	Bit		Descrip	otion			
0	31:28	Reserved					
		Format:		MBZ			
	27:26	FDI RX Pwrdn Lane1					
		Default Value:			00h		
		These bits contro	I the power management state o	f the FDI Rx PHY.			
	25:24	FDI RX Pwrdn Lane0					
		Default Value:			00h		
		These bits control the power management state of the FDI Rx PHY.					
	23:22	Reserved					
		Format:		MBZ			
	21:20	TP1 to TP2 Time These bits select to auto training.	nt before transitioning	g from TP1 to TP2 during			
		Value	Name		Description		
		10b	48 [Default]	48 clocks			
		11b	64	64 clocks			
				·			
			Not				
		Note: This regist	er must be written with the defa	ult TP1 to TP2 time b	efore enabling FDI.		



			FDI_F	RX_MISC		
19	19 Reserved					
	Format:				MBZ	
18:16	Bit Lock Timeout Time These bits select the number of link clocks to count before timing out on bit lock during auto training.					
	Value	e	ı	Name	Description	
	000b		128 [Default]		128 clocks	
	001b		256		256 clocks	
	010b		384		384 clocks	
	011b		512		512 clocks	
	100b		640		640 clocks	
	101b		768		768 clocks	
	110b		896		896 clocks	
	111b		1024		1024 clocks	
15:13	Reserved					
	Format:				MBZ	
12:0	12:0 FDI Delay This field specifies latency as relative delay with respect to the dot clock required over the FDI interface to reach the timing generator FIFO in the transcoder.					
	Value	alue Name		Description		
	80h	80h [Default]		Default		
	90h 90h			Required for all FDI configurations		
	Note:					
	Note: Program 90h when FDI is used.					



FDI_RX_IIR

FDI_RX_IIR

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: R/WC
Size (in bits): 32

Address: F0014h-F0017h

Name: FDI A RX Interrupt Identity

ShortName: FDI_RX_IIR_A
Power: Always on
Reset: soft

See the interrupt bit definition table to find the source event for each interrupt bit.

DWord Bit O 31:0 Interrupt Identity Bits This field holds the persistent values of the FDI_RX interrupt bits which are unmasked by the FDI_RX_IMR. Bits set in this register will propagate to the combined FDI_RX interrupt in the SDE_ISR. Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a '1' to the appropriate bits. Value Name Description

ValueNameDescription0bCondition Not DetectedInterrupt Condition Not Detected1bCondition DetectedInterrupt Condition Detected



FDI_RX_IMR

FDI_RX_IMR

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: F0018h-F001Bh

Name: FDI A RX Interrupt Mask

ShortName: FDI_RX_IMR_A
Power: Always on

Reset: soft

DWord Bit

See the interrupt bit definition table to find the source event for each interrupt bit.

L					•				
	0	31:0	Interrupt Mask Bits						
			This field o	field contains a bit mask which selects which FDI_RX events are reported in the FDI_RX_IIR.					
			Value	Name	Name Description				
			0b	Not Masked	Not Masked - will be reported in the FDI_RX_IIR				
			1b	Masked	Masked - will not be reported in the FDI_RX_IIR				

Description



FDI_RX_TUSIZE

FDI_RX_TUSIZE

Register Space: MMIO: 0/2/0

Project: HSW Source: PRM

Default Value: 0x7E000000

Access: R/W Size (in bits): 32

Address: F0030h-F0033h

Name: FDI A RX TU Size 1

ShortName: FDI_RX_TUSIZE_1_A

Power: Always on

Reset: soft

Restriction

Restriction: The FDI Receiver TU size must be programmed to match the TU size used by the FDI Transmitter.

DWord	Bit		Description			
0	31	Reserved				
		Format:	MBZ			
	30:25	ΓU Size				
		This field is the size of the transfer unit for FDI, minus one.				
		Value Name				
		111111b				
		[1,63]				
	24:0	Reserved				
		Format:		MBZ		



Graphics Memory Fence Table Registers 0-15

F	FENCE - Graphics Memory Fence Table Register					
Register Space:	MMIO: 0/2/0					
Project:	HSW					
Source:	PRM					
Default Value:	0x0000000, 0x00000000					
Access:	R/W					
Size (in bits):	64					
Trusted Type:	1					
Address:	100000h-100007h					
Name:	FENCE_0					
Address:	100008h-10000Fh					
Name:	FENCE_1					
Address:	100010h-100017h					
Name:	FENCE_2					
Address:	100018h-10001Fh					
Name:	FENCE_3					
Address:	100020h-100027h					
Name:	FENCE_4					
Address:	100028h-10002Fh					
Name:	FENCE_5					
Address:	100030h-100037h					
Name:	FENCE_6					
Address:	100038h-10003Fh					
Name:	FENCE_7					
Address:	100040h-100047h					
Name:	FENCE_8					
Address:	100048h-10004Fh					
Name:	FENCE_9					
Address:	100050h-100057h					
Name:	FENCE_10					
Address:	100058h-10005Fh					
Name:	FENCE_11					



	FENCE - Graphics Memory Fence Table Register	
Address:	100060h-100067h	
Name:	FENCE_12	
Address:	100068h-10006Fh	
Name:	FENCE_13	
Address:	100070h-100077h	
Name:	FENCE_14	
Address:	100078h-10007Fh	
Name:	FENCE_15	

The graphics device performs address translation from linear space to tiled space for a CPU access to graphics memory (See Memory Interface Functions chapter for information on these memory layouts) using the fence registers. Note that the fence registers are used only for CPU accesses to gfx memory. Graphics rendering/display pipelines use Per Surface Tiling (PST) parameters (found in SURFACE_STATE - see the Sampling Engine chapter) to access tiled gfx memory.

The intent of tiling is to locate graphics data that are close (in X and Y surface axes) in one physical memory page while still locating some amount of line oriented data sequentially in memory for display efficiency. All 3D rendering is done such that the QWords of any one span are all located in the same memory page, improving rendering performance. Applications view surfaces as linear, hence when the cpu access a surface that is tiled, the gfx hardware must perform linear to tiled address conversion and access the correct physical memory location(s) to get the data.

Tiled memory is supported for rendering and display surfaces located in graphics memory. A tiled memory surface is a surface that has a width and height that are subsets of the tiled region's pitch and height. The device maintains the constants required by the memory interface to perform the address translations. Each tiled region can have a different pitch and size. The CPU-memory interface needs the surface pitch and tile height to perform the address translation. It uses the GMAddr (PCI-BAR) offset address to compare with the fence start and end address, to determine if the rendering surface is tiled. The tiled address is generated based on the tile orientation determined from the matching fence register. Fence ranges are at least 4 KB aligned. Note that the fence registers are used only for CPU accesses to graphics memory.

A Tile represents 4 KB of memory. Tile height is 8 rows for X major tiles and 32 rows for Y major tiles. Tile Pitch is 512Bs for X major tiles and 128Bs for Y major tiles. The surface pitch is programmed in 128B units such that the pitch is an integer multiple of "tile pitch".

Engine restrictions on tile surface usage are detailed in Surface Placement Restrictions (Memory Interface Functions). Note that X major tiles can be used for Sampler, Color, Depth, motion compensation references and motion compensation destination, Display, Overlay, GDI Blt source and destination surfaces. Y major tiles can be used for Sampler, depth, color and motion compensation assuming they do not need to be displayed. GDI Blit operations, overlay and display cannot used Tiled Y orientations.

A "PST" graphics surface that will also be accessed via fence needs its base address to be tile row aligned. Hardware handles the flushing of any pending cycles when software changes the fence upper/lower bounds. Fence Table Registers occupy the address range specified above. Each Fence Table Register has the following format

FENCE registers are not reset by a graphics reset. They will maintain their values unless a full chipset reset is performed.



DWord	Bit	Description						
0	63:44	Fence Upper Bound						
		Project: All						
		Format	t:	GraphicsAddress[31:12]				
		Bits 31:12 of the ending Graphics Address of the fence region. Fence regions must be aligned to a 4KB page. This address represents the last 4KB page of the fence region (Upper Bound is included in the fence region). Graphics Address is the offset within GMADR space.						
	43:42	Reserved						
		Format	:		MBZ			
	41:32	Fence F	Pitch					
		Project	:	All				
		Format	t:	U10-1 Width in 128 bytes				
		This field specifies the width (pitch) of the fence region in multiple of "tile width". For Tile X this field must be programmed to a multiple of 512B ("003" is the minimum value) and for Tile Y this field must be programmed to a multiple of 128B ("000" is the minimum value). 000h = 128B 001h = 256B 3FFh = 128KB						
	31.12	Fence Lower Bound						
	0	Project		All				
		Format		GraphicsAddress[31:12]				
		4KB. Th	is address represe ce region).	Graphics Address of the fence recents the first 4KB page of the fence offset within GMADR space.	-	_	_	
	11:2	Reserve	ed					
		Project:			All			
		Format:			MBZ			
	1	Tile Walk						
		Project	:			All		
		This fiel	d specifies the sp	atial ordering of QWords within t	iles.		1	
		Value	Name	Descrip	otion		Project	
		0h	MI_TILE_XMAJOF	Consecutive SWords (32 Bytes)	sequenc	ed in the X direction	All	
		1h	MI_TILE_YMAJOF	Consecutive OWords (16 Bytes) direction	sequend	ced in the Y	All	



	FENCE - Gra	phics Me	emory Fence Table Reg	ister	
0	Fence Valid				
	Project:		All		
	Format:		MI_FenceValid		
	This field specifies whether or not this fence register defines a fence region.				
	Value		Name	Project	
0h		MI_FENCE_INVALID		All	
	1h	MI_FENCE_VALID		All	



LCPLL_CTL

LCPLL_CTL										
Register	Space:	MMIO: 0/2/0								
Project:		HSW								
Source:		PRM								
Default V	/alue:	0x00000000 [HSW]								
Access:		R/W								
Size (in b	its):	32								
Address:		130040h-130043h								
Name:		LCPLL Control								
ShortNar	ne:	LCPLL_CTL								
Power:		Always on								
Reset:		global								
		Description	Project							
This reg	ister is	also known as GT Scratchpad 0 or GTSP0.								
display 2 The LC DisplayF The LC	2X cloc PLL car Port. PLL wil	ves the display core clock (CDCLK) and the core k (CD2XCLK). In drive the DDI ports at fixed frequencies for automatically adjust for the reference ed on the reference select straps.								
This reg	ister is	reset by the device 2 FLR.	DevHSW:GT0:X0, DevHSW:G	T3:A						
		not reset by the device 2 FLR.	DevHSW, EXCLUDE(DevHSW EXCLUDE(DevHSW:GT3:A)	:GT0:X0),						
		Restriction		Project						
Restricti	on : Th	is register can be written, but the programming	will not affect the PLL.	DevHSW:GT0:X0						
DWord	Bit	Desc	cription							
0	31	PLL Disable This bit will enable or disable the PLL.								
		Value Name								
		0b Enable								
		1b Disable								
		Pare	triction							
				are enabled						
	Restriction: After reset, this must not be changed while CD and CD2X clocks are enabled.									



				LCPLL	_CTL		
30	PLL Lock						
	Project:	DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)					
	Access:	RO					
			ndicates	the status of t	he PLL lock.		
	Val	ue			Name		
	0b	Not locked or not enabled					
	1b		Locke	t t t t t t t t t t t t t t t t t t t			
30	Reserved						
	Project:		DevHS	SW:GT0:X0, De	vHSW:GT3:A		
	Format:		MBZ				
29:28	Reference Select betw		L referen	ces.			
	Valu	e		Name	Description		
	00b		Non-SSC	•	Non-Spread reference		
	01b	01b Reserved Reserved					
	Restriction						
	Restriction : This must not be changed while this PLL is enabled.						
27:26	CD Frequency Select						
	Project: DevHSW, EXCLUDE(DevHSW:GT0:X0)						
	Select between frequencies for CD clock. CD2X clock is always twice the frequency of CD clock. When the fuse DISPLAY_CDCLK_LIMIT = 1, display hardware will ignore the CD Frequency Select and only allow 450 MHz. The CD Frequency should only be changed when following Display Sequences for Changing CD Clock Frequency.						
	Value	T ,	ame		Description		
	00b	450 M	Hz	450 MHz CD	•		
	01b	Altern	ate	Non-ULT and Non-ULX: 540 MHz CD clock. ULT: Not supported. Do not select. ULX: 337.5 MHz CD clock.			
	10b	Reserv	/ed	Reserved			
	11b	11b Reserved Reserved					
	Restriction Project						
	Restriction : The CD clock frequency selected here must be programmed into the CDCLK_FREQ register.						
27:25	Reserved						
	Project: DevHSW:GT0:X0						



25		MBZ						
23	Format: MBZ CD Clock Disable							
		HSW, EXCLUDE(DevH	SW:GT	0·XU)				
	This bit will enable or o							
	Val		, the B	Name				
	0b		Enable	9				
	1b		Disabl	e				
	Re	striction		Project				
	Restriction : Do not di steppings.	sable the clock on the	se	DevHSW:GT0:X0, DevHSW:GT3:A, DevHSW:GT3:B				
24	Root CD2X Clock Disa This bit will enable or c source of both the CD2	lisable the root of the		clock for the Display Engine. This is the				
	Val	ue	Name					
	0b			Enable				
	1b		Disable					
		striction		Project				
	Restriction : Do not di steppings.	sable the clock on the	hese DevHSW:GT0:X0, DevHSW:GT3:A, DevHSW:GT3:B					
23	CD2X Clock Disable							
	Project: DevHSW, EXCLUDE(DevHSW:GT0:X0)							
	This bit will enable or o	lisable the CD2X clock	for the					
	Val	ue	Name					
	0b		Enable					
	1b		Disabl	Disable				
	Re	striction		Project				
	Restriction : Do not di steppings.	sable the clock on the						
23	Reserved	,						
	Project:	DevHSW:G	T0:X0					
	Format:	MBZ						
22	Display Power Down	Allow						
	Project: DevHSW, I	EXCLUDE(DevHSW:GT	0:X0), E	EXCLUDE(DevHSW:GT3:A)				



				LCI	PLL_CTL		
	Value		Name		Description		
	0b	Do not allow			Do not allow display power down		
	1b Allow			Allow display power down			
					Paradata		
	Postriction	· Thic fi	ald chauld	oply b	Restriction e changed as part of the display sequence for package C8.		
21	CD Source		ela siloala	Offig D	e changed as part of the display sequence for package co.		
21	Project:		W EXCLUD	F(Devl	HSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)		
	This bit sele						
	Value		Name		Description		
	0b		.CPLL		CD clock source is LCPLL		
	1b		clk		CD clock source is Fclk		
		1.					
					Restriction		
	Restriction	: This fi	eld should	only b	e changed as part of the display sequence for package C8.		
20	CD Source	Switchi	ing				
	Project: DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)				HSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)		
	Access:	Access: RO					
	This read or	This read only bit indicates when the CD clock source switch from LCPLL to Fclk is in progress.					
	Value	1	Name		Description		
	0b N	lot in p	rogress	CD	clock source switch to Fclk not in progress		
	1b I	n progr	ess	CD	clock source switch to Fclk in progress		
22:19	Reserved		_				
	Project:		DevHSW:	GT0:X	0, DevHSW:GT3:A		
	Format:		MBZ				
19	CD Source	Fclk					
	Project:	DevHS'	W, EXCLUD	E(Devl	HSW:GT0:X0), EXCLUDE(DevHSW:GT3:A)		
	Access:	RO					
		T		en the	e CD clock source switch from LCPLL to Fclk is done.		
	Value	N	lame		Description		
	0b	Not do	one	CD clock source switch to Fclk not done			
	1b Done CD clock source switch to Fclk done						
18:6	Reserved						
	Format:				MBZ		
5	Write Once	Dev3	SID				
	Project: De	evHSW,	EXCLUDE(DevHS'	W:GT0:X0), EXCLUDE(DevHSW:GT3:A),		



		LC	CPLL_CTL				
		EXCLUDE(DevHSW:GT3:B)					
	Access:	RO					
	This read	This read only bit indicates the write once status for register sid_0_3_0_pci_sid.					
		Value	Name				
	0b		Not written				
	1b		Written				
4	Write O	nce Dev3 SVID					
	Project:	DevHSW, EXCLUDE(DevH EXCLUDE(DevHSW:GT3:B)	SW:GT0:X0), EXCLUDE(DevHSW:GT3:A),				
	Access:	RO					
	This reac	only bit indicates the writ	e once status for register svid_0_3_0_pci_svid.				
		Value	Name				
	0b		Not written				
	1b		Written				
3	Write O	nce Dev3 Next					
	Project:	Project: DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A), EXCLUDE(DevHSW:GT3:B)					
	Access:	RO					
	This read	This read only bit indicates the write once status for register pid_0_3_0_pci_next.					
		Value	Name				
	0b		Not written				
	1b		Written				
2	Write O	Write Once Dev2 SUBID					
	Project:	Project: DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A), EXCLUDE(DevHSW:GT3:B)					
	Access:	RO					
	This read	d only bit indicates the writ	e once status for register sid2_0_2_0_pci_subid.				
		Value	Name				
	0b		Not written				
	1b		Written				
1	Write O	nce Dev2 SUBVID					
	Project:	DevHSW, EXCLUDE(DevH EXCLUDE(DevHSW:GT3:B)	SW:GT0:X0), EXCLUDE(DevHSW:GT3:A),				
	Access:	RO					
	This read	d only bit indicates the writ	e once status for register svid2_0_2_0_pci_subvid.				
		Value	Name				
	0b		Not written				



	LCPLL_CTL					
	1b		Written			
5:0	Reserved	d				
	Project:	DevHSW:GT0:X0, [DevHSW:GT3:A, DevHSW:GT3:B			
	Format:	MBZ				
0	0 Write Once Dev2 SMISCISEL					
	Project:	Project: DevHSW, EXCLUDE(DevHSW:GT0:X0), EXCLUDE(DevHSW:GT3:A), EXCLUDE(DevHSW:GT3:B)				
	Access:	RO				
	This read	ad only bit indicates the write once status for register swsci_0_2_0_pci_smiscisel.				
		Value	Name			
	0b		Not written			
	Written					



Global Capabilities, Minor and Major Version

GCAF	<u> </u>	NIN_	VMAJ	- Global Capabilities, Minor and Major Ve	ersion				
Register	Space:	Ν	1MIO: 0/3/0						
Project:		Н	SW						
Source:		Р	RM						
Default \	/alue:	0:	x01002001						
Access:		R	0						
Size (in b	oits):	3.	2						
Address:		0	0000h-000	03h					
DWord	Bit			Description					
0	31:24	Major \	/ersion						
		Value	Name	Description					
		01h	[Default]	Indicates major revision number 1 of the High Definition Audio spec for specification version '1.0.' Should be reset to '01h'	ification,				
				Programming Notes					
		Should	he hardwi	red to "01h".					
-	23:16			100 10 0111 .					
23:16 Minor version Value Name Description									
		00h		Indicates minor revision number 00h of the High Definition Audio					
			[Default]						
				Programming Notes					
		Should be hardwired to "00h".							
=	15:12	Output Streams							
		Value	Name	Description					
		0010b	l l	[All] A value of 0000b indicates that there are no Output Streams su	oported.				
			[Default]	A value of maximum 15 output streams are supported. [DevHSW] Two streams for HSW					
Programming Notes									
	Should be hardwired to "0010b".								
=	11:8	Input S	treams						
		Value	Name	Description	Project				
		0000b		value of 0000b indicates that there are no Input Streams supported.	All				
			A	maximum of 15 input streams are supported.					



GCAF	<u> </u>	MIN_	VMAJ	- Gl	obal Capabilities, Minor and Majo	r Version			
					Programming Notes				
		Should	be hardw	vired to					
-	7:3	BiDirectional Streams							
	7.5		Name	i cairis	Description				
		0000b	A	A value of 0000b indicates that there are no Input Streams supported. A maximum of 15 input streams are supported.					
			Programming Notes						
		Should	be hardv	vired to	"0000b".				
	2:1	Number of SDO Signal Software can enable the use of striping by setting the appropriate bit in the Stream Buffer Descriptor.							
		Value	ie Name		Description	Project			
		00b	[Defa	ult]	Indicates that one SDO line is supported	HSW			
		01b			Indicates that two SDO lines are supported.				
		10b			Indicates that four SDO lines are supported.				
		11b	Reserv	ed					
	0	64 Addr Support							
		Value	Name		Description				
		1b	[Default		ates that 64 bit addressing is supported by the controller esses, data buffer addresses, and command buffer addres				
		0b		Indicates that only 32-bit addressing is available. We support 64 bit addresses but the 64:39 are zeros.					
					Programming Notes				
		Must b	e hardwir	ed to "1	b".				



Output Payload and Input payload Capability

OU'	TPA	Y_INPAY	- Output Pa	aylo	ad and Input payload Capability				
Register	Space	MMIO: 0,	/3/0						
Project:		HSW							
Source:		PRM							
Default \	Value:	e: 0x003C001D							
Access:		RO							
Size (in b	oits):	32							
Address:		00004h-0	0007h						
DWord	Bit				Description				
0	31:16	Input Payload Indicates the total input payload available on the link. This does not include bandwidth used for command and control. This measurement is in 16-bit Word quantities per 48-kHz frame. The default link clock speed of 24.000 MHz provides 500 bits per frame, or 31.25 Words. 36 bits (2.25 Words) are used for command and control, leaving 29 words for payload. This measurement is on a per-codec basis.							
		Value	Name		Description				
		003Ch	[Default]						
		0-FFh			0 Words 1: 1 Word payload				
				00030	h: 60 Word payload [Default]				
				 00FFh: 255 Word payload					
		Output payload Indicates the total output payload available on the link. This does not include bandwidth used for command and control. This measurement is in 16-bit Word quantities per 48-kHz frame. The default link clock speed of 24.000 MHz (the data is double pumped) provides 1000 bits per frame, or 62.5 Words in total. Forty bits (2.5 Words) are used for command and control, leaving 60 Words available for data payload. Note that this value does not reflect any bandwidth increase due to support for multiple SDO lines.							
	15:0	Indicates the to command and default link cloo frame, or 62.5 \ 60 Words availa	otal output payload control. This meas ck speed of 24.000 Words in total. For able for data paylo	d availa uremer MHz ([*] ty bits (bad. No	ble on the link. This does not include bandwidth used for at is in 16-bit Word quantities per 48-kHz frame. The the data is double pumped) provides 1000 bits per 2.5 Words) are used for command and control, leaving the that this value does not reflect any bandwidth				
	15:0	Indicates the to command and default link cloo frame, or 62.5 \ 60 Words availa	otal output payload control. This meas ck speed of 24.000 Words in total. For able for data paylo	d availa uremer MHz ([*] ty bits (bad. No	ble on the link. This does not include bandwidth used for at is in 16-bit Word quantities per 48-kHz frame. The the data is double pumped) provides 1000 bits per 2.5 Words) are used for command and control, leaving the that this value does not reflect any bandwidth				



OUTPA	OUTPAY_INPAY - Output Payload and Input payload Capability						
	0-FFh	OUTPAY	0000h: 0 Words 0001h: 1 Word payload 003Ch: 60 Word payload 00FFh: 255 Word payload				



Global Control

					GCTL - Glob al	Contro	ol			
Register	Space	e:	MMIO: (0/3/0						
Project:			HSW							
Source:			PRM							
Default \	/alue:		0x00000	0000						
Access:			R/W							
Size (in b	oits):		32							
Address:			00008h-	-0000Bh	1					
DWord	Bit				Des	scription				
0	31:9	Reserv	ed							
		Forma	t:				MBZ			
	8	UNSOL	SOL							
		Value	Naı	me		Des	scription			
		0b	Disable [Defau		Unsolicited responses are not accepted, and dropped on the floor.					
		1b	Enable		Unsolicited Responses from the codecs are accepted by the controller and placed into the Response Input Ring Buffer.					
					Programming Notes					
		This sh	ould be	progra	mmed to 1 by the drive	r.				
	7:2	Reserv	ed				,			
		Forma	t:				MBZ			
	1	FCNTRL								
		Access								
		Va	lue		Name		Description			
		0b		Disable	e [Default]	FI	ush is completed			
		1b		Enable		FI	ush Initiated			
			Programming Notes							
		Writing a 1 to this bit initiates a flush. When the flush completion is received by the controller, hardware sets the Flush Status bit and clears this Flush Control bit. Before a flush cycle is initiated, the DMA Position Buffer must be programmed with a valid memory address by software, but the DMA Position Buffer bit 0 need not be set to enable the position reporting mechanism. Also, all streams must be stopped (the associated RUN bit must be 0).								



GCTL - **Global Control**

When the flush is initiated, the controller will flush pipelines to memory to guarantee that the hardware is ready to transition to a D3 state. Setting this bit is not a critical step in the power state transition if the content of the FIFOs is not critical.

0 CRST

Value	Name	Description
0b	Disable [Default]	Enter Reset State-Writing a 0 to this bit causes the Intel HD Audio controller to be reset. All state machines, FIFO's and non Suspend well memory mapped configuration registers (except ECAP and PCI Configuration Registers) in the controller will be reset. The Intel HD Audio link RESET# signal will be asserted and all other link signals will be driven to their "reset" values. After the hardware has completed sequencing into the reset state, it will report a 0 in this bit. Software must read a 0 from this bit to verify that the controller is in reset.
1b	Enable	Exit Reset State- Writing a 1 to this bit causes the controller to exit its reset state and de-assert the Intel HD Audio link RESET# signal. Software is responsible for setting/clearing this bit such that the minimum Intel HD Audio link RESET# signal assertion pulse width specification is met. When the controller hardware is ready to begin operation, it will report a 1 in this bit. Software must read a 1 from this bit before accessing any controller registers. The CRST# bit defaults to a 0 after hardware reset, therefore software needs to write a 1 to this bit to begin operation.

Programming Notes

Note that the CORB/RIRB RUN bits and all Stream RUN bits must be verified cleared to zero before CRST# is written to 0 (asserted) in order to assure a clean re-start. When setting or clearing CRST#, software must ensure that minimum link timing requirements (minimum RESET# assertion

time, etc.) are met. When CRST# is 0 indicating that the controller is in reset, writes to all Intel HD Audio memory mapped registers are ignored as if the device is not present. The only exception is the Global Control register containing the CRST# bit itself. The Global Control register is write-able as a DWord, Word, or Byte even when CRST# is 0 if the byte enable for the byte containing the CRST# bit (Byte Enable 0) is active. If Byte Enable 0 is not active, writes to the Global Control register will be ignored when CRST# is 0. When CRST# is 0, reads to Intel HD Audio memory mapped registers will return their default value except for registers that are not reset with PLTRST# or on a D3hot -> D0 transition.



Wake Enable and Wake Status

W	AKEEN	I_WAKESTS - W	ake Enable a	nd V	Vake Status				
Space:	MMI	O: 0/3/0							
	HSW								
	PRM								
/alue:	0x0000000								
	R/W								
oits):	32								
	0000	Ch-0000Fh							
Bit			Description						
31:17	Reserved			_					
	Format:			MBZ					
16	SDIWAKE								
	Default Va	ılue:			0b				
	Access:				R/WC				
	_	9	ial(s) received a "Stat	e Chang	e" event. The bits are cleared				
	, ,		nd only cleared on a	power-c	on reset. Software must not				
		The state of the s		-					
15:1	Reserved								
	Format:			MBZ					
0	SDIWEN								
	Value	Name		Description					
	0b	Disable [Default]	SDI is disabled						
	1b Enable SDI is enabled to generate wake event.								
	Programming Notes								
			•						
	Space: /alue: bits): Bit 31:17 16	Space: MMI HSW PRM Value: 0x00 R/W Sits): 32 0000 Bit 31:17 Reserved Format: 16 SDIWAKE Default Value Access: Flag bits t by writing These bits make assu 15:1 Reserved Format: 0 SDIWEN Value 0b 1b Bits which indicates t These bits	Space: MMIO: 0/3/0 HSW PRM /alue: 0x00000000 R/W oits): 32 0000Ch-0000Fh Bit 31:17 Reserved Format: 16 SDIWAKE Default Value: Access: Flag bits that indicate which SDI sign by writing 1's to them. These bits are in the Suspend well a make assumptions about the reset s 15:1 Reserved Format: 0 SDIWEN Value Name 0b Disable [Default] 1b Enable Bits which control which SDI signal(s indicates that the associated SDIN si These bits are in the Suspend well a	Space: MMIO: 0/3/0 HSW PRM /alue: 0x00000000 R/W itis): 32 0000Ch-0000Fh Bit Description 31:17 Reserved Format: 16 SDIWAKE Default Value: Access: Programming Note Flag bits that indicate which SDI signal(s) received a "Stat by writing 1's to them. These bits are in the Suspend well and only cleared on a make assumptions about the reset state of these bits and 15:1 Reserved Format: 0 SDIWEN Value Name 0b Disable [Default] SDI is disabled 1b Enable SDI is enabled to get These bits are in the Suspend well and only cleared on a make assumptions about the reset state of these bits and specific promatic.	HSW PRM /alue: 0x00000000 R/W 31:17 Reserved Format: MBZ SDIWAKE Default Value: Access: Programming Notes Flag bits that indicate which SDI signal(s) received a "State Chang by writing 1's to them. These bits are in the Suspend well and only cleared on a power-make assumptions about the reset state of these bits and must see the same and the same				



Global Status

		GSTS - Globa	I Status					
Register	Space	e: MMIO: 0/3/0						
Project:		HSW						
Source:		PRM						
Default \	/alue:	0x00000002						
Access:		R/W						
Size (in b	oits):	32						
Address:		00010h-00013h						
DWord	Bit	De	scription					
0	31:2	Reserved						
		Format:	MBZ					
	1	FSTS						
		Default Value:		0bh				
		Access:		R/WC				
		Progra	mming Notes					
		This bit is set to a 1 by the hardware to indicate that the flush cycle initiated when the FCNTRL bit was set has completed. Software must write a 1 to clear this bit before the next time FCNTRL is set.						
	0	Reserved						
	ŭ	Format:	MBZ					



Output/Input Stream Payload Capability

OUTSTRMPAY_INSTRMPAY - Output/Input Stream Payload Capability

Register Space: MMIO: 0/3/0

Project: HSW Source: PRM

Default Value: 0x00000030

Access: RO Size (in bits): 32

Address: 00018h-0001Bh

DWord Bit Description

0 | 31:16 | INSTRMPAY

Value Name		Description		
0000h [Default]		0 word		
1-00FFh		1 word payload - 255 word payload		

Programming Notes

Input Stream Payload Capability (INSTRMPAY): Indicates maximum number of words per frame for any single input stream. This measurement is in 16 bit word quantities per 48 kHz frame. 24 Words (48B) is the maximum supported, therefore a value of 18h is reported in this register. Software must ensure that a format which would cause more words per frame than indicated is not programmed into the Input Stream Descriptor register.

15:0 OUTSTRMPAY

OUISTRIMPAT							
Value	Name	Description					
0-00FFh		0 words - 255 word payload					
0030h	[Default]						



Interrupt Control

			INTCTL - Interrupt	Control		
Register	Space	e: MMIO: 0				
Project: HSW		HSW				
Source:	ource: PRM					
Default Value: 0x00000000						
Access:		R/W				
Size (in b	its):	32				
Address:		00020h-0	00023h			
DWord	Bit		Descript	ion		
0	31	Global Interrup	t Enable			
		Value	Name	Description		
		0h	Disable [Default]	GIE is disabled		
		1h	Enable	GIE is enabled		
			Programmin	g Notes		
			· •	hen set to 1 the Intel HD Audio function is		
		enabled to generate an interrupt. This control is in addition to any bits in the bus specific				
		address space, such as the Interrupt Enable bit in the PCI Configuration Space. This bit is not affected by controller reset.				
	30	Controller Inter				
		Value Name Description				
		0h	Disable [Default]	CIE is disabled		
		1h	Enable	CIE is enabled		
			Programmin	g Notes		
		Thsi bit Enables the general interrupt for controller functions. When set to 1 (and GIE is enabled),				
		the controller g	•	oit gets set. This bit is not affected by		
-	20.2					
	29.5	Reserved Format: MBZ				
	2	L				
	۷	Reserved Project: HSW				
	1:0	Stream Interru	at Enable	1		
	1.0	Project:	JL LIIGUIE	HSW		
		i Toject.		11344		



INTCTL - Interrupt Control

Value	Name	Description		
00b	Disable [Default]	All stream interrupts disabled		
01b	Stream 1 Enable	Output Stream 1 interrupt enabled		
10b	Stream 2 Enable Output Stream 2 interrupt enabled			
11b	11b Both Enable Both streams interrupt enabled			

Programming Notes

When set to 1 the individual Streams are enabled to generate an interrupt when the corresponding stream status bits get set. A stream interrupt will be caused as a result of a buffer with IOC=1 in the BDL entry being completed, or as a result of a FIFO error (underrun or overrun) occurring. Control over the generation of each of these sources is in the associated Stream Descriptor.

The streams are numbered and the SIE bits assigned sequentially, based on their order in the register set.

Bit 0: Output Stream 1

Bit 1: Output Stream 2



Interrupt Status

	INTSTS - Interrupt Status					
Register	Space	e: MMIO: 0/3	/0			
Project:		HSW				
Source:		PRM				
Default \	/alue:	0x0000000	0			
Access:		R/W Variar	nt			
Size (in b	oits):	32				
Address:		00024h-00	027h			
DWord	Bit		Descr	ription		
0	31	Global Interrupt	Status			
		Access:			RO	
		Value	Name		Description	
		0b	Off [Default]		Interrupt off	
		1b	On		Interrupt on	
		Programming Notes				
		This bit is an OR of all of the interrupt status bits in this register.				
	30	Controller Interru				
		Value	Name		Description	
		0b	Off [Default]		Interrupt off	
		1b	On		Interrupt on	
			Programn	ning Notes		
		Response Interrupt Present Interrupt determined by interrupt	ot, a Response Buffer Overrun I (Intel Reserved), or a SDIN Stat terrogating other registers. Not conding enable bit is set. This b	Interrupt, CO te Change e te that a HV	nterrupt condition occurred due to a DRB Memory Error Interrupt, Error vent. The exact cause can be vinterrupt will not be generated of all of the stated interrupt status	
29:3 R		Reserved				
		Format:		1	MBZ	
	2	Reserved				
		Project:		HS	SW	
	1	Stream Interrupt Status 2				



INTSTS - Interrupt Status

Value Name		Name	Description	
0		Off [Default]	Stream interrupt off	
1		On	Stream interrupt On	

Programming Notes

A '1' indicates that an interrupt condition occurred on the corresponding Stream. Note that a HW interrupt will not be generated unless the corresponding enable bit is set. This bit is an OR of all of an individual stream's interrupt

status bits

The streams are numbered and the SIS bits assigned sequentially, based on their order in the register set.

Bit 1: Output Stream 2

0 Stream Interrupt Status 1

Value Name		Description	
0	Off [Default]	Stream interrupt off	
1	On	Stream interrupt On	

Programming Notes

A '1' indicates that an interrupt condition occurred on the corresponding Stream. Note that a HW interrupt will not be generated unless the corresponding enable bit is set. This bit is an OR of all of an individual stream's interrupt status bits.

The streams are numbered and the SIS bits assigned sequentially, based on their order in the register set.

Bit 0: Output Stream 1



Wall Clock Counter

		WALCLK - Wall Clock Counter			
Register	jister Space: MMIO: 0/3/0				
Project:		HSW			
Source:		PRM			
Default \	/alue:	0x00000000			
Access:		RO Variant			
Size (in b	oits):	32			
Address		00030h-00033h			
DWord	Bit	Description			
0	31:0	Wall Clock Counter			
		Default Value:	0h		
	Wall Clock Counter (Counter): 32 bit counter that is incremented on each link BCLK (24MHz) period and rolls over from FFFF_FFFFh to 0000_0000h. This counter will roll over to zero with a period of approximately 179 seconds. This counter is enabled when the controller is out of reset (CRST is 1). Software uses this counter to synchronize between multiple controllers. Will be reset on controller reset.				



Stream Synchronization

	SSYNC - Stream Synchronization					
Register	Register Space: MMIO: 0/3/0					
Project:	Project: HSW					
Source:		PRM				
Default \	√alue:	0x00	000000			
Access:		R/W				
Size (in b	oits):	32				
Address:		0003	8h-0003Bh			
DWord	Bit		D	escription		
0	31:2	Reserved				
		Project:			HSW	
		Format:			MBZ	
1 Stream Synchronization Bit 2 when set to 1, block data from being sent on or received from the link. Each bit control associated Stream Descriptor; bit 0 corresponds to the first Stream Descriptor, etc. To synchronously start a set of DMA engines, the bits in the SSYNC register are first set to RUN bits for the associated Stream Descriptors are then set to a 1 to start the DMA engines.					st Stream Descriptor, etc. To SSYNC register are first set to a 1. The	
		Value	Name		Description	
		0b	Disable [Default]	Sync Disable	d for the stream 2	
		1b	Enable	Sync Enabled	d for the stream 2	
			Progr	amming Not	res	
		When all streams are ready (FIFORDY=1), the associated SSYNC bits can all be set to 0 at the same time, and transmission or reception of bits to or from the link will begin together at the start of the next full link frame. To synchronously stop streams, first the bits are set in the SSYNC register, and then the individual RUN bits in the Stream Descriptors are cleared by software. The streams are numbered and the SSYNC bits assigned sequentially, based on their order in the register set. Bit 1: Output Stream 2				
	0	Stream Synchronization Bit 1 when set to 1, block data from being sent on or received from the link. Each bit controls the associated Stream Descriptor; bit 0 corresponds to the first Stream Descriptor, etc. To synchronously start a set of DMA engines, the bits in the SSYNC register are first set to a 1. The RUN bits for the associated Stream Descriptors are then set to a 1 to start the DMA engines.				
		Value	Name		Description	
		0b	Disable [Default]	Sync Disable	d for the stream 1	



SSYNC - Stream Synchronization

1b Enable Sync Enabled for the stream 1

Programming Notes

When all streams are ready (FIFORDY=1), the associated SSYNC bits can all be set to 0 at the same time, and transmission or reception of bits to or from the link will begin together at the start of the next full link frame.

To synchronously stop streams, first the bits are set in the SSYNC register, and then the individual RUN bits in the Stream Descriptors are cleared by software. The streams are numbered and the SSYNC bits assigned sequentially, based on their order in the register set. Bit 0: Output Stream 1



CORB (Command Output Ring Buffer)- Lower Base Address

COR	BLI	BASE - CORB (Command Output R Address	ing Buffer)- Lower Base			
Register	Space	e: MMIO: 0/3/0				
Project:		HSW				
Source:		PRM				
Default \	Value:	0x00000000				
Access:		R/W				
Size (in b	oits):	32				
Address		00040h-00043h				
DWord	Bit	Description				
0	31:7	CORBLBASE				
		Default Value:	0h			
		Lower address of the Command Output Ring Buffer, allow assigned on any 128-B boundary.	wing the CORB Base Address to be			
		Programming No	tes			
		This field must not be written when the DMA engine is recorrupted.	unning or the DMA transfer may be			
	6:0	CORBLBASE LOWER BITS				
		Default Value:	Oh			
		Access:	RO			
		CORB Lower Base Unimplemented Bits: Hardwired to 0. T with 128-byte granularity to allow for cache line fetch op	•			



be corrupted.

CORB (Command Output Ring Buffer)- Upper Base Address

COR	CORBUBASE - CORB (Command Output Ring Buffer) - Upper Base						
		Address					
Register	Space	e: MMIO: 0/3/0					
Project:		HSW					
Source:		PRM					
Default \	Value:	: 0x00000000					
Access:		R/W					
Size (in l	oits):	32					
Address	•	00044h-00047h					
DWord	Bit	Description					
0	31:0	CORBUBASE					
		Upper 32 bits of address of the Command Output Ring Buffer.					
		Programming Notes					
		This register field must not be written when the DMA engine is running or the DMA transfer may					



CORB Read/Write Pointers

	CORBRWP - CORB Read/Write Pointers					
Register	Space:	MMIO:	: 0/3/0			
Project:	•	HSW				
Source:		PRM				
Default V	/alue:	0x0000	00000			
Access:		R/W				
Size (in b	its):	32				
Address:		000481	h-0004Bh			
DWord	Bit			Description	on	
0	31	CORB Read	Pointer Reset			
		Access:		R/W Variant		
		Value	Name		Description	
		0b	Clear_Reset [Default]		See ProgramminNotes	
		1b	Set_Reset		See ProgrammingNotes	
		Programming Notes				
		Software writes a 1 to this bit to reset the CORB Read Pointer to 0 and clear any residual prefetched commands in the CORB hardware buffer within the Intel Audio controller. The hardwar will physically update this bit to 1 when the CORB Pointer reset is complete. Software must read a 1 to verify that the reset completed correctly. Software must clear this bit back to 0 and read back the 0 to verify that the clear completed correctly. The CORB DMA engine must be stopped prior to resetting the Read Pointer or else DMA transfer may be corrupted.				
-	30:24	Reserved				
		Format:			MBZ	
	23:16	CORB Read	Pointer			
		Default Valu	ie:		00h	
		Access:			RO Variant	
		Programming Notes				
		Software reads this field to determine how many commands it can write to the CORB without over-running. The value read indicates the CORB Read Pointer offset in Dword granularity. The offset entry read from this field has been successfully fetched by the DMA controller and may be over-written by software. Supports 256 CORB entries (256 x 4B=1KB). This field may be read while the DMA engine is running.				
	15:8	Reserved				



	CORBRWP - CORB	Read, Write i on	iteis		
	Format:	MBZ			
7:0	CORB Write Pointer				
	Default Value:		00h		
	Access: R/W		R/W		
	Programming Notes				
	Software writes the last valid CORB er engine fetches commands from the C Supports 256 CORB entries (256 x 48 running.	ORB until the Read Pointer r	matches the Write Pointer.		



CORB Control_Status_Size

		CORBCTL_STS_SIZE	- CORB Contro	ol_Status_S	ize			
Register	Space:	MMIO: 0/3/0						
Project:		HSW						
Source:		PRM						
Default \	ult Value: 0x00420000							
Access: R/W								
Size (in b	oits):	32						
Address:		0004Ch-0004Fh						
DWord	Bit		Description					
0	31:24	Reserved						
		Format:		MBZ				
	23:20	CORB Size Capability						
		Default Value:			4h			
		Access:			RO			
		Programming Notes The default value, 0100b, indicates that the PCH only supports a CORB size of 256 CORB entries						
		The default value, 0100b, indicate (1024B).	s that the PCH only supp	ports a CORB size	of 256 CORB entries			
	19:18	Reserved						
		Format:		MBZ				
	17:16	CORB SIZE						
		Default Value:		10)b			
		Access:		RC)			
			Programming Note	os				
		The default value, 0100b, indicate (1024B).			of 256 CORB entries			
	15:9	Reserved						
		Format:		MBZ				
	8	CMEI						
		Default Value:			0b			
			Programming Note	es				
		Memory Error (CMEI): Hardwired						



7:2	Reserved	L_STS_SIZE - C	OKB COIIII	DI_Status_Size		
/.=	Format:			MBZ		
1	Enable CORB DMA Engine					
	Access:	Access: R/W Variant				
	Value	Name		Description		
	0b	DMA Stop	See Programm	ninNotes		
	1b	DMA Run	See Programm	See ProgramminNotes		
		Pı	rogramming Note	es		
	update the bit			ediately. The hardware will physically ed. SW must read a 0 from this bit to		
0	Memory Erroi	Interrupt Enable				
	Access:			R/W		
	Value	N	ame	Description		
	0b	Disable [Default]		Disable MEI		
	1b	Enable		Enable MEI		
		Pı	rogramming Note	es		
	The access to this bit field is RW but no functionality as memory errors are not tracked.					



RIRB (Response Input Ring Buffer)-Lower Base Address

RI	RB	LBASE - RIRB (Response Input Ring Address	Buffer)-Lower Base
Register	Space	e: MMIO: 0/3/0	
Project:		HSW	
Source:		PRM	
Default \	/alue:	0x00000000	
Access:		R/W	
Size (in b	its):	32	
Address:		00050h-00053h	
DWord	Bit	Description	
0	31:7	RIRBLBASE	
		Default Value:	0h
		Programming Note	s
		Lower address of the Response Input Ring Buffer (RIRBLBA be assigned on any 128-B boundary. This register field mu engine is running or the DMA transfer may be corrupted.	•
	6:0	RIRBLBASE LOWER BITS	
		Default Value:	0h
		Access:	RO
		Programming Note	s
		Hardwired to 0 to force 128-byte buffer alignment for cach	ne line fetch optimizations.



RIRB (Response Input Ring Buffer)-Upper Base Address

RIRBUBASE - RIRB (Response Input Ring Buffer)-Upper Base								
		Addre	SS					
Register Space: MMIO: 0/3/0								
Project:		HSW						
Source:		PRM						
Default \	/alue:	0x00000000						
Access:		R/W						
Size (in bits): 32								
Address:		00054h-00057h						
DWord	Bit	De	escription					
0	31:0	RIRBUBASE						
		Default Value:	0h					
		Programming Notes						
		Upper 32 bits of address of the Response Input Ring Buffer. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted.						



RIRB Write Pointer and Interrupt Count

R	RBV	VP_RINTCNT - RIRB V	Vrite Poin	iter	and Inter	rrupt Count			
Register	Space:	MMIO: 0/3/0							
Project:		HSW							
Source:		PRM							
Default \	/alue:	0x00000000							
Access:		R/W							
Size (in b	oits):	32							
Address:		00058h-0005Bh							
DWord	Bit		Descript	ion					
0	31:24	Reserved							
		Format:			MBZ				
	23:16	Response Interrupt Count							
		Access:							
		The DMA engine should be stopped		_		. ,			
		Note that each Response occupies 2 Dwords in the RIRB. This is compared to the total number							
		of responses that have been returned, as opposed to the number of frames in which there were responses. If more than one codec responds in one frame, then the count is increased by the							
		number of responses received in th		Hame	, then the cour	it is increased by the			
		Value	Name		Desc	cription			
		0000001b		1 Res	ponse sent to I	RIRB			
		00000010b-11111111b		2 - 25	55 Response se	nt to RIRB			
		0000000b	[Default]	256 F	lesponses sent	to RIRB			
	15	RIRB Write Pointer Reset							
		Default Value:				0b			
		Access:				WO			
		Programming Notes							
		Software writes a 1 to this bit to reset the RIRB Write Pointer to 0's. The RIRB DMA engine must be stopped prior to resetting the Write Pointer or else DMA transfer may be corrupted. This bit							
		will always be read as 0.	viite Follitei ol t	eise Div	MA transfer mag	y be corrupted. This bit			
	14:8	Reserved							
		Format:			MBZ				
	7:0	RIRB Write Pointer							
		Default Value:		001	1				



RIRBWP_RINTCNT - RIRB Write Pointer and Interrupt Count

Access: RO Variant

): Indicates the last valid RIRB entry written by the DMA controller. Software reads this field to determine how many responses it can read from the RIRB. The value read indicates the RIRB Write Pointer offset in 2 Dword RIRB entry units (since each RIRB entry is 2 Dwords long). Supports up to 256 RIRB entries (256 x 8B=2KB). This field may be read while the DMA engine is running.



RIRB Control, Status and Size

		RIRBCT	L_STS_SI	ZE -	RIRB (Control,	Status and	d Size		
Register	Space:	MMIC	D: 0/3/0							
Project:		HSW								
Source:		PRM								
Default \	Default Value: 0x00420000									
Access:	Access: R/W									
Size (in b	oits):	32								
Address:		00050	Ch-0005Fh							
DWord	Bit				I	Description				
0	31:24	Reserved								
		Format:					MBZ			
	23:20	RIRB Size C	apability							
		Default Val	ue:					4h		
		Access:						RO		
		Programming Notes								
		Default of 0100b indicates that the dHDA only supports a RIRB size of 256 RIRB entries (2048B).								
	19:18	Reserved					1			
		Format:					MBZ			
	17:16									
		Default Val	ue:					10b		
		Access:						RO		
		Programming Notes								
		Thsi bit field is hardwired to 10b which sets the RIRB size to 256 entries (2048B).								
	15:11	<u> </u>	a 13 Harawirea	10 10.	b willen set	3 the rand size	10 250 CHINES (2	100).		
	13.11	Reserved Format: MBZ								
	10	Response Overrun Interrupt Status								
	10	Access:	verruii iiiteri	upt 3	latus	R/V	NC			
		Access.				14,4	<u> </u>			
		Value		N	lame		Des	cription		
		0b	No_Overrun	[Defa	ult]	Se	ee ProgramminN	otes		
		1b	Overrun			Se	ee ProgramminN	otes		
			•			1				



RIRBCTL STS SIZE - RIRB Control, Status and Size **Programming Notes** Hardware sets this bit to a 1 when the RIRB DMA engine is not able to write the incoming responses to memory before additional incoming responses overrun the internal FIFO. When the overrun occurs, the hardware will drop the responses which overrun the buffer. An interrupt may be generated if the Response Overrun Interrupt Control bit is set. Note that this status bit is set even if an interrupt is not enabled for this event. Software clears this flag by writing a 1 to this bit. 9 Reserved Format: MBZ 8 **Response Interrupt** R/WC Access: Value Name **Description** 0b Disable [Default] See Programming Notes 1b Enable See Programming Notes **Programming Notes** Hardware sets this bit to a 1 when an interrupt has been generated after N number of Responses are sent to the RIRB buffer OR when an empty Response slot is encountered on all SDI[x] inputs (whichever occurs first). **Note:** This status bit is set even if an interrupt is not enabled for this event. Software clears this flag by writing a 1 to this bit. 7:3 Reserved MBZ Format: 2 **Response Overrun Interrupt Control** Access: R/W Value **Description** Name 0b Disable [Default] See Programming Notes 1b Enable See Programming Notes **Programming Notes** If this bit is set (and GIE and CIE are enabled), the hardware will generate an interrupt when the Response Overrun Interrupt Status bit is set. 1 **RIRB DMA Enable** Access: R/W Variant **Description** Value Name 0b DMA STOP [Default] See Programming Notes



RIRBCTL STS SIZE - RIRB Control, Status and Size 1b DMA RUN See Programming Notes **Programming Notes** After SW writes a 0 to this bit, the HW may not stop immediately. The hardware will physically update the bit to a 0 when the DMA engine is truly stopped. SW must read a 0 from this bit to verify that the DMA is truly stopped. 0 **Response Interrupt Control** R/W Access: **Value Name Description** 0b Disable Interrupt [Default] See Programming Notes 1b Generate Interrupt See Programming Notes **Programming Notes** When generating an interrupt: 1b, (if GIE and CIE are enabled) after N number of Responses are sent to the RIRB buffer OR when an empty Response slot is encountered on all SDI_x inputs

(whichever occurs first). The N counter is reset when the interrupt is generated.



Immediate Command Output Interface

		ICOI - Immediate Command Output Interfac	ce					
Register	Space	ce: MMIO: 0/3/0						
Project:		HSW						
Source:		PRM						
Default \	/alue:	0x0000000						
Access:		R/W						
Size (in b	oits):	32						
Address:		00060h-00063h						
DWord	Bit	Description						
0	31:0	Immediate Command Write						
		Default Value: 0h						
		Programming Notes						
		The command to be sent to the codec via the Immediate Command mechanism is written to this						
		register. The command stored in this register is sent out over the link during t	he next available					
		frame after a 1 is written to the ICB bit.						



Immediate Response Input Interface

		IRII - Immediate Response Input Interface					
Register	Register Space: MMIO: 0/3/0						
Project: HSW							
Source:		PRM					
Default \	/alue:	0x00000000					
Access:		RO Variant					
Size (in b	oits):	32					
Address:		00064h-00067h					
DWord	Bit	Description					
0	31:0	Immediate Response Read					
		Default Value:	0h				
	This register contains the response received from a codec resulting from a command sent via the Immediate Command mechanism.						
		If multiple codecs responded in the same frame, there is no guarantee as to which response will be latched. Therefore broadcast-type commands must not be issued via the Immediate Command mechanism.					



Immediate Command Status

			ICS - Immediate Commar	nd Status					
Register	Space	e: MM]	O: 0/3/0						
Project:	•	HSW							
Source:		PRM							
Default \	/alue:	0x00	000000						
Access:		R/W							
Size (in b	oits):	32							
Address:		0006	58h-0006Bh						
DWord	Bit		Description						
0	31:2	Reserved							
		Format:		MBZ					
	1	Immediate	Result Valid						
		Access:	R	/WC					
		Value	Name	Description					
		0b	Response_Read [Default]	See ProgrammingNotes					
		1b	Response_Avilable	See ProgrammingNotes					
			Programming No.	otes					
		status flag register. So	et to a '1' by hardware when a new response indicating that software may read the respon ftware must clear this bit (by writing a one to ftware may determine when a new response	nse from the Immediate Response o it) before issuing a new command so					
	0	Immediate	Command Busy						
		Access:	R/W Set						
		Value	Name	Description					
	See ProgrammingNotes								
	See ProgrammingNotes								
		Programming Notes							
When this bit as read as a 0 it indicates that a new command may be issued using the Important Command mechanism. When this bit transitions from a 0 to a 1 (via software writing a 1), controller issues the command currently stored in the Immediate Command register to the codec over the link. When the corresponding response is latched into the Immediate Response.									



ICS - Immediate Command Status

register, the controller hardware sets the IRV flag and clears the ICB bit back to 0. **Note:** While the CORB/RIRB mechanism is operating an Immediate Command must not be issued, otherwise the responses conflict. This must be enforced by software.



DMA Position Lower Base Address

DPLBASE - DMA Position Lower Base Address

Register Space:

MMIO: 0/3/0

Project:

HSW

Source:

PRM

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Address:

00070h-00073h

DWord Bit Description

0 3

31:7 **DMA Position Lower Base Address**

Default Value:

0000000h

Lower 32 bits of the DMA Position Buffer Base Address. This register field must not be written when any DMA engine is running or the DMA transfer may be corrupted. This same address is used by the Flush Control, and must be programmed with a valid value before the FLCNRTL bit is set.

6:1 **DPLBASE LOWER BITS**

Default Value:

0h

DPIB Lower Base Address Unimplemented Bits: Hardwired to 0 to force 128-byte buffer alignment for cache line fetch optimizations. These are RO bits.

0 DMA Position Buffer Enable

Value	Name	Description	
0b	Disable [Default]	See ProgramminNotes	
1b	Enable	See ProgramminNotes	

Programming Notes

When this bit is set to a '1', the controller will write the DMA positions of each of the DMA engines to the buffer in main memory periodically (typically once/frame). Software can use this value to know what data in memory is valid data.

The controller must guarantee that the values in the DMA Position Buffer that the software can read represent positions in the stream for which valid data exists in the Stream's DMA buffer. This has particular relevance in systems which support isochronous transfer; the stream positions in the software-visible memory buffer must represent stream data which has reached the Global Observation point.



DMA Position Upper Base Address

DPUBASE - DMA Position Upper Base Address Register Space: MMIO: 0/3/0 **HSW** Project: Source: PRM Default Value: 0x00000000 Access: R/W Size (in bits): 32 Address: 00074h-00077h **DWord** Bit **Description** 31:0 **DPUBASE** Default Value: 00000000h DMA Position Upper Base Address: Upper 32 bits of address of the DMA Position Buffer Base Address. This register field must not be written when the DMA engine is running or the DMA transfer may be corrupted.



Output Stream Descriptor Control and Status

S	DCT	L_STS - O	utput Stream D	escriptor	Control a	nd Status
Register	Space:	MMIO: 0/3	3/0			
Project:		HSW				
Source:						
Default Value: 0x00040000						
Access: R/W						
Size (in b	oits):	32				
Address:		00080h-00)083h			
Name:		Output St	ream Descriptor 1 Contro	l and Status		
ShortNa	me:	SDCTL_ST	S_1			
Address:		000A0h-0	00A3h			
Name:		Output St	ream Descriptor 2 Contro	l and Status		
ShortNa	me:	SDCTL_ST	S_2			
Address:		000C0h-00	00C3h			
Name:		Output St	ream Descriptor 3 Contro	l and Status		
ShortNa	me:	SDCTL_ST	S_3			
DWord	Bit			Description		
0	31:30	Reserved				
		Format:			MBZ	
	29	FIFO Ready				
		Access:	F	RO Variant		
		•	ms, the controller hardwan data to maintain the stre			•
		the FIFO is cleare	ed on a reset.			
		Value	Name		De	escription
		0b	Disable [Default]		See Description	า
		1b	Enable		See Description	า
	28	Descriptor Erro	r			
Default Value:						0b
Access: RO						RO
		Hardwired to '0'.	No memory errors are tr	acked.		
	27	FIFO Error				
		Default Value:			0b	



SDCTL STS - Output Stream Descriptor Control and Status Access: R/WC **Programming Notes** Set when a FIFO error occurs. Bit is cleared by writing a 1 to this bit position. This bit is set even if an interrupt is not enabled. For an output stream, this indicates a FIFO under run when there are still buffers to send. The hardware should not transmit anything on the link for the associated stream if there is not valid data to send. 26 **Buffer Completion Interrupt Status** Default Value: 0b R/WC Access: **Programming Notes** This bit is set to 1 by the hardware after the last sample of a buffer has been processed, AND if the Interrupt on Completion (IOC) bit is set in the command byte of the buffer descriptor. It remains active until software clears it by writing a 1 to this bit position. 25:24 Reserved Format: MBZ 23:20 Stream Number R/W Access: This value reflects the Tag associated with the data being transferred on the link. When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal. **Value Name Description** 0000b **Indicates Unused** Reserved [Default] 0001b Stream 1 0010b-1111b Stream 2- Stream 15 **Bidirectional Direction Control** 19 Default Value: 0b RO Access: This bit is only meaningful for Bidirectional streams. Therefore this bit is hardwired to 0. 18 **Traffic Priority** 1b Default Value: Access: RO Hardwired to 1 indicating that all streams will use VC1 if it is enabled throughout the PCI Express registers. 17:16 Stripe Control



	Default Value	::	00b			
	Access: RO					
	•	eams it controls the number of SDO sidHDA. Therefore it is hardwired to 0's.	gnals to stripe data across. Only one			
15:5	Reserved					
	Format:		MBZ			
4	Error Interrup	ot Enable				
	Access:		R/W			
	Implemented	as RW but no functionality as memory	errors are not tracked.			
	Value	Name	Description			
	0h	Disable [Default]	See Description			
	1h	Enable	See Description			
3	FIFO Error Int	terrupt Enable				
	Access:		R/W			
		ot set, bit 3 in the Status register will b	e set, but the interrupt will not occur			
	If this bit is no way, the samp	ot set, bit 3 in the Status register will beles will be dropped. Name	Description			
	If this bit is no way, the samp Value Oh	ot set, bit 3 in the Status register will be bles will be dropped. Name Disable [Default]	Description See Description			
	If this bit is no way, the samp Value 0h 1h	ot set, bit 3 in the Status register will be bles will be dropped. Name Disable [Default] Enable	Description			
2	If this bit is no way, the samp Value 0h 1h Interrupt On	ot set, bit 3 in the Status register will be bles will be dropped. Name Disable [Default]	Description See Description See Description			
2	If this bit is no way, the samp Value 0h 1h Interrupt On Access: This bit control in its descriptor	ot set, bit 3 in the Status register will be bles will be dropped. Name Disable [Default] Enable Completion Enable	Description See Description See Description R/W when a buffer completes with the IO			
2	If this bit is no way, the samp Value 0h 1h Interrupt On Access: This bit control in its descriptor	ot set, bit 3 in the Status register will be bles will be dropped. Name Disable [Default] Enable Completion Enable Dis whether or not an interrupt occurs wor.	Description See Description See Description R/W when a buffer completes with the IO			
2	If this bit is no way, the samp Value 0h 1h Interrupt On Access: This bit control in its descriptod If this bit is no	Disable [Default] Enable Completion Enable Dis whether or not an interrupt occurs or. Dist set, bit 2 in the Status register will be the set, bit 2 in the Status register will be the set, bit 2 in the Status register will be the set, bit 2 in the Status register will be the set, bit 2 in the Status register will be the set, bit 2 in the Status register will be the set, bit 2 in the Status register will be the set, bit 2 in the Status register will be the set, bit 2 in the Status register will be the set of t	Description See Description See Description R/W when a buffer completes with the IO e set, but the interrupt will not occur			
2	If this bit is no way, the samp Value 0h 1h Interrupt On Access: This bit control in its descriptor If this bit is no Value	ot set, bit 3 in the Status register will be bles will be dropped. Name Disable [Default] Enable Completion Enable Ols whether or not an interrupt occurs or or. ot set, bit 2 in the Status register will be Name	Description See Description See Description R/W when a buffer completes with the IO e set, but the interrupt will not occur Description			
2	If this bit is no way, the samp Value Oh 1h Interrupt On Access: This bit control in its descriptor If this bit is no Value Oh	ot set, bit 3 in the Status register will be bles will be dropped. Name Disable [Default] Enable Completion Enable Disable whether or not an interrupt occurs of the set, bit 2 in the Status register will be Name Disable [Default]	Description See Description See Description R/W when a buffer completes with the IO e set, but the interrupt will not occur Description See Description			
	If this bit is no way, the samp Value 0h 1h Interrupt On Access: This bit control in its descriptor If this bit is no Value 0h 1h	ot set, bit 3 in the Status register will be bles will be dropped. Name Disable [Default] Enable Completion Enable Disable whether or not an interrupt occurs of the set, bit 2 in the Status register will be Name Disable [Default]	Description See Description See Description R/W when a buffer completes with the IO e set, but the interrupt will not occur Description See Description			
	If this bit is not way, the samp Value Oh 1h Interrupt On Access: This bit control in its descriptor If this bit is not value Oh 1h Stream Run Access: When set to 1 data in the malengine to run. When cleared	ot set, bit 3 in the Status register will be bles will be dropped. Name Disable [Default] Enable Completion Enable Disable whether or not an interrupt occurs of the set, bit 2 in the Status register will be Name Disable [Default]	Description See Description R/W when a buffer completes with the IC e set, but the interrupt will not occu Description See Description See Description R/W output stream will be enabled to traited as a last also be cleared in order for the Derator is reset whenever the RUN bit this output stream will be disabled.			



SDCTL_STS - Output Stream Descriptor Control and Status

	Disable [Default]	See Description
1h	Enable	See Description

Programming Notes

Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine.

0 Stream Reset

Default Value:	0b
Access:	R/W Variant

Programming Notes

Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset. Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.



Output Stream Descriptor Link Position in Current Buffer

SDLPIB - Output Stream Descriptor Link Position in Current Buffer

Register Space: MMIO: 0/3/0

Project: HSW Source: PRM

Default Value: 0x00000000
Access: RO Variant

Size (in bits): 32

Address: 00084h-00087h

Name: Output Stream Descriptor 1 Link Position in Current Buffer

ShortName: SDLPIB_1

Address: 000A4h-000A7h

Name: Output Stream Descriptor 2 Link Position in Current Buffer

ShortName: SDLPIB_2

Address: 000C4h-000C7h

Name: Output Stream Descriptor 3 Link Position in Current Buffer

ShortName: SDLPIB_3

Bit

DWord

0 31:0 CLink Position in Buffer

Default Value: 00000000h

Indicates the number of bytes that have been received off the link. This register will count from 0 to the value in the Cyclic Buffer Length register and then wrap to 0.

Description



Output Stream Descriptor Cyclic Buffer Length

	SD	CBL - Output Stream Descript	or Cyclic Buffer Length					
Register	Space	nce: MMIO: 0/3/0						
Project:		HSW						
Source:		PRM						
Default \	/alue:	0x00000000						
Access:		R/W						
Size (in b	its):	32						
Address:		00088h-0008Bh						
Name:		Output Stream Descriptor 1 Cyclic Buffer Le	ength					
ShortNa	me:	SDCBL_1						
Address:		000A8h-000ABh						
Name:		Output Stream Descriptor 2 Cyclic Buffer Le	ength					
ShortNa	me:	SDCBL_2						
Address:		000C8h-000CBh						
Name:		Output Stream Descriptor 3 Cyclic Buffer Le	ength					
ShortNa	me:	SDCBL_3						
DWord	Bit	Descrip	otion					
0	31:0	Cyclic Buffer Length						
		Default Value:	0000000h					
): Indicates the number of bytes in the complete cyclic buffer. CBL must represent an integer number of samples. Link Position in Buffer (LPIB) will be reset when it reaches this value.						
		Programming Notes						
		Software may only write to this register after Glob occurred. This value should only be modified whe set to enable the engine, software must not write asserted, or transfers may be corrupted.	n the RUN bit is '0'. Once the RUN bit has been					



Output Stream Descriptor Last Valid Index

		SDLVI - Output Stream Des	criptor Last Valid Index				
Register	egister Space: MMIO: 0/3/0						
Project:		HSW					
Source:		PRM					
Default \	/alue:	0x00000000					
Access:		R/W					
Size (in b	its):	32					
Address:		0008Ch-0008Fh					
Name:		Output Stream Descriptor 1 Last Valid	Index				
ShortNa	ne:	SDLVI_1					
Address:		000ACh-000AFh					
Name:		Output Stream Descriptor 2 Last Valid	Index				
ShortNaı	ne:	SDLVI_2					
Address:		000CCh-000CFh					
Name:		Output Stream Descriptor 3 Last Valid	Index				
ShortNaı	ne:	SDLVI_3					
DWord	Bit	De	scription				
0	31:8	Reserved					
		Format:	MBZ				
	7:0	Last Valid Index					
		Default Value:	00h				
		Access:	R/W				
	Programming Notes						
The value written to this register indicates the index for the last valid Buffer Descriptor in the BDL. After the controller has processed this descriptor, it will wrap back to the first descriptor the list and continue processing. LVI must be at least 1; i.e., there must be at least two valid entries in the buffer descriptor libefore DMA operations can begin. This value should only be modified when the RUN bit is							



Output Stream Descriptor FIFO Data and Format

SDF	IFO	D_FMT - Outp	out Stream Des	criptor	FIFO Data and Format	
Register	Space:	MMIO: 0/3/0				
Project: HSW						
Source:		PRM				
Default \	Value:	0x000000C0				
Access:	ress: R/W					
Size (in l	oits):	32				
Address	•	00090h-00093l	h			
Name:		Output Stream	Descriptor 1 FIFO Data	and Format		
ShortNa	me:	SDFIFOD_FMT_	_1			
Address	s: 000B0h-000B3h					
Name:		Output Stream	Descriptor 2 FIFO Data	and Format		
ShortNa	me:	SDFIFOD_FMT_2				
Address	•	000D0h-000D3h				
Name:		Output Stream	Descriptor 3 FIFO Data	and Format		
ShortNa	me:	SDFIFOD_FMT_	_3			
DWord	Bit		De	scription		
0	31	Reserved				
		Format:			MBZ	
	30	Sample Base Rate				
		Access:			R/W	
		Value	Name		Description	
		0h	48 [Default]		48 kHz	
		1h	44.1		44.1 kHz	
	29:27	Sample Base Rate M	Nultiple			
		Access:	-		R/W	
Value Name Description					•	
000b [Default] 48 kHz/44.1 kHz or less						
		001b	x2		.2 kHz, 32 kHz	
		010b	x3	144 kHz		
011b x4 192 kHz, 176.4 kHz					76.4 kHz	



SDFIFO	D_FMT	- Oı	itput S	Stream Des	criptor	FIFO Data and Format	
	100b-111k)	Re	eserved	N/A		
26:24	Sample Ba	se Rat	e Divisor				
	Access:					R/W	
	N. I						
	Value	D:		Name		Description	
	000b			[Default]		48 kHz, 44.1 kHz	
	001b		vide by 2			24 kHz, 22.05 kHz	
	010b		vide by 3			16 kHz, 32 kHz	
	011b		vide by 4			11.025 kHz) 9.6 kHz	
	100b		vide by 5				
	101b		vide by 6			8 kHz 6.875 kHz	
	110b		vide by 7				
	111b	וטן	vide by 8			6 kHz	
23		Reserved				MPZ	
	Format:					MBZ	
22:20	· •					D AM	
	Access.	Access: R/W					
	Value	ı	Name		D	escription	
	000b	8 bits		The data will be p	acked in me	emory in 8-bit containers on 16-bit	
	0001b	16 bi	ts	The data will be p	acked in me	emory in 16-bit containers on 16-bit	
	010b	20 bi	ts	The data will be packed in memory in 32-bit containers on 32-boundaries			
	011b	24 bi	ts	The data will be packed in memory in 32-bit containers on 32-bit boundaries			
	100b	32 bi	ts	The data will be packed in memory in 32-bit containers on 32-bit boundaries		emory in 32-bit containers on 32- bit	
	101b- 111b	Reserved		N/A			
19:16	Number o	f Chan	nels				
	Access:			R/W			
	Number of	chann	els in eacl	h frame of the strea	am.		
	Valu	е	Name		De	escription	
	0000b-113	11b	1-16			me of the stream. [Default] ame of the stream.	
	1			·			



SDFIFOD_FMT - Output Stream Descriptor FIFO Data and Format | 1111b = 16 channels in each frame of the stream. | 15:0 | FIFO Size | Default Value: | 00C0h | R/W Variant | Indicates the maximum number of bytes that could be fetched by the controller at one time. This is the maximum number of bytes that may have been DMA'd into memory but not yet transmitted on the link, and is also the maximum possible value that the PICB count will increase by at one time. It depends on what the Stream parameters are programmed as default.



Output Stream Descriptor Buffer Descriptor List Pointer Lower

SDBDPL - Output Stream Descriptor Buffer Descriptor List Pointer					
		Low	er		
Register	Space	e: MMIO: 0/3/0			
Project: HSW					
Source:		PRM			
Default \	/alue:	0x00000000			
Access:		R/W			
Size (in b	oits):	32			
Address:		00098h-0009Bh			
Name:		Output Stream Descriptor 1 Buffer De	escriptor List Pointer Lower		
ShortNa	me:	SDBDPL_1			
Address:		000B8h-000BBh			
Name:		Output Stream Descriptor 2 Buffer De	escriptor List Pointer Lower		
ShortNa	me:	SDBDPL_2			
Address:		000D8h-000DBh			
Name:		Output Stream Descriptor 3 Buffer De	escriptor List Pointer Lower		
ShortNa	me:	SDBDPL_3			
DWord	Bit	[Description		
0	31:7	Buffer Descriptor List Lower Base Address	s		
		Default Value:	0000000h		
		Access:	R/W Variant		
		Lower address of the Buffer Descriptor List. I is '0' or DMA transfers may be corrupted.	This value should only be modified when the RUN bit		
	6:1	BDLLBASE LOWER BITS			
		Default Value:	00h		
		RO			
		Hardwired to 0. Forces alignment on 128B b	oundaries.		
	0	Reserved			



Output Stream Descriptor Buffer Descriptor List Pointer Upper

SDBE	SDBDPU - Output Stream Descriptor Buffer Descriptor List Pointer							
	Upper							
Register	Register Space: MMIO: 0/3/0							
Project:		HSW						
Source:		PRM						
Default \	/alue:	0x00000000						
Access:		R/W						
Size (in b	oits):	32						
Address:		0009Ch-0009Fh						
Name:		Output Stream Descriptor 1 Buffer Descriptor List Pointer Upper						
ShortNa	me:	SDBDPU_1						
Address		000BCh-000BFh						
Name:		Output Stream Descriptor 2 Buffer Descriptor List Pointer Upper						
ShortNa	me:	SDBDPU_2						
Address		000DCh-000DFh						
Name:		Output Stream Descriptor 3 Buffer Descriptor List Pointer Upper						
ShortNa	me:	SDBDPU_3						
DWord	Bit	Description						
0	31:0	the second secon						
Upper 32-bit address of the Buffer Descriptor List. This value should only be modified whe								
		RUN bit is '0' or the DMA transfer may be corrupted.						



Output Stream Descriptor Control and Status

S	DCT	L_STS - O	utput Stream D	escriptor	Control a	nd Status
Register	Space:	MMIO: 0/3	3/0			
Project:		HSW				
Source:						
Default Value: 0x00040000						
Access: R/W						
Size (in b	its):	32				
Address:		00080h-00	0083h			
Name:		Output St	ream Descriptor 1 Control	and Status		
ShortNar	ne:	SDCTL_ST	S_1			
Address:		000A0h-0	00A3h			
Name:		Output St	ream Descriptor 2 Control	and Status		
ShortNar	ne:	SDCTL_ST	S_2			
Address:		000C0h-00	00C3h			
Name:		Output St	ream Descriptor 3 Control	and Status		
ShortNa	ne:	SDCTL_ST	S_3			
DWord	Bit			Description		
0	31:30	Reserved				
		Format:			MBZ	
	29	FIFO Ready				
		Access:	R	O Variant		
		•	ms, the controller hardwandata Indata to maintain the stre			•
		the FIFO is cleare		alli Oli tileli ilik.	This bit delauits	to o on reset because
		Value	Name		De	escription
		0b	Disable [Default]		See Description	า
		1b	Enable		See Description	า
-	28	Descriptor Erro	r			
Default Value:						0b
Access:					RO	
		Hardwired to '0'.	No memory errors are tra	acked.		
=	27	FIFO Error				
		Default Value:			0b	



SDCTL STS - Output Stream Descriptor Control and Status R/WC Access: **Programming Notes** Set when a FIFO error occurs. Bit is cleared by writing a 1 to this bit position. This bit is set even if an interrupt is not enabled. For an output stream, this indicates a FIFO under run when there are still buffers to send. The hardware should not transmit anything on the link for the associated stream if there is not valid data to send. **Buffer Completion Interrupt Status** 26 Default Value: 0b R/WC Access: **Programming Notes** This bit is set to 1 by the hardware after the last sample of a buffer has been processed, AND if the Interrupt on Completion (IOC) bit is set in the command byte of the buffer descriptor. It remains active until software clears it by writing a 1 to this bit position. 25:24 Reserved Format: MBZ 23:20 Stream Number R/W Access: This value reflects the Tag associated with the data being transferred on the link. When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal. **Value Name Description** 0000b **Indicates Unused** Reserved [Default] 0001b Stream 1 0010b-1111b Stream 2- Stream 15 **Bidirectional Direction Control** 19 Default Value: 0b RO Access: This bit is only meaningful for Bidirectional streams. Therefore this bit is hardwired to 0. 18 **Traffic Priority** 1b Default Value: Access: RO Hardwired to 1 indicating that all streams will use VC1 if it is enabled throughout the PCI Express registers. 17:16 Stripe Control



	Default Valu	e:	00b	
	Access: RO			
		reams it controls the number of SDO s dHDA. Therefore it is hardwired to 0's	•	
15:5	Reserved			
	Format:		MBZ	
4	Error Interru	pt Enable	·	
	Access:		R/W	
	Implemented	as RW but no functionality as memor	y errors are not tracked.	
	Value	Name	Description	
	0h	Disable [Default]	See Description	
	1h	Enable	See Description	
3	FIFO Error In	terrupt Enable		
	Access:		R/W	
		ot set, bit 3 in the Status register will l	oe set, but the interrupt will not occur	
	If this bit is n way, the sam	not set, bit 3 in the Status register will l ples will be dropped. Name	Description	
	If this bit is n way, the sam Value Oh	not set, bit 3 in the Status register will leples will be dropped. Name Disable [Default]	Description See Description	
	If this bit is n way, the sam Value Oh 1h	not set, bit 3 in the Status register will leples will be dropped. Name Disable [Default] Enable	Description	
2	If this bit is noway, the same Value Oh 1h Interrupt On	not set, bit 3 in the Status register will leples will be dropped. Name Disable [Default]	Description See Description See Description	
2	If this bit is noway, the same Value Oh 1h Interrupt On Access: This bit contrinits descript	not set, bit 3 in the Status register will legister will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs	Description See Description See Description R/W when a buffer completes with the IO	
2	If this bit is noway, the same Value Oh 1h Interrupt On Access: This bit contrinits descript	not set, bit 3 in the Status register will leples will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs for.	Description See Description See Description R/W when a buffer completes with the IO	
2	If this bit is noway, the same Value 0h 1h Interrupt On Access: This bit contrinits descript If this bit is noway, the same Value	not set, bit 3 in the Status register will legister will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs for. not set, bit 2 in the Status register will legister.	Description See Description See Description R/W when a buffer completes with the IO pe set, but the interrupt will not occur	
2	If this bit is noway, the same Value Oh 1h Interrupt On Access: This bit contrinits descript If this bit is nowally allowed to the same of the sa	not set, bit 3 in the Status register will legister will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs for. not set, bit 2 in the Status register will legister.	Description See Description See Description R/W when a buffer completes with the IO pe set, but the interrupt will not occur Description	
2	If this bit is noway, the same Value Oh Ih Interrupt On Access: This bit contrain its descript If this bit is now Value Oh	not set, bit 3 in the Status register will legister will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs for. not set, bit 2 in the Status register will legister. Name Disable [Default]	Description See Description See Description R/W when a buffer completes with the IO pe set, but the interrupt will not occur Description See Description	
	If this bit is noway, the same Value Oh Ih Interrupt On Access: This bit contrain its descript If this bit is now Value Oh Ih	not set, bit 3 in the Status register will legister will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs for. not set, bit 2 in the Status register will legister. Name Disable [Default]	Description See Description See Description R/W when a buffer completes with the IO pe set, but the interrupt will not occur Description See Description	
	If this bit is noway, the same Value Oh Ih Interrupt On Access: This bit control in its descript If this bit is now Value Oh Ih Stream Run Access: When set to it data in the more engine to run When clearer	not set, bit 3 in the Status register will legister will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs for. not set, bit 2 in the Status register will legister. Name Disable [Default]	Description See Description R/W when a buffer completes with the IC pe set, but the interrupt will not occu Description See Description See Description R/W coutput stream will be enabled to trace the stream of the perator is reset whenever the RUN bit in this output stream will be disabled.	



SDCTL_STS - Output Stream Descriptor Control and Status Oh Disable [Default] See Description In Enable See Description Programming Notes Software must read a 0 from this bit before modifying related control registers or restarting the

0 Stream Reset

DMA engine.

П	Stream Reset					
	Default Value:	0b				
	Access:	R/W Variant				

Programming Notes

Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset. Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.



Output Stream Descriptor Link Position in Current Buffer

SDLPIB - Output Stream Descriptor Link Position in Current Buffer

Register Space: MMIO: 0/3/0

Project: HSW Source: PRM

Default Value: 0x00000000 Access: RO Variant

Size (in bits): 32

Address: 00084h-00087h

Name: Output Stream Descriptor 1 Link Position in Current Buffer

ShortName: SDLPIB_1

Address: 000A4h-000A7h

Name: Output Stream Descriptor 2 Link Position in Current Buffer

ShortName: SDLPIB_2

Address: 000C4h-000C7h

Name: Output Stream Descriptor 3 Link Position in Current Buffer

ShortName: SDLPIB_3

DWord Bit Description

31:0 cLink Position in Buffer

Default Value: 00000000h

Indicates the number of bytes that have been received off the link. This register will count from 0 to the value in the Cyclic Buffer Length register and then wrap to 0.



Output Stream Descriptor Cyclic Buffer Length

	SD	CBL - Output Stream Descript	or Cyclic Buffer Length			
Register	r Space: MMIO: 0/3/0					
Project:		HSW	HSW			
Source: PRM						
Default \	/alue:	0x00000000				
Access:		R/W				
Size (in b	its):	32				
Address:		00088h-0008Bh				
Name:		Output Stream Descriptor 1 Cyclic Buffer Le	ength			
ShortNa	me:	SDCBL_1				
Address:		000A8h-000ABh				
Name:		Output Stream Descriptor 2 Cyclic Buffer Le	Output Stream Descriptor 2 Cyclic Buffer Length			
ShortNa	me:	SDCBL_2	SDCBL_2			
Address:		000C8h-000CBh	000C8h-000CBh			
Name:		Output Stream Descriptor 3 Cyclic Buffer Le	Output Stream Descriptor 3 Cyclic Buffer Length			
ShortNa	me:	SDCBL_3				
DWord	Bit	Descrip	otion			
0	31:0	Cyclic Buffer Length				
		Default Value:	0000000h			
): Indicates the number of bytes in the complete cy number of samples. Link Position in Buffer (LPIB) w	·			
		Programming Notes				
		Software may only write to this register after Glob occurred. This value should only be modified whe set to enable the engine, software must not write asserted, or transfers may be corrupted.	n the RUN bit is '0'. Once the RUN bit has been			



Output Stream Descriptor Last Valid Index

		SDLVI - Output Stream Des	criptor Last Valid Index		
Register	Space	: MMIO: 0/3/0			
Project: HSW					
Source: PRM					
Default \	/alue:	0x00000000			
Access:		R/W			
Size (in b	its):	32			
Address:		0008Ch-0008Fh			
Name:		Output Stream Descriptor 1 Last Valid	Index		
ShortNa	ne:	SDLVI_1			
Address:		000ACh-000AFh			
Name:		Output Stream Descriptor 2 Last Valid	Index		
ShortNaı	ne:	SDLVI_2			
Address:		000CCh-000CFh			
Name:		Output Stream Descriptor 3 Last Valid	Output Stream Descriptor 3 Last Valid Index		
ShortNaı	ne:	SDLVI_3			
DWord	Bit	De	scription		
0	31:8	Reserved			
		Format:	MBZ		
	7:0	Last Valid Index			
		Default Value:	00h		
		Access:	R/W		
Programming Notes					
The value written to this register indicates the index for the last valid Buffer Desci BDL. After the controller has processed this descriptor, it will wrap back to the fit the list and continue processing. LVI must be at least 1; i.e., there must be at least two valid entries in the buffer before DMA operations can begin. This value should only be modified when the					



Output Stream Descriptor FIFO Data and Format

Register Space: MMIO: 0/3/0	SDF	IFO	D_FMT - Outp	out Stream Des	criptor	FIFO Data and Format		
Source: PRM Default Value: 0x000000C0	Register	Register Space: MMIO: 0/3/0						
Default Value:	Project:		HSW					
Access: R/W Size (in bits): 32 Address: 00090h-00093h Name: Output Stream Descriptor 1 FIFO Data and Format ShortName: SDFIFOD_FMT_1 Address: 00080h-00083h Name: Output Stream Descriptor 2 FIFO Data and Format ShortName: SDFIFOD_FMT_2 Address: 000D0h-000D3h Name: Output Stream Descriptor 3 FIFO Data and Format ShortName: SDFIFOD_FMT_3 Dword Bit Description 0 31 Reserved Format: MBZ 30 Sample Base Rate Access: R/W Value Name Description 0h 48 [Default] 48 kHz 1h 44.1 44.1 kHz 29:27 Sample Base Rate Multiple Access: R/W	Source:		PRM					
Size (in bits): 32 Address: 00090h-00093h Name: Output Stream Descriptor 1 FIFO Data and Format ShortName: 00080h-000B3h Name: Output Stream Descriptor 2 FIFO Data and Format ShortName: SDFIFOD_FMT_2 Address: 000D0h-000D3h Name: Output Stream Descriptor 3 FIFO Data and Format ShortName: SDFIFOD_FMT_3 DWord Bit Description 0 31 Reserved Format: MBZ 30 Sample Base Rate Access: R/W Value Name Description 0h 48 [Default] 48 kHz 1h 44.1 kHz 44.1 kHz Value Name Description 000b [Default] 48 kHz/44.1 kHz or less	Default \	Value:	0x000000C0					
Address:	Access:		R/W					
Name: Output Stream Descriptor 1 FIFO Data and Format ShortName: SDFIFOD_FMT_1 Address: 00080h-00083h Name: Output Stream Descriptor 2 FIFO Data and Format ShortName: SDFIFOD_FMT_2 Address: 000D0h-000D3h Name: Output Stream Descriptor 3 FIFO Data and Format ShortName: SDFIFOD_FMT_3 DWord Bit Description 0 31 Reserved Format: MBZ 30 Sample Base Rate Access: R/W Value Name Description 0h 48 [Default] 48 kHz 1h 44.1 44.1 kHz 29:27 Sample Base Rate Multiple Access: R/W Value Name Description 0h 48 [Mame Description Descripti	Size (in b	oits):	32					
ShortName: SDFIFOD_FMT_1	Address:	•	00090h-00093I	h				
Address: 000B0h-000B3h Name: Output Stream Descriptor 2 FIFO Data and Format ShortName: SDFIFOD_FMT_2 Address: 000D0h-000D3h Name: Output Stream Descriptor 3 FIFO Data and Format ShortName: SDFIFOD_FMT_3 DWord Bit Description 0 31 Reserved Format: MBZ 30 Sample Base Rate Access: R/W Value Name Description 0h 48 [Default] 48 kHz 1h 44.1 kHz 29:27 Sample Base Rate Multiple Access: R/W Value Name Description 0h 48 [Default] 48 kHz 44.1 kHz	Name:		Output Stream	Descriptor 1 FIFO Data a	and Format			
Name:	ShortNa	me:	SDFIFOD_FMT_	_1				
ShortName: SDFIFOD_FMT_2	Address:		000B0h-000B3	h				
Address: 000D0h-000D3h Name: Output Stream Descriptor 3 FIFO Data and Format ShortName: SDFIFOD_FMT_3 Dword Bit	Name:		Output Stream	Descriptor 2 FIFO Data a	and Format			
Name: Output Stream Descriptor 3 FIFO Data and Format	ShortNa	me:	SDFIFOD_FMT_	_2				
ShortName: SDFIFOD_FMT_3	Address:		000D0h-000D3	Bh				
DWord Bit Description	Name:		Output Stream	Descriptor 3 FIFO Data a	and Format			
Name	ShortNa	me:	SDFIFOD_FMT_	_3				
Format: MBZ	DWord	Bit		De	scription			
Sample Base Rate	0	31						
Name Description			Format:	MBZ				
Value Name Description 0h 48 [Default] 48 kHz 1h 44.1 44.1 kHz 29:27 Sample Base Rate Multiple Access: R/W Value Name Description 000b [Default] 48 kHz/44.1 kHz or less		30	Sample Base Rate					
0h 48 [Default] 48 kHz 1h 44.1 44.1 kHz 29:27 Sample Base Rate Multiple Access: R/W Value Name Description 000b [Default] 48 kHz/44.1 kHz or less			Access:	s: R/W				
1h			Value	Name		Description		
29:27 Sample Base Rate Multiple Access: R/W Value Name Description 000b [Default] 48 kHz/44.1 kHz or less			0h	48 [Default]		48 kHz		
Access: R/W Value Name Description			1h	44.1 kHz				
ValueNameDescription000b[Default]48 kHz/44.1 kHz or less		29:27	Sample Base Rate M	mple Base Rate Multiple				
000b [Default] 48 kHz/44.1 kHz or less						R/W		
000b [Default] 48 kHz/44.1 kHz or less		Value Name				Description		
					48 kHz/44.	•		
				96 kHz, 88.2 kHz, 32 kHz				
010b x3 144 kHz						, -		
011b x4 192 kHz, 176.4 kHz						76.4 kHz		



SDFIFO	D_FMT	- Oı	itput S	Stream Des	criptor	FIFO Data and Format
	100b-111k)	Re	eserved	N/A	
26:24	Sample Base Rate Divisor					
	Access:					R/W
	N. I					
	Value	D:		Name		Description
	000b			[Default]		48 kHz, 44.1 kHz
	001b		vide by 2			24 kHz, 22.05 kHz
	010b		vide by 3			16 kHz, 32 kHz
	011b		vide by 4			11.025 kHz) 9.6 kHz
	100b		vide by 5			
	101b		vide by 6			8 kHz 6.875 kHz
	110b		vide by 7			
	111b	וטן	vide by 8			6 kHz
23	Reserved					MPZ
	Format:					MBZ
22:20	• • • • • • • • • • • • • • • • • • •	mple				R/W
	Access:					K/ W
	Value	ı	Name	Description		
	000b	8 bits		The data will be packed in memory in 8-bit containers on 16-bit boundaries		
	0001b	16 bi	ts	The data will be packed in memory in 16-bit containers on 16-bit boundaries		
	010b	20 bi	ts	The data will be packed in memory in 32-bit containers on 32- bit boundaries		
	011b	24 bi	ts	The data will be packed in memory in 32-bit containers on 32-bit boundaries		emory in 32-bit containers on 32- bit
	100b	32 bi	ts	The data will be packed in memory in 32-bit containers on 32-bit boundaries		emory in 32-bit containers on 32- bit
	101b- 111b	Rese	rved	N/A		
19:16	Number o	f Chan	nels			
	Access:			R/W		
	Number of	chann	els in eacl	h frame of the strea	am.	
	Valu	е	Name		De	escription
	0000b-113	11b	1-16			me of the stream. [Default] ame of the stream.
	1			·		



SDFIFOD_FMT - Output Stream Descriptor FIFO Data and Format | 1111b = 16 channels in each frame of the stream. | 15:0 | FIFO Size | Default Value: | 00C0h | Access: | R/W Variant | Indicates the maximum number of bytes that could be fetched by the controller at one time. This is the maximum number of bytes that may have been DMA'd into memory but not yet transmitted on the link, and is also the maximum possible value that the PICB count will increase by at one time. It depends on what the Stream parameters are programmed as default.



Output Stream Descriptor Buffer Descriptor List Pointer Lower

SDBI	OPL	- Output Stream Descript	or Buffer Descriptor List Pointer				
		Low	er				
Register	Space	e: MMIO: 0/3/0					
Project:		HSW					
Source:		PRM					
Default \	/alue:	0x00000000					
Access:		R/W					
Size (in b	oits):	32					
Address:		00098h-0009Bh					
Name:		Output Stream Descriptor 1 Buffer De	escriptor List Pointer Lower				
ShortNa	me:	SDBDPL_1					
Address:		000B8h-000BBh					
Name:		Output Stream Descriptor 2 Buffer De	escriptor List Pointer Lower				
ShortNa	me:	SDBDPL_2	SDBDPL_2				
Address:		000D8h-000DBh	000D8h-000DBh				
Name:		Output Stream Descriptor 3 Buffer De	Output Stream Descriptor 3 Buffer Descriptor List Pointer Lower				
ShortNa	me:	SDBDPL_3					
DWord	Bit	[Description				
0	31:7	Buffer Descriptor List Lower Base Address	s				
		Default Value:	0000000h				
		Access:	R/W Variant				
		Lower address of the Buffer Descriptor List. I is '0' or DMA transfers may be corrupted.	This value should only be modified when the RUN bit				
6:1 BDLL		BDLLBASE LOWER BITS					
		Default Value:	00h				
		Access:	RO				
		Hardwired to 0. Forces alignment on 128B b	oundaries.				
	0	Reserved					



Output Stream Descriptor Buffer Descriptor List Pointer Upper

SDBD	PU	- Output Stream Descriptor Buffer Descriptor List Pointer
		Upper
Register :	Space	e: MMIO: 0/3/0
Project:		HSW
Source:		PRM
Default V	'alue:	0x0000000
Access:		R/W
Size (in b	its):	32
Address:		0009Ch-0009Fh
Name:		Output Stream Descriptor 1 Buffer Descriptor List Pointer Upper
ShortNar	ne:	SDBDPU_1
Address:		000BCh-000BFh
Name:		Output Stream Descriptor 2 Buffer Descriptor List Pointer Upper
ShortNar	ne:	SDBDPU_2
Address:		000DCh-000DFh
Name:		Output Stream Descriptor 3 Buffer Descriptor List Pointer Upper
ShortName:		SDBDPU_3
DWord	Bit	Description
0	31:0	Buffer Descriptor List Upper Base Address Upper 32-bit address of the Buffer Descriptor List. This value should only be modified when the RUN bit is '0' or the DMA transfer may be corrupted.



Output Stream Descriptor Control and Status

S	DCT	L_STS - O	utput Stream	Descriptor	Control a	nd Status		
Register	Space:	MMIO: 0/3	3/0					
Project: HSW								
Source: PRM								
Default \	/alue:	0x0004000	00					
Access:		R/W						
Size (in b	oits):	32						
Address:		00080h-00	0083h					
Name:		Output St	eam Descriptor 1 Cont	rol and Status				
ShortNa	me:	SDCTL_ST	S_1					
Address:		000A0h-0	00A3h					
Name:		Output St	eam Descriptor 2 Cont	rol and Status				
ShortNa	me:	SDCTL_ST	S_2					
Address:		000C0h-00	00C3h					
Name:		Output Sti	ream Descriptor 3 Cont	rol and Status				
ShortNa	me:	SDCTL_ST	S_3					
DWord	Bit			Description				
0	31:30	Reserved						
		Format:			MBZ			
	29	FIFO Ready						
		Access:		RO Variant				
			ms, the controller hard					
		the FIFO is cleare	data to maintain the s	tream on then link.	This bit defaults	to 0 on reset because		
		Value	Nam	ne	De	scription		
		0b	Disable [Default]		See Description	_		
		1b	Enable		See Description			
	28	Descriptor Error						
		Default Value:			0b			
		Access:				RO		
		Hardwired to '0'. No memory errors are tracked.						
	27	FIFO Error						
	27	Default Value:			0b			
		Delault Value.			UU			



SDCTL STS - Output Stream Descriptor Control and Status Access: R/WC **Programming Notes** Set when a FIFO error occurs. Bit is cleared by writing a 1 to this bit position. This bit is set even if an interrupt is not enabled. For an output stream, this indicates a FIFO under run when there are still buffers to send. The hardware should not transmit anything on the link for the associated stream if there is not valid data to send. 26 **Buffer Completion Interrupt Status** Default Value: 0b R/WC Access: **Programming Notes** This bit is set to 1 by the hardware after the last sample of a buffer has been processed, AND if the Interrupt on Completion (IOC) bit is set in the command byte of the buffer descriptor. It remains active until software clears it by writing a 1 to this bit position. 25:24 Reserved Format: MBZ 23:20 Stream Number R/W Access: This value reflects the Tag associated with the data being transferred on the link. When data controlled by this descriptor is sent out over the link, it will have this stream number encoded on the SYNC signal. **Value Name Description** 0000b **Indicates Unused** Reserved [Default] 0001b Stream 1 0010b-1111b Stream 2- Stream 15 **Bidirectional Direction Control** 19 Default Value: 0b RO Access: This bit is only meaningful for Bidirectional streams. Therefore this bit is hardwired to 0. 18 **Traffic Priority** 1b Default Value: Access: RO Hardwired to 1 indicating that all streams will use VC1 if it is enabled throughout the PCI Express registers. 17:16 Stripe Control



	Default Value	e:	00b		
	Access:		RO		
		reams it controls the number of SDO s dHDA. Therefore it is hardwired to 0's	ignals to stripe data across. Only one S		
15:5	Reserved				
	Format:		MBZ		
4	Error Interru	pt Enable	·		
	Access:		R/W		
	Implemented	as RW but no functionality as memor	y errors are not tracked.		
	Value	Name	Description		
	0h	Disable [Default]	See Description		
	1h	Enable	See Description		
3	FIFO Error Interrupt Enable				
	Access:		R/W		
	interrupt or n				
	interrupt or n If this bit is n	ot.	pe set, but the interrupt will not occur. Description		
	interrupt or n If this bit is n way, the samp	ot. ot set, bit 3 in the Status register will be ples will be dropped.	pe set, but the interrupt will not occur.		
	interrupt or n If this bit is n way, the sam Value	ot. ot set, bit 3 in the Status register will be be dropped. Name	pe set, but the interrupt will not occur. Description		
2	interrupt or n If this bit is n way, the samp Value 0h 1h	ot. ot set, bit 3 in the Status register will be ples will be dropped. Name Disable [Default]	Description See Description		
2	interrupt or n If this bit is n way, the samp Value 0h 1h	ot. ot set, bit 3 in the Status register will be ples will be dropped. Name Disable [Default] Enable	Description See Description		
2	interrupt or n If this bit is n way, the samp Value 0h 1h Interrupt On Access: This bit control in its descript	ot. ot set, bit 3 in the Status register will be ples will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs	Description See Description See Description R/W when a buffer completes with the IOC		
2	interrupt or n If this bit is n way, the samp Value 0h 1h Interrupt On Access: This bit control in its descript	ot. ot set, bit 3 in the Status register will be ples will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs or.	Description See Description See Description R/W when a buffer completes with the IOC		
2	interrupt or n If this bit is n way, the samp Value 0h 1h Interrupt On Access: This bit control in its descript If this bit is n	ot. ot set, bit 3 in the Status register will be ples will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs or. ot set, bit 2 in the Status register will be	Description See Description See Description R/W when a buffer completes with the IOC pe set, but the interrupt will not occur.		
2	interrupt or n If this bit is n way, the samp Value 0h 1h Interrupt On Access: This bit control in its descript If this bit is n Value	ot. ot set, bit 3 in the Status register will be ples will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs or. ot set, bit 2 in the Status register will be Name	Description See Description See Description R/W when a buffer completes with the IOC pe set, but the interrupt will not occur. Description		
2	interrupt or n If this bit is n way, the samp Value 0h 1h Interrupt On Access: This bit control in its descript If this bit is n Value 0h	ot. ot set, bit 3 in the Status register will be ples will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs or. ot set, bit 2 in the Status register will be Name Disable [Default]	Description See Description See Description R/W when a buffer completes with the IOC pe set, but the interrupt will not occur. Description See Description		
	interrupt or n If this bit is n way, the samp Value 0h 1h Interrupt On Access: This bit control in its descript If this bit is n Value 0h 1h	ot. ot set, bit 3 in the Status register will be ples will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs or. ot set, bit 2 in the Status register will be Name Disable [Default]	Description See Description See Description R/W when a buffer completes with the IOC pe set, but the interrupt will not occur. Description See Description		
	interrupt or n If this bit is n way, the samp Value 0h 1h Interrupt On Access: This bit control in its descript If this bit is n Value 0h 1h Stream Run Access: When set to 1 data in the m engine to run When cleared	ot. ot set, bit 3 in the Status register will be ples will be dropped. Name Disable [Default] Enable Completion Enable ols whether or not an interrupt occurs or. ot set, bit 2 in the Status register will be Name Disable [Default]	Description See Description See Description R/W when a buffer completes with the IOC Description See Description R/W output stream will be enabled to tranust also be cleared in order for the DN erator is reset whenever the RUN bit in this output stream will be disabled.		



SDCTL_STS - Output Stream Descriptor Control and Status Oh Disable [Default] See Description Ih Enable See Description Programming Notes Software must read a 0 from this bit before modifying related control registers or restarting the DMA engine. O Stream Reset Default Value: Ob

Access:

Programming Notes

R/W Variant

Writing a 1 causes the corresponding stream to be reset. The Stream Descriptor registers (except the SRST bit itself) and FIFO's for the corresponding stream are reset. After the stream hardware has completed sequencing into the reset state, it will report a 1 in this bit. Software must read a 1 from this bit to verify that the stream is in reset. Writing a 0 causes the corresponding stream to exit reset. When the stream hardware is ready to begin operation, it will report a 0 in this bit. Software must read a 0 from this bit before accessing any of the stream registers. The RUN bit must be cleared before SRST is asserted.



Output Stream Descriptor Link Position in Current Buffer

SDLPIB - Output Stream Descriptor Link Position in Current Buffer Register Space: MMIO: 0/3/0

Project: **HSW** Source: PRM

Default Value: 0x00000000 **RO** Variant Access:

Size (in bits): 32

00084h-00087h Address:

Name: Output Stream Descriptor 1 Link Position in Current Buffer

ShortName: SDLPIB_1

Address: 000A4h-000A7h

Name: Output Stream Descriptor 2 Link Position in Current Buffer

ShortName: SDLPIB 2

Address: 000C4h-000C7h

Name: Output Stream Descriptor 3 Link Position in Current Buffer

ShortName: SDLPIB_3

Bit

DWord

Description 31:0 cLink Position in Buffer 0 Default Value: 00000000h Indicates the number of bytes that have been received off the link. This register will count from 0 to the value in the Cyclic Buffer Length register and then wrap to 0.



Output Stream Descriptor Cyclic Buffer Length

	SD	CBL - Output Stream	Descriptor Cyclic Buffer Length			
Register	Space	pace: MMIO: 0/3/0				
Project:		HSW	HSW			
Source: PRM						
Default \	/alue:	0x00000000				
Access:		R/W				
Size (in b	its):	32				
Address:		00088h-0008Bh				
Name:		Output Stream Descriptor 1	Cyclic Buffer Length			
ShortNar	ne:	SDCBL_1				
Address:		000A8h-000ABh				
Name:		Output Stream Descriptor 2	Cyclic Buffer Length			
ShortNar	ne:	SDCBL_2				
Address:		000C8h-000CBh				
Name:		Output Stream Descriptor 3	put Stream Descriptor 3 Cyclic Buffer Length			
ShortNar	ne:	SDCBL_3				
DWord	Bit		Description			
0	31:0	Cyclic Buffer Length				
		Default Value:	00000000h			
			he complete cyclic buffer. CBL must represent an integer Buffer (LPIB) will be reset when it reaches this value.			
		Programming Notes				
		Software may only write to this register after Global Reset, Controller Reset, or Stream Reset occurred. This value should only be modified when the RUN bit is '0'. Once the RUN bit has set to enable the engine, software must not write to this register until after the next reset is asserted, or transfers may be corrupted.				



Output Stream Descriptor Last Valid Index

		SDLVI - Output Stream Des	criptor Last Valid Index		
Register	Space	: MMIO: 0/3/0			
Project: HSW					
Source: PRM					
Default \	/alue:	0x00000000			
Access:		R/W			
Size (in b	its):	32			
Address:		0008Ch-0008Fh			
Name:		Output Stream Descriptor 1 Last Valid	Index		
ShortNa	ne:	SDLVI_1			
Address:		000ACh-000AFh			
Name:		Output Stream Descriptor 2 Last Valid	Index		
ShortNaı	ne:	SDLVI_2			
Address:		000CCh-000CFh			
Name:		Output Stream Descriptor 3 Last Valid	Output Stream Descriptor 3 Last Valid Index		
ShortNa	ne:	SDLVI_3			
DWord	Bit	De	scription		
0	31:8	Reserved			
		Format:	MBZ		
	7:0	Last Valid Index			
		Default Value:	00h		
		Access:	R/W		
Programming Notes					
The value written to this register indicates the index for the last valid Buffer Desci BDL. After the controller has processed this descriptor, it will wrap back to the fit the list and continue processing. LVI must be at least 1; i.e., there must be at least two valid entries in the buffer of before DMA operations can begin. This value should only be modified when the					



Output Stream Descriptor FIFO Data and Format

Register Space: MMIO: 0/3/0	SDF	IFO	D_FMT - Outp	out Stream Des	criptor	FIFO Data and Format					
Source: PRM Default Value: 0x000000C0	Register	Space:	MMIO: 0/3/0	MMIO: 0/3/0							
Default Value:	Project:		HSW	HSW							
Access: R/W Size (in bits): 32 Address: 00090h-00093h Name: Output Stream Descriptor 1 FIFO Data and Format ShortName: SDFIFOD_FMT_1 Address: 00080h-00083h Name: Output Stream Descriptor 2 FIFO Data and Format ShortName: SDFIFOD_FMT_2 Address: 000D0h-000D3h Name: Output Stream Descriptor 3 FIFO Data and Format ShortName: SDFIFOD_FMT_3 Dword Bit Description 0 31 Reserved Format: MBZ 30 Sample Base Rate Access: R/W Value Name Description 0h 48 [Default] 48 kHz 1h 44.1 44.1 kHz 29:27 Sample Base Rate Multiple Access: R/W	Source:		PRM	PRM							
Size (in bits): 32 Address: 00090h-00093h Name: Output Stream Descriptor 1 FIFO Data and Format ShortName: SDFIFOD_FMT_1 Address: 00080h-000B3h Name: Output Stream Descriptor 2 FIFO Data and Format ShortName: SDFIFOD_FMT_2 Address: 000D0h-000D3h Name: Output Stream Descriptor 3 FIFO Data and Format ShortName: SDFIFOD_FMT_3 DWord Bit Description 0 31 Reserved Format: MBZ 30 Sample Base Rate Access: R/W Value Name Description 0h 48 [Default] 48 kHz 1h 44.1 kHz 44.1 kHz Value Name Description 000b [Default] 48 kHz/44.1 kHz or less	Default \	Value:	0x000000C0	0x000000C0							
Address:	Access:		R/W	R/W							
Name: Output Stream Descriptor 1 FIFO Data and Format ShortName: SDFIFOD_FMT_1 Address: 00080h-00083h Name: Output Stream Descriptor 2 FIFO Data and Format ShortName: SDFIFOD_FMT_2 Address: 000D0h-000D3h Name: Output Stream Descriptor 3 FIFO Data and Format ShortName: SDFIFOD_FMT_3 DWord Bit Description O 31 Reserved Format: MBZ 30 Sample Base Rate Access: R/W Value Name Description Oh 48 [Default] 48 kHz 1h 44.1 44.1 kHz 29:27 Sample Base Rate Multiple Access: R/W Value Name Description Oh 48 [Default] 48 kHz Description Oh 48 [Default] 44.1 kHz Description Oh 48 [Default] 44.1 kHz	Size (in b	oits):	32	32							
ShortName: SDFIFOD_FMT_1	Address:	•	00090h-00093I	00090h-00093h							
Address: 000B0h-000B3h Name: Output Stream Descriptor 2 FIFO Data and Format ShortName: SDFIFOD_FMT_2 Address: 000D0h-000D3h Name: Output Stream Descriptor 3 FIFO Data and Format ShortName: SDFIFOD_FMT_3 DWord Bit Description 0 31 Reserved Format: MBZ 30 Sample Base Rate Access: R/W Value Name Description 0h 48 [Default] 48 kHz 1h 44.1 kHz 29:27 Sample Base Rate Multiple Access: R/W Value Name Description 0h 48 [Default] 48 kHz 44.1 kHz	Name:		Output Stream	Output Stream Descriptor 1 FIFO Data and Format							
Name:	ShortNa	me:	SDFIFOD_FMT_	SDFIFOD_FMT_1							
ShortName: SDFIFOD_FMT_2	Address:	•	000B0h-000B3	000B0h-000B3h							
Address: 000D0h-000D3h Name: Output Stream Descriptor 3 FIFO Data and Format ShortName: SDFIFOD_FMT_3 Dword Bit	Name:		Output Stream	Output Stream Descriptor 2 FIFO Data and Format							
Name: Output Stream Descriptor 3 FIFO Data and Format	ShortNa	me:	SDFIFOD_FMT_	SDFIFOD_FMT_2							
ShortName: SDFIFOD_FMT_3	Address:		000D0h-000D3	000D0h-000D3h							
DWord Bit Description	Name:		Output Stream	Output Stream Descriptor 3 FIFO Data and Format							
Name Name	ShortNa	me:	SDFIFOD_FMT_								
Format: MBZ	DWord	Bit		Description							
Sample Base Rate	0	31									
Name Description			Format:			MBZ					
Value Name Description 0h 48 [Default] 48 kHz 1h 44.1 44.1 kHz 29:27 Sample Base Rate Multiple Access: R/W Value Name Description 000b [Default] 48 kHz/44.1 kHz or less		30	Sample Base Rate								
0h 48 [Default] 48 kHz 1h 44.1 44.1 kHz 29:27 Sample Base Rate Multiple Access: R/W Value Name Description 000b [Default] 48 kHz/44.1 kHz or less			Access: R/W								
1h			Value	Name		Description					
29:27 Sample Base Rate Multiple Access: R/W Value Name Description 000b [Default] 48 kHz/44.1 kHz or less			0h	48 [Default]		48 kHz					
Access: R/W Value Name Description			1h	44.1	44.1 kHz						
ValueNameDescription000b[Default]48 kHz/44.1 kHz or less		29:27	Sample Base Rate Multiple								
000b [Default] 48 kHz/44.1 kHz or less			Access: R/W								
000b [Default] 48 kHz/44.1 kHz or less			Value	Name		Description					
					48 kHz/44.	•					
			001b	x2	-	96 kHz, 88.2 kHz, 32 kHz					
010b x3 144 kHz						·					
011b x4 192 kHz, 176.4 kHz						192 kHz, 176.4 kHz					



IFOL)_FMT -	Output	Stream	Descriptor	FIFO	Data and Format		
	100b-111b	R	eserved	N/A				
26:24	Sample Base Rate Divisor							
	Access: R/W							
	Value 000b	Divide by 1	Name			Description		
	000b		Divide by 1 [Default]			48 kHz, 44.1 kHz 24 kHz, 22.05 kHz		
	010b		Divide by 2 Divide by 3			16 kHz, 32 kHz		
	010b	Divide by 4	,			11.025 kHz)		
	100b	Divide by 5	,			9.6 kHz		
	101b		Divide by 6			8 kHz		
	110b		Divide by 7			6.875 kHz		
	111b		Divide by 8					
23	Reserved							
	Format:	MBZ						
22:20	Bits per Sar	nple						
	Access:				R/W			
	Value	Name	T	Description				
	000b	8 bits [Default]	boundaries	The data will be packed in memory in 8-bit containers on 16-bit boundaries				
	0001b	16 bits	The data wi	The data will be packed in memory in 16-bit containers on 16-bit boundaries				
	010b	20 bits	The data wi	The data will be packed in memory in 32-bit containers on 32- bit boundaries				
	011b	24 bits	The data wi	The data will be packed in memory in 32-bit containers on 32- bit boundaries				
	100b	32 bits	The data will be packed in memory in 32-bit containers on 32- bit boundaries					
	101b- 111b	Reserved	N/A					
19:16	Number of Channels							
	Access: R/W							
	Number of channels in each frame of the stream.							
	Value				escriptio			
	0000b-1111b 1-16		0000b = 1 channel in each frame of the stream. [Default] 0001b = 2 channels in each frame of the stream.					



SDFIFOD_FMT - Output Stream Descriptor FIFO Data and Format | 1111b = 16 channels in each frame of the stream. | 15:0 | FIFO Size | Default Value: | 00C0h | Access: | R/W Variant | Indicates the maximum number of bytes that could be fetched by the controller at one time. This is the maximum number of bytes that may have been DMA'd into memory but not yet transmitted on the link, and is also the maximum possible value that the PICB count will increase by at one time. It depends on what the Stream parameters are programmed as default.



Output Stream Descriptor Buffer Descriptor List Pointer Lower

SDBDPL	- Output Stream Descriptor E	Buffer Descriptor List Pointer			
	Lower				
Register Space: MMIO: 0/3/0					
Project:	HSW				
Source:	PRM				
Default Value:	0x00000000				
Access:	R/W				
Size (in bits):	32				
Address:	00098h-0009Bh				
Name:	Output Stream Descriptor 1 Buffer Descrip	otor List Pointer Lower			
ShortName:	SDBDPL_1				
Address:	000B8h-000BBh				
Name:	Output Stream Descriptor 2 Buffer Descrip	otor List Pointer Lower			
ShortName:	SDBDPL_2				
Address:	000D8h-000DBh				
Name:	Output Stream Descriptor 3 Buffer Descrip	Output Stream Descriptor 3 Buffer Descriptor List Pointer Lower			
ShortName:	SDBDPL_3				
DWord Bit	Descri	ption			
0 31:7	Buffer Descriptor List Lower Base Address				
	Default Value:	0000000h			
	Access:	R/W Variant			
	Lower address of the Buffer Descriptor List. This v	alue should only be modified when the RUN bit			
	is '0' or DMA transfers may be corrupted.				
6:1	BDLLBASE LOWER BITS				
	Default Value:	00h			
	Access:	RO			
	Hardwired to 0. Forces alignment on 128B bound	aries.			
0	Reserved				



Output Stream Descriptor Buffer Descriptor List Pointer Upper

SDBE	PU	- Output Stream Descriptor Buffer Descriptor List Pointer
		Upper
Register	Space	e: MMIO: 0/3/0
Project:		HSW
Source:		PRM
Default \	/alue:	0x00000000
Access:		R/W
Size (in b	oits):	32
Address:		0009Ch-0009Fh
Name:		Output Stream Descriptor 1 Buffer Descriptor List Pointer Upper
ShortNa	me:	SDBDPU_1
Address		000BCh-000BFh
Name:		Output Stream Descriptor 2 Buffer Descriptor List Pointer Upper
ShortNa	me:	SDBDPU_2
Address		000DCh-000DFh
Name:		Output Stream Descriptor 3 Buffer Descriptor List Pointer Upper
ShortNa	me:	SDBDPU_3
DWord	Bit	Description
0	31:0	the second secon
		Upper 32-bit address of the Buffer Descriptor List. This value should only be modified when the
		RUN bit is '0' or the DMA transfer may be corrupted.



Extended Mode 4

		EM4 - E	xtended Mode	4
Register	Space:	MMIO: 0/3/0		
Project:		HSW		
Source:		PRM		
Default \	/alue:	0x0000004		
Access:		R/W		
Size (in b	oits):	32		
Address		0100Ch-0100Fh		
DWord	Bit		Description	
0	31:18	Reserved		
		Format:		MBZ
	17:0	MVALUE		
		Default Value:		00004h
		This is the M Value programming 24MHz. Default value is 4	for the DDA. This M value	e is used to convert the 450MHz to



Extended Mode 5

		EM5 - E	xtended Mode	5
Register	Space:	MMIO: 0/3/0		
Project:		HSW		
Source:		PRM		
Default \	/alue:	0x0000004B		
Access:		R/W		
Size (in b	oits):	32		
Address:		01010h-01013h		
DWord	Bit		Description	
0	31:18	Reserved		
		Format:	1	MBZ
	17:0	NVALUE		
		Default Value:		0004Bh
		This is the N Value programming 24MHz. Default value is 75.	for the DDA. This N value	is used to convert the 450MHz to



DMA Position in Buffer

		DPIB - DMA Position in Buffer
Register	Space	e: MMIO: 0/3/0
Project:		HSW
Source:		PRM
Default \	/alue:	0x00000000
Access:		RO Variant
Size (in b	oits):	32
Address:		01084h-01087h
Name:		Position in Buffer for DMA1
ShortNa	me:	DPIB_1
Address:		010A4h-010A7h
Name:		Position in Buffer for DMA2
ShortNa	me:	DPIB_2
Address:		010C4h-010C7h
Name:		Position in Buffer for DMA3
ShortNa	me:	DPIB_3
DWord	Bit	Description
0	31:0	DMA Position in Buffer
		Default Value: 00h
		Indicates the number of bytes "processed" by the corresponding DMA engine from the beginning of the BDL.



Wall Clock Counter Alias

		WALCLKA - Wall Clock Counter Alias
Register	Spac	e: MMIO: 0/3/0
Project:		HSW
Source:		PRM
Default '	Value	0x00000000
Access:		RO Variant
Size (in I	oits):	32
Address	:	02030h-02033h
DWord	Bit	Description
0	31:0	COUNTERA
		This is an alias of the WALCK register. 32 bit counter that is incremented on each link BCLK period
		and rolls over from FFFF_FFFFh to 0000_0000h.
		This counter will roll over to zero with a period of approximately 179 seconds.
		Programming Notes
		This counter is enabled while the BCLK bit is set to 1. Software uses this counter to synchronize between multiple controllers. Will be reset on controller reset.



Output Stream Descriptor Link Position in Current Buffer Alias

SE	LP	IBA - Output Stream Descriptor Link Position in Current Buffer Alias
Register	Space	e: MMIO: 0/3/0
Project:		HSW
Source:		PRM
Default \	/alue:	0x00000000
Access:		RO Variant
Size (in l	oits):	32
Address		02084h-02087h
Name:		Output Stream Descriptor 1 Link Position in Current Buffer Alias
ShortNa	me:	SDLPIBA_1
Address		020A4h-020A7h
Name:		Output Stream Descriptor 2 Link Position in Current Buffer Alias
ShortNa	me:	SDLPIBA_2
Address		020C4h-020C7h
Name:		Output Stream Descriptor 3 Link Position in Current Buffer Alias
ShortNa	me:	SDLPIBA_3
DWord	Bit	Description
0	31:0	Link Position in Buffer Alias
		This is an alias of the corresponding LPIB register.
		Indicates the number of bytes that have been received off the link. This register will count from 0
		to the value in the Cyclic Buffer Length register and then wrap to 0.
		Value Name
		0h Disable [Default]
		1h Enable



Vendor Defined ID and Device ID

	VID_DID - '	Vendor Def	ined ID and Dev	rice ID
Register Space:	PCI: 0/3/0			
Project:	HSW			
Source:	PRM			
Default Value:	0x0C0C8086			
Access:	RO			
Size (in bits):	32			
Address:	00000h-00003h			
Power:	Always on			
Reset:	global			
DWord	Bit		Description	
0	31:16	Device ID		
		Access:		RO
		Audio device ID		
		Value	Name	Project
		0C0Ch	[Default]	HSW
	15:0	Vendor ID		
		Default Value:		8086h
		Access:		RO



Command and Status

		CMD_STS - Command a	and Status			
Register	Space					
Project:	•	HSW				
Source:		PRM				
Default V	alue:	0x00100000				
Access:		R/W				
Size (in b	its):	32				
Address:		00004h-00007h				
Power:		Always on				
Reset:		global				
DWord	Bit	Description	on			
0	31	Detected Parity Error				
		Default Value:	0b			
		Access:	RO			
		Not implemented. Hardwired to 0.				
	30	SERR# Status				
		Default Value:	0b			
		Access:	RO			
		Not implemented. Hardwired to 0.				
	29	Received Master Abort				
		Default Value:	0b			
		Access:	RO			
		Not implemented. Hardwired to 0.				
	28	Received Target Abort				
		Default Value:	0b			
		Access:	RO			
		Not implemented. Hardwired to 0.				
	27	Signaled Target-Abort				
		Default Value:	0b			
		Access:	RO			
		Not implemented. Hardwired to 0.				



			_	and Statu	
26:25	DEVSEL# Timing Status				
	Defau	lt Value:			0b
	Acces	S:			RO
	Does n	ot apply. Hard	dwired to 00b.		,
24	Maste	r Data Parity	Error		
	Defau	lt Value:			0b
	Acces	S:			RO
	Not im	plemented. H	ardwired to 0.		
23	Fast Ba	ack to Back C	apable		
	Defau	lt Value:			0b
	Acces	S:			RO
	Does n	ot apply. Hard	lwired to 0.		
22	Reserv	ved			
	Format: MBZ				
21	66 MHz Capable				
	Defau	lt Value:			0b
	Access:			RO	
	Does not apply. Hardwired to 0.				
20	Capabilities List Exists				
	Defau	lt Value:			1b
	Access: RO			RO	
	Indicat offset		ains a capabilities list. Th	ne first item is pointed	to by looking at configur
19	Interru	upt Status		V	
	Access: RO				
	Reflects the state of the INTx# signal at the input of the enable/disable circuit. Note that this bis not set by an MSI.				
	Value	Name		Description	
	0b	Cleared [Default]		e interrupt is cleared (in bit in the command re	ndependent of the state gister).
	1b	Asserted	The INTx# is asserted		
	TO	/ 133C1 tCG			



		CMD_S	STS - Command a	and Status		
	Forma	at:		MBZ		
10	Interru	ıpt Disable				
	Acces	s:		R/W		
	Enable	s the device to a	ssert an INTx#. Note that this	bit does not affec	t the generation of MSI's.	
	Value	Name		Description		
	0b	Cleared [Default]	When cleared, the INTx#	signal may be asse	erted	
	1b	Deasserted	When set, the Intel HD Addeasserted	udio controller's IN	ITx# signal will be	
9	Fast Ba	ack to Back Enal	ble			
	Defau	lt Value:			0b	
	Acces	s:			RO	
	Not im	plemented. Hard	lwired to 0.			
8	SERR I	Enable				
	Default Value:			0b		
	Access: R/W				R/W	
	Function	onality not imple	mented. This bit is R/W to pa	ss PCIe compliance	e testing.	
7	Wait C	Cycle Control				
	Default Value:				0b	
	Acces	s:			RO	
	Not implemented. Hardwired to 0.					
6	Parity	Error Response				
	Defau	lt Value:			0b	
	Access: R/W			R/W		
	Functionality not implemented. This bit is R/W to pass PCIe compliance testing.					
5	VGA P	alette Snoop				
	Defau	lt Value:			0b	
	Acces	s:			RO	
	Not implemented. Hardwired to 0.					
4	Memo	ry Write and In	validate Enable			
	Defau	lt Value:			0b	
	Acces	s:			RO	
	Not im	plemented. Hard	lwired to 0.			



3	Special Cycle Enable			
	Default Value:			0b
	Access:			RO
	Not implemented. Har	dwired to 0.		
2	Bus Master Enable			
	Access:		R/W	
		Express bus mastering capabilities trols MSI generation since MSI are	_	
	Value		Name	
	0b	Disable [Default]		
	1b	Enable		
1	Reserved			
	Default Value:		0b	
	Access:		R/¹	W
	Format:		ME	3Z
0	I/O Space			
	Default Value:			0b
	Access:			RO



CLASS

		CLASS	
Register	Space:	PCI: 0/3/0	
Project:		HSW	
Source:		PRM	
Default \	Value:	0x04030000	
Access:		RO	
Size (in l	oits):	32	
Address	•	00008h-0000Bh	
Name:		Revision ID, Programming Interface, Sub Cla	ss Code and Base Class Code
ShortNa	me:	CLASS	
Power:		Always on	
Reset:		global	
DWord	Bit	Descrip	tion
0	31:24	Base Class Code	,
		Default Value:	04h
		Access:	RO
		This register indicates that the function implement	s a multimedia device.
	23:16	Sub Class Code	
		Default Value:	03h
		Access:	RO
		This indicates the device is an Intel HD Audio audio	o device, in the context of a multimedia device.
	15:8	Programming Interface	
		Default Value:	00h
		Access:	RO
		Value assigned to the Intel HD Audio controller.	
	7:0	Revision ID	
		Default Value:	00h
		Access:	RO
		Indicates the device specific revision identifier.	



CLS

			CLS			
Register	Space	e:	PCI: 0/3/0			
Project:			HSW			
Source:			PRM			
Default \	/alue:	;	0x0000000			
Access:			R/W			
Size (in b	oits):		32			
Address:		(0000Ch-0000Fh			
Name:		(Cache Line Size, Latency Timer, Header Type and Bu	ilt in Self Tes	t	
ShortNa	me:	(CLS			
Power:			Always on			
Reset:		9	global			
DWord	Bit		Description			
0	31:8	Reserve	ed			
		Format	:	MBZ		
	7:0	Cache I	ine Size			
Defau		Default	t Value:		00h	
	Access		:		R/W	
			apply to PCI Express. PCI Express spec requires this no functional impact on the Display HD Audio. The	-	-	



Display HD Audio Lower Base Address

	D	HDALBAR - Display	HD Audio	Lower B	ase A	ddress
Register	Space:	PCI: 0/3/0				
Project:		HSW				
Source:	Source: PRM					
Default \	Default Value: 0x00000004					
Access:						
Size (in b	its):	32				
Address:		00010h-00013h				
Power:		Always on				
Reset:		global				
DWord	Bit		Descri	ption		
0	31:14	Lower Base Address			_	
		Default Value:			0000h	
		Access:			R/W	
		Lower Base Address (MBA): Base configuration registers. 16 Kbyte				• • • •
	13:4	ADM	<u>'</u>	<u>, </u>		
		Default Value:		000000000b		
		Access:		RO		
		Hardwired to 0.				
	3	Prefetchable				
		Default Value:				0b
		Access:				RO
		Indicates that this BAR is NOT p	refetchable.			
	2:1	Address Range				
		Default Value:			1	10b
		Access:			F	RO
		Indicates that this BAR can be lo	cated anywhere i	n 64-bit address	s space.	
	0	Space Type				
		Default Value:				0b
		Access:				RO
		Indicates that this BAR is located	d in memory spac	e.		



Display HD Audio Upper Base Address

	DHDAUBAR - Display HD Audio Upper Base Address				
Register Space: PCI: 0/3/0					
Project:		HSW			
Source:		PRM			
Default \	√alue:	0x00000000			
Access:		R/W			
Size (in b	oits):	32			
Address		00014h-00017h			
Power:		Always on			
Reset:		global			
DWord	Bit		Description		
0	31:0	Upper Base Address			
		Default Value:	00000000h		
		Access:	R/W		
		Upper 32 bits of the Base address for configuration registers.	the Intel HD Audio controller's memory mapped		



Subsystem Vendor ID and SubSystem ID

SVID_SID - Subsystem Vendor ID and SubSystem ID

Register Space: PCI: 0/3/0
Project: HSW
Source: PRM

Default Value: 0x000000000
Access: R/W Once

Size (in bits): 32

Address: 0002Ch-0002Fh Power: Always on

Reset: global

DWord	Bit		Description		
0	31:16	Subsystem ID			
		Default Value:	0000h		
		Access:	R/W Once		
		No functionality.			
	15:0	Subsystem Vendor ID			
		Default Value:	0000h		
		Access:	R/W Once		
		No functionality			



Capabilities Pointer

		CAPPTR - Ca	pabilities Pointer
Register	Space	: PCI: 0/3/0	
Project:		HSW	
Source:		PRM	
Default V	'alue:	0x00000050	
Access:		RO	
Size (in b	its):	32	
Address:		00034h-00037h	
Power:		Always on	
Reset:		global	
DWord	Bit		Description
0	31:8	Reserved	
		Format:	MBZ
	7:0	Capability Pointer	
Defa		Default Value:	50h
		Access:	RO
		Indicates that the first capability point	er offset is offset 50h (Power Management Capability).



Interrupt Line and Interrupt Pin

		INTLN_INTPN - Interru	pt Line and Interru	pt Pin
Register	Space:	PCI: 0/3/0		
Project:		HSW		
Source:		PRM		
Default \	/alue:	0x00000100		
Access:		R/W		
Size (in b	oits):	32		
Address:		0003Ch-0003Fh		
Power:		Always on		
Reset:		global		
DWord	Bit		Description	
0	31:12	Reserved		
		Format:	MBZ	
	11:8	Interrupt Pin		
		Default Value:		01h
		Access:		RO
		Interrupt Pin A		
	7:0	Interrupt Line		
		Default Value:		00h
		Access:		R/W
		Indicates to software the interrupt line affected by FLR.	that the interrupt pin is connecte	ed to. This register is not



Power Management Capability ID and Capabilities

PID_	PC -	Power Management Capability ID and	Capabilities			
Register Space	ce:	PCI: 0/3/0				
Project:		HSW				
Source:		PRM				
Default Value	e:	0x00026001				
Access:		RO				
Size (in bits):		32				
Address:		00050h-00053h				
Power:		Always on				
Reset:		global				
DWord	Bit	Description				
0	31:27	PME Support				
		Default Value:	0h			
		Access:	RO			
		PME# cannot be generated.				
	26	D2 Support				
		Default Value:	0b			
		Access:	RO			
		Currently not supported.				
	25	D1 Support				
		Default Value:	0b			
		Access:	RO			
		Currently not supported.				
	24:22	Aux Current				
		Default Value:	000b			
		Access:	RO			
		Currently not supported.				
	21	Device Specific Initialization				
		Default Value:	0b			
		Access:	RO			
		None requered.				



20	Reserved		
20	Format:	MBZ	
19	PME Clock		
	Default Value:		0b
	Access:		RO
	Does not apply.		
18:16	Version		
	Default Value:		010b
	Access:		RO
	Indicates Revision 1.1 of the PCI	Power Management Spec.	
15:8	Next Capability		
	Default Value:		60h
	Access:		RO
	Points to the next capability struc	cture (MSI).	·
7:0	Cap ID		
	Default Value:		01h
	Access:		RO



Power Management Control and Status

		PCS - Power Manageme	ent Control and St	tatus
Register	Space:	PCI: 0/3/0		
Project: Source:		HSW		
		PRM		
Default \	/alue:	0x00000000		
Access:		R/W		
Size (in b	its):	32		
Address:		00054h-00057h		
Power:		Always on		
Reset:		global		
DWord	Bit		Description	
0	31:24	Data		
		Default Value:		00h
		Access:		RO
		Does not apply.		
•	23	Bus Power/Clock Control Enable		
		Default Value:		0b
		Access:		RO
		Does not apply.		
	22	B2/B3 Support		
		Default Value:		0b
		Access:		RO
		Does not apply.		
	21:16			
		Format:	MBZ	
	15	PME Status		_
		Default Value:		0b
		Access:		RO
		PME# cannot be generated.		
	14:9	Reserved		
		Format:	MBZ	



	PCS - Power Management Control and Status					
8	PME Enable					
	Default Value:		0b			
	Access:		RO			
	PME# cannot be generated.	PME# cannot be generated.				
7:	Reserved					
	Format:	MBZ				
1:	Power State					
	Default Value:	0b	0b			
	Access:		R/W			
	Sets the current power state of dHDA. If software attempts to write a value other than 00 (D0) or 11 (D3HOT) to this field, data is discarded and no state change occurs. When in D3HOT, dHDA's configuration space is available, but MMIO space is not and interrupts are blocked.					



MSI Cap ID and Message Control

		MID_MMC - MSI Cap ID and N	lessage C	ont	rol
Register S	pace:	PCI: 0/3/0			
Project:		HSW			
Source:		PRM			
Default Va	lue:	0x00007005			
Access:		R/W			
Size (in bit	:s):	32			
Address:		00060h-00063h			
Power:		Always on			
Reset:		global			
DWord	Bit	Descript	ion		
0	31:24	Reserved			
		Format:	MBZ		
	23	64b Address Capability			
		Default Value:			0b
		Access: RO			RO
		32 bit message address.			
	22:20	Multiple Message Enable			
		Default Value:		000b	
		Access: RO			
		Hardwired to 0 (there is only 1 message).			
	19:17	Multiple Message Capable			
		Default Value: 000b			
		Access: RO			
		Hardwired to 0 (there is only 1 message).		•	
	16	MSI Enable			
		Default Value:	0b		
		Access:	R/W Variant		
		If set an MSI is generated instead of INTx#. MSI C	ap ID and Messa	ige Coi	ntrol
	15:8	Next Capability			
		Default Value:		7	7 0h



	MID_MMC - MSI Cap ID and Mess	sage Control
	Access:	RO
	Points to the PCI Express capability structure. MSI Cap II	O and Message Control
7:0	Cap ID	
	Default Value:	05h
	Access:	RO
	Indicates that this pointer is a MSI capability.	



MSI Message Base Address

	M	IMA - MSI Message	Base Add	lress
Register Space:	PCI: 0/3	/0		
Project:	HSW			
Source:	PRM			
Default Value:	0x00000	0000		
Access:	R/W			
Size (in bits):	32			
Address:	00064h-	-00067h		
Power:	Always	on		
Reset:	global			
DWord	Bit		Description	
0	31:2	Message Lower Address		
		Default Value:	00	000000h
		Access:	R/	W
		Lower Address used for MSI Me	ssage.	
	1:0	Reserved		
		Format:		MBZ



MSI Message Data

MMD - MSI Message Data

Register Space: PCI: 0/3/0 Project: HSW

Source: PRM

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 00068h-0006Bh Power: Always on

Reset: global

DWord	Bit	Description			
0	31:16	Reserved			
		Format:	MBZ		
	15:0	Message Data			
		Default Value:	0000h		
		Access:	R/W		
		Data used for MSI Message.	·		



PCI Express Cap ID and Control

	PXI	D_PXC - PCI Express Cap ID and	d Contr	ol
Register Space:	PCI:	0/3/0		
Project:	HSV	<i>l</i>		
Source:	PRM	1		
Default Value:	0x00	9910010		
Access:	RO			
Size (in bits):	32			
Address:	000	70h-00073h		
Power:	Alwa	ays on		
Reset:	glob	pal		
DWord	Bit	Description		
0	31:30	Reserved		
		Format:	MBZ	
	29:25	Interrupt Message Number		
		Access:	RO	
		Hardwired to 0.		
	24	Slot Implemented		
		Default Value:		0h
		Access:		RO
		Hardwired to 0.		
-	23:20	Device/Port Type		
		Default Value:		9h
		Access:		RO
		Indicates Root Complex Integrated Endpoint.		
<u> </u>	19:16	Capability Version		
		Default Value:		1h
		Access:		RO
		Indicates version #1 PCI Express capability.		
	15:8	Next Capability		
		Default Value:		00h
		Access:		RO



PXI	PXID_PXC - PCI Express Cap ID and Control	
	Indicates this is the last structure in the list.	
7:0	Cap ID	
	Default Value:	10h
	Access:	RO
	Indicates this is a PCI Express capability structur	re.



Device Capabilities

		DEVCAP - Device Capabilities		
Register Space:	PCI: 0/3	/0		
Project:	HSW			
Source:	PRM			
Default Value:	0x1000	DFC0		
Access:	RO			
Size (in bits):	32			
Address:	00074h	-00077h		
Power:	Always	on		
Reset:	global			
DWord	Bit	Description		
0	31:29	Reserved		
		Format: MBZ	•	
	28	Function Level Reset		
		Default Value:		1b RO
		Access:		
		dHDA supports FLR capability.		
	27:26 Captured Slot Power Limit Scale			
		Default Value:	C	0b
		Access:	F	RO
		Hardwired to 0.		
	25:18	Captured Slot Power Limit Value		
		Default Value:	C	00h
		Access:	F	RO
		Hardwired to 0.	•	
	17:15	Reserved		
		Format: MBZ		
	14	Power Indicator Present		
		Default Value:		0b
		Access:		RO
		Hardwired to 0.		



	DEVCAP - Device Capal	oilities	
13	Attention Indicator Present		
	Default Value:		0b
	Access:		RO
	Hardwired to 0.		
12	Reserved		
	Format:	MBZ	
11:9	Endpoint L1 Acceptable Latency	·	
	Default Value:	1	11b
	Access:	R	0
	Dua www.	usina Nata	
		ming Notes	
	Max value not valid.		
8:6	Endpoint L0s Acceptable Latency		441
	Default Value:		11b
	Access:	R	0
	Programi	ming Notes	
	Max value not valid.		
5	Extended Tag Field Support		
	Default Value:		0b
	Access:		RO
	Indicates 5 bit tag supported.		
4:3	Phantom Functions Supported		
	Default Value:		00b
	Access:		RO
	Phantom functions unsupported.		
2:0	Max Payload Size Supported	RO	
	Access:	RO	
	Value	Na	ame
	000b		
		ming Notes	
	128B maximum payload size capability.		



Device Control and Status

		DEVC_DEVS - Device	ce Control a	nd Status	
Register	Space:	PCI: 0/3/0			
Project:		HSW			
Source:		PRM			
Default \	Value:	0x00000800			
Access:		R/W			
Size (in l	oits):	32			
Address	:	00078h-0007Bh			
Power:		Always on			
Reset:		global			
DWord	Bit		Description		
0	31:22	Reserved			
		Format:		MBZ	
	21	Transactions Pending			
		Default Value:			0b
		Access:			RO
		A 1 indicates that the dHDA has issued 0 indicates that Completions for all No	•		•
	20	AUX Power Detected			
		Default Value:			0b
		Access:			RO
Reset: DWord Bit 0 31:2		Hardwired to 0 (no AUX power source)			
	19	Unsupported Request Detected			
		Default Value:			0b
		Access:			RO
		Not implemented.			
	18	Fatal Error Detected			
		Default Value:			0b
		Access:			RO
		Not implemented.			
	17	Non-Fatal Error Detected			



	Default Value:		0b		
	Access:		RO		
	Not implemented.		<u> </u>		
16	Correctable Error Detected				
	Default Value:		0b		
	Access:		RO		
	Not implemented.				
15	Initiate FLR		,		
	Default Value:		0b		
	Access:		R/W		
	When set, initiates function level reset. Value st value transitions back to '0'. Writes of '0' have r		plete, at which po		
14:12	Max Read Request Size				
	Default Value:	(000b		
	Access: RO				
	Hardwired to 000 enabling 128 B maximum read request size.				
11	No Snoop Enable				
	Default Value:		1b		
	Access:		R/W		
	When set, dHDA may use non-snooped transactions where appropriate. Not affected by FLR				
10	Auxiliary Power PM Enable				
	Default Value:		0b		
	Access:		RO		
	dHDA does not draw AUX power.				
9	Phantom Functions Enable				
9	Phantom Functions Enable Default Value:		0b		
9			0b RO		
9	Default Value:				
9	Default Value: Access:				
	Default Value: Access: Hardwired to 0.				



	Hardwired to 0.			
7:5	Max Payload Size			
	Default Value:		00b	
	Access:		RO	
	Hardwired to 000 indicating 128B.			
4	Enable Relaxed Ordering			
	Default Value:		0b	
	Access:		RO	
	Hardwired to 0.			
3	Unsupported Request Reporting Enable			
	Default Value:	0b	1	
	Access:	R/	R/W	
	Not implemented. This bit is RW for PCIe compliance.			
2	Fatal Error Reporting Enable			
	Default Value:	0b		
	Access:	R/	W	
	Not implemented. This bit is RW for PCIe con	npliance.		
1	Non-Fatal Error Reporting Enable			
	Default Value:	0b)	
	Access:	R/	W	
	Not implemented. This bit is RW for PCIe con	npliance.		
0	Correctable Error Reporting Enable	,		
	Default Value:	0b		
	Access:	R/	W	