

Intel® Open Source HD Graphics Programmers' Reference Manual (PRM)

Volume 12: Display

For the 2014-2015 Intel Atom™ Processors, Celeron™ Processors and Pentium™ Processors based on the "Cherry Trail/Braswell" Platform (Cherryview/Braswell graphics)

October 2015, Revision 1.1



Creative Commons License

You are free to Share - to copy, distribute, display, and perform the work under the following conditions:

- **Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).
- **No Derivative Works.** You may not alter, transform, or build upon this work.

Notices and Disclaimers

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

* Other names and brands may be claimed as the property of others.

Copyright © 2015, Intel Corporation. All rights reserved.



Table of Contents

VGA and Extended VGA Registers	1
General Control and Status Registers	2
ST00 - Input Status 0	3
ST01 - Input Status 1	4
FCR - Feature Control	6
MSR - Miscellaneous Output	7
Sequencer Registers	9
SRX - Sequencer Index	9
SR00 - Sequencer Reset	9
SR01 - Clocking Mode	10
SR02 - Plane/Map Mask	12
SR03 - Character Font	13
SR04 - Memory Mode Register	15
SR07 - Horizontal Character Counter Reset	16
Graphics Controller Registers	17
GRX - GRX Graphics Controller Index Register	17
GR00 - Set/Reset Register	17
GR01 - Enable Set/Reset Register	18
GR02 - Color Compare Register	18
GR03 - Data Rotate Register	19
GR04 - Read Plane Select Register	20
GR05 - Graphics Mode Register	21
GR06 - Miscellaneous Register	25
GR07 - Color Don't Care Register	26
GR08 - Bit Mask Register	26
Attribute Controller Registers	27
ARX - Attribute Controller Index Register	27
AR[00:0F] - Palette Registers [0:F]	28
AR10 - Mode Control Register	29
AR11 - Overscan Color Register	31
AR12 - Memory Plane Enable Register	32
AR13 - Horizontal Pixel Panning Register	33



	AR14 - Color Select Register	34
V	GA Color Palette Registers	35
	DACMASK - Pixel Data Mask Register	36
	DACSTATE - DAC State Register	36
	DACRX - Palette Read Index Register	37
	DACWX - Palette Write Index Register	37
	DACDATA - Palette Data Register	38
C	RT Controller Register	39
	CRX - CRT Controller Index Register	40
	CR00 - Horizontal Total Register	40
	CR01 - Horizontal Display Enable End Register	41
	CR02 - Horizontal Blanking Start Register	41
	CR03 - Horizontal Blanking End Register	42
	CR04 - Horizontal Sync Start Register	43
	CR05 - Horizontal Sync End Register	44
	CR06 - Vertical Total Register	45
	CR07 - Overflow Register (Vertical)	46
	CR08 - Preset Row Scan Register	48
	CR09 - Maximum Scan Line Register	49
	CR0A - Text Cursor Start Register	50
	CR0B - Text Cursor End Register	51
	CR0C - Start Address High Register	51
	CR0D - Start Address Low Register	52
	CR0E - Text Cursor Location High Register	52
	CR0F - Text Cursor Location Low Register	52
	CR10 - Vertical Sync Start Register	53
	CR11 - Vertical Sync End Register	54
	CR12 - Vertical Display Enable End Register	55
	CR13 - Offset Register	55
	CR14 - Underline Location Register	56
	CR15 - Vertical Blanking Start Register	57
	CR16 - Vertical Blanking End Register	57
	CR17 - CRT Mode Control	58



CR18 - Line Compare Register	62
CR22 - Memory Read Latch Data Register	63
CR24 - Toggle State of Attribute Controller Register	63
Display Audio Codec Verbs	64
Block Diagram	64
Codec Node Hierarchy	65
Programming	66
Verb Support	66
Parameter Support	68
Node ID 00h: Root Node Verbs	69
F00h - Get Parameters	69
Parameter 00h: VID - Vendor ID	69
Parameter 02h: RID - Revision ID	69
Parameter 04h: PARAM_SNC - Subordinate Node Count	69
Node ID 01h: Audio Function Group Verbs	70
F00h: Get Parameters	70
Parameter 04h: PARAM_SNC - Subordinate Node Count	70
Parameter 05h: PARAM_FGT - Function Group Type	70
Parameter 08h: PARAM_FGC - Function Group Capability	70
Parameter 0Fh: PARAM_SPS - Supported Power States	71
705h: SET_PS - Set Power State	71
F05h: GET_PS - Get Power State	71
F20h: GET SSID - Get Subsystem ID0	71
720h: SET SSID0 - Set Subsystem ID0	71
721h: SET SSID1 - Set Subsystem ID1	72
722h: SET SSID2 - Set Subsystem ID2	72
723h: SET SSID3 - Set Subsystem ID3	72
Node ID 02h, 03h, 04h: Audio Output Convertor Widget Verbs	73
2h/Ah: SET/GET_SDF - Set/GET Stream Descriptor Format	73
F00h: Get Parameters	74
Parameter 09h: AWC - Audio Widget Capabilities	74
Parameter 0Ah: PSB - PCM Sizes and Bit Rates	74
Parameter 0Bh: SF - Stream Formats	75



Parameter 0Fh: PARAM_SPS - Supported Power States	75
705h: SET_PS - Set Power State	75
F05h: GET_PS - Get Power State	76
706h/F06h: GET/SET_CSID - Get/Set Channel and Stream ID	76
Digital Converter Verbs	76
F0Dh: GET_DC - Get Digital Converter	76
70Dh: SET_DC1 - Set Digital Converter 1	77
70Eh: Digital Converter 2	77
73Eh: Digital Converter 3	77
73Fh: Digital Converter 4	77
72Dh/F2Dh: GET/SET_CCC - Get/Set Converter Channel Count	77
Node ID 05h, 06h, 07h: Pin Widget Verbs	78
3h: SET_AM - Set Amplifier Mute	78
B8h: GET_AM - Get Amplifier Mute	79
F00h: Get Parameters	79
Parameter 09h: AWC - Audio Widget Capabilities	79
Parameter 0Ch: PC - Pin Capabilities	80
Parameter 0Eh: CLL - Connection List Length	80
Parameter 12h: OAC - Output Amplifier Capabilities	80
Parameter 15h: DLL - Device List Length	80
Parameter 0Fh: PARAM_SPS - Supported Power States	81
701h/F01h: SET/GET_CSC - Set/Get Connection Select Control	81
F02h: GET_CLE - Get Connection List Entry	81
705h: SET_PS - Set Power State	
F05h: GET_PS - Get Power State	81
707h/F07h: SET/GET_PWC - Set/Get Pin Widget Control	82
708h/F08h: SET/GET_UE - Set/Get Unsolicited Enable	
F09h: GET_PS - Get Pin Sense	82
71Ch: SET_CD0 - Set Configuration Default Byte 0	
71Dh: SET_CD1 - Set Configuration Default Byte 1	
71Eh: SET_CD2 - Set Configuration Default Byte 2	
71Fh: SET_CD3 - Set Configuration Default Byte 3	
F1Ch: GET_CD - Get Configuration Default	



	F2Eh: HDMI/DP Info Size	83
	F2Fh: Get ELD Data	84
	Parameter nn: ELD Data	84
	730h/F30h: SET/GET_HII - Set/Get HDMI Info Index	84
	731h/F31h: SET/GET_HID - Set/Get HDMI Info Data	84
	732h/F32h: SET/GET_HITC - Set/Get HDMI Info Transmit Control	84
	733h SET_PC - Set Protection Control	85
	734h/F34h: SET/GET_CCM - Get/Set Converter Channel Map	85
	735h: SET_DS - Set Device Select	85
	F35h: GET_DS - Get Device Select	85
	F36h: GET_DDLE - Get Display Device List Entry	86
	73Ch/F3Ch: SET/GET_DPID - Set/Get DisplayPort Stream ID	86
Ν	ode ID 08h: Intel Vendor Widget Verbs	87
	F00h: Get Parameters	87
	Parameter 09h: AWC - Audio Widget Capabilities	87
	781h/F81h: GET/SET_VV - Get/Set HDMI Vendor Verb	87
	F83h: GET_CGTC - Get Captured GTC Value	88
	F84h: GET_CWC - Get Captured Wall Clock Value	88
	F85h: GET GOF - Get GTC Offset Value	88
	785h: SET GOF0 - Set GTC Offset Value Byte 0	88
	786h: SET GOF1 - Set GTC Offset Value Byte 1	88
	787h: SET GOF2 - Set GTC Offset Value Byte 2	88
	788h: SET GOF3 - GTC Offset Value Byte 3	88
	789h/F89h: SET/GET GDI - Set/Get GTC Device Index	88



VGA and Extended VGA Registers

This section describes the registers and the functional operation notations for the observable registers in the VGA section. This functionality is provided as a means for support of legacy applications and operating systems. It is important to note that these registers in general have the desired effects only when running VGA display modes.

The main exceptions to this are the palette interface which allows real mode DOS applications and full screen VGA applications under an OS control running in high resolution (non-VGA) modes to access the palette through the VGA register mechanisms and the use of the ST01 status bits that determine when the VGA enters display enable and sync periods. Other exceptions include the register bits that control the memory accesses through the A000:0000 and B000:0000 memory segments which are used during operating system emulation of VGA for "DOS box" applications. Some of the functions of the VGA are enabled or defeated through the programming of the VGA control register bits that are located in the MMIO register space.

Given the legacy nature of this function, it has been adapted to the changing environment that it must operate within. The three most notable changes are the addition of high resolution display mode support, new operating system support, and the use of fixed resolution display devices (such as LCD panels). Additional control bits in the PCI Config space will affect the ability to access the registers and memory aperture associated with VGA.

	VGA	VGA			VGA	
Mode of Operation	Disable	Display	VGA Registers	Palette (VGA)	Memory	VGA Banking
VGA DOS	No	Yes	Yes	Yes	Yes	No
HiRes DOS	Yes	No	Yes	Yes	No	Yes
Fullscreen DOS	Yes/No	No/Yes	Yes	Yes	Yes	Yes
DOS Emulation	Yes	No	Yes	Yes	Yes	Yes

VGA Display Mode	Dot Clock Select	Dot Clock Range	132 Column Text Support	9-Dot Disable Support	Main Use
Native	VGA Clock Select	25/28 MHz	No	No	Analog CRT (VGA connector)
Centered	Fixed at display Requirements	Product Specific	No	Yes	Digital Display
Upper Left Corner	Fixed at display Requirements	Product Specific	No	Yes	Internal Panel

Native, Centered, and Upper Left Corner support varies from product to product.

Even in the native VGA display operational modes, not all combinations of bit settings result in functional operating modes. VGA display modes have the restriction that they can be used only when all other display planes are disabled.



These registers are accessed via I/O space. The I/O space resides in the PCI compatibility hole and uses only the addresses that were part of the original VGA I/O space (which includes EGA and MDA emulation). Accesses to the VGA I/O addresses are steered to the proper bus and rely on proper setup of bridge registers. Extended VGA registers such as GR10 and GR11 use additional indexes for the already defined I/O addresses. VGA register accesses are allowed as 8 or 16 bit naturally aligned transactions only. Word transactions must have the least significant bit of the address set to zero. DWORD I/O operations should not be performed on these registers.

Some products may support access to these registers through MMIO. The access method varies and is documented elsewhere.

General Control and Status Registers

The setup, enable, and general registers are all directly accessible by the CPU. A sub indexing scheme is not used to read from and write to these registers.

		Read		V	Vrite
Name	Function	I/O	Memory Offset	I/O	Memory Offset
ST00	VGA Input Status Register 0	3C2h	3C2h		
ST01	VGA Input Status Register 1	3BAh/3DAh¹	3BAh/3DAh¹		
FCR	VGA Feature Control Register	3CAh	3CAh	3BAh/3DAh¹	3BAh/3DAh¹
MSR	VGA Miscellaneous Output Register	3CCh	3CCh	3C2h	3C2h

¹ The address selection for ST01 reads and FCR writes is dependent on CGA or MDA emulation mode as selected via the MSR register.

Various bits in these registers provide control over the real-time status of the horizontal sync signal, the horizontal retrace interval, the vertical sync signal, and the vertical retrace interval. The horizontal retrace interval is the period during the drawing of each scan line containing active video data, when the active video data is not being displayed. This period includes the horizontal front and back porches, and the horizontal sync pulse. The horizontal retrace interval is always longer than the horizontal sync pulse. The vertical retrace interval is the period during which the scan lines not containing active video data are drawn. This includes the vertical front porch, back porch, and the vertical sync pulse. The vertical retrace interval is normally longer than the vertical sync pulse.



ST00 - Input Status 0

I/O (and Memory Offset) Address: 3C2h

Default: 00h

Attributes: Read Only

Bit	Descriptions
7	CRT Interrupt Pending. This bit is here for EGA compatibility and will always return zero . The generation of interrupts was originally enabled, through bits [4,5] of the Vertical Retrace End Register (CR11). This ability to generate interrupts at the start of the vertical retrace interval is a feature that is typically unused by DOS software and therefore is only supported through other means for use under a operating system support.
	0 = CRT (vertical retrace interval) interrupt is not pending.
	1 = CRT (vertical retrace interval) interrupt is pending
6:5	Reserved. Read as 0s.
4	RGB Comparator / Sense. This bit is here for compatibility and will always return one . Monitor detection must be done be done through the programming of registers in the MMIO space.
	0 = Below threshold
	1 = Above threshold
3:0	Reserved. Read as 0s.



ST01 - Input Status 1

I/O (and Memory Offset) Address: 3BAh/3DAh

Default: 00h

Attributes: Read Only

The address selection is dependent on CGA or MDA emulation mode as selected via the MSR register.

Bit	Descriptions
7	Reserved (as per VGA specification). Read as 0s.
6	Reserved. Read as 0.
5:4	Video Feedback 1, 0. These bits are connected to 2 of the 8 color bits sent to the palette. Bits 4 and 5 of the Color Plane Enable Register (AR12) selects which two of the 8 possible color bits become connected to these 2 bits of this register. These bits exist for EGA compatibility.
3	Vertical Retrace/Video.
	0 = VSYNC inactive (Indicates that a vertical retrace interval is not taking place).
	1 = VSYNC active (Indicates that a vertical retrace interval is taking place).
	VGA pixel generation is not locked to the display output but is loosely coupled. A VSYNC indication may not occur during the actual VSYNC going to the display but during the VSYNC that is generated as part of the VGA pixel generation. The exact relationship will vary with the VGA display operational mode. This status bit will remain active when the VGA is disabled and the device is running in high resolution modes (non-VGA) to allow for applications that (now incorrectly) use these status registers bits. In this case, the status will come from the pipe that the VGA is assigned to.
	Bits 4 and 5 of the Vertical Retrace End Register (CR11) previously could program this bit to generate an interrupt at the start of the vertical retrace interval. This ability to generate interrupts at the start of the vertical retrace interval is a feature that is largely unused by legacy software. Interrupts are not supported through the VGA register bits.
2:1	Reserved. Read as 0s.
0	Display Enable Output. Display Enable is a status bit (bit 0) in VGA Input Status Register 1 that indicates when either a horizontal retrace interval or a vertical retrace interval is taking place. This bit was used with the EGA graphics system (and the ones that preceded it, including MDA and CGA). In those cases, it was important to check the status of this bit to ensure that one or the other retrace intervals was taking place before reading from or writing to the frame buffer. In these earlier systems, reading from or writing to the frame buffer at times outside the retrace intervals meant that the CRT controller would be denied access to the frame buffer. Those behaviors resulted in either "snow" or a flickering display. This bit provides compatibility with software



Bit	Descriptions
	designed for those early graphics controllers. This bit is currently used in DOS applications that access the palette to prevent the sparkle associated with read and write accesses to the palette RAM with the same address on the same clock cycle.
	This status bit remains active when the VGA display is disabled and the device is running in high resolution modes (non-VGA) to allow for applications that (now considered incorrect) use these status registers bits. In this case, the status will come from the pipe that the VGA is assigned to. When in panel fitting VGA or centered VGA operation, the meaning of these bits will not be consistent with native VGA timings.
	0 = Active display data is being sent to the display. Neither a horizontal retrace interval or a vertical retrace interval is currently taking place.
	1 = Either a horizontal retrace interval (horizontal blanking) or a vertical retrace interval (vertical blanking) is currently taking place.



FCR - Feature Control

I/O (and Memory Offset) Address: 3BAh/3DAh - Write; 3CAh - Read

Default: 00h

Attributes: See Address above

The I/O address used for writes is dependent on CGA or MDA emulation mode as selected via the MSR register. In the original EGA, bits 0 and 1 were used as part of the feature connector interface. Feature connector is not supported in these devices and those bits will always read as zero.

Bit	Descriptions
7:4	Reserved. Read as 0.
3	VSYNC Control. This bit is provided for compatibility only and has no other function. Reads and writes to this bit have no effect other than to change the value of this bit. The previous definition of this bit selected the output on the VSYNC pin.
	0 = Was used to set VSYNC output on the VSYNC pin (default).
	1 = Was used to set the logical 'OR' of VSYNC and Display Enable output on the VSYNC pin. This capability was not typically very useful.
2:0	Reserved. Read as 0.



MSR - Miscellaneous Output

I/O (and Memory Offset) Address: 3C2h - Write; 3CCh - Read

Default: 00h

Attributes: See Address above

Bit	Descriptions
7	CRT VSYNC Polarity. This is a legacy function that is used in native VGA modes. For most cases, sync polarity will be controlled by the port control bits. The VGA settings can be optionally selected for compatibility with the original VGA when used in the VGA native mode. Sync polarity was used in VGA to signal the monitor how many lines of active display are being generated.
	0 = Positive Polarity (default).
	1 = Negative Polarity.
6	CRT HSYNC Polarity. This is a legacy function that is used in native VGA modes. For most cases, sync polarity will be controlled by the port control bits. The VGA settings can be optionally selected for compatibility with the original VGA when used in the VGA native mode.
	0 = Positive Polarity (default).
	1 = Negative Polarity
5	Page Select. In Odd/Even Memory Map Mode 1 (GR6), this bit selects the upper or lower 64 KB page in display memory for CPU access:
	0 = Upper page (default)
	1 = Lower page.
	Selects between two 64KB pages of frame buffer memory during standard VGA odd/even modes (modes 0h through 5h). Bit 1 of register GR06 can also program this bit in other modes. This bit is would normally set to 1 by the software.
4	Reserved. Read as 0.
3:2	Clock Select. These bits can select the dot clock source for the CRT interface. The bits should be used to select the dot clock in standard native VGA modes only. When in the centering or upper left corner modes, these bits should be set to have no effect on the clock rate. The actual frequencies that these bits select, if they have any affect at all, is programmable through the DPLL MMIO registers.
	00 = CLK0, 25.175 MHz (for standard VGA modes with 640 pixel (8-dot) horizontal resolution) (default)
	01 = CLK1, 28.322 MHz. (for standard VGA modes with 720 pixel (9-dot) horizontal resolution)
	10 = Was used to select an external clock (now unused)
	11 = Reserved
1	A0000-BFFFFh Memory Access Enable. VGA Compatibility bit enables access to video memory (frame buffer) at A0000-BFFFFh. When disabled, accesses to VGA memory are blocked in this region. This bit is independent of and does not block CPU access to the video linear frame buffer at other addresses.



Bit	Descriptions
	0 = Prevent CPU access to memory/registers/ROM through the A0000-BFFFF VGA memory aperture (default). 1 = Allow CPU access to memory/registers/ROM through the A0000-BFFFF VGA memory aperture. Delete?
0	I/O Address Select. This bit selects 3Bxh or 3Dxh as the I/O address for the CRT Controller registers, the Feature Control Register (FCR), and Input Status Register 1 (ST01). Presently ignored (whole range is claimed), but will "ignore" 3Bx for color configuration or 3Dx for monochrome. It is typical in AGP chipsets to shadow this bit and properly steer I/O cycles to the proper bus for operation where a MDA exists on another bus such as ISA.
	0 = Select 3Bxh I/O address (MDA emulation) (default). 1 = Select 3Dxh I/O address (CGA emulation).

In standard VGA modes using the analog VGA connector, bits 7 and 6 indicate which of the three standard VGA vertical resolutions the standard VGA display should use. Extended modes, including those with a vertical resolution of 480 scan lines, may use a setting of 0 for both of these bits. Different connector standards and timing standards specify the proper use of sync polarity. This setting was "reserved" in the VGA standard.

Analog CRT Display Sync Polarities

V	Н	Display	Horizontal Frequency	Vertical Frequency
Р	Р	200 Line	15.7 KHz	60 Hz
Ν	Р	350 Line	21.8 KHz	60 Hz
Р	Ν	400 Line	31.5 KHz	70 Hz
Ν	Ν	480 Line	31.5 KHz	60 Hz



Sequencer Registers

The sequencer registers are accessed via either I/O space or Memory space. To access registers the VGA Sequencer Index register (SRX) at I/O address 3C4h (or memory address 3C4h) is written with the index of the desired register. Then the desired register is accessed through the data port for the sequencer registers at I/O address 3C5 (or memory address 3C5).

SRX - **Sequencer Index**

I/O (and Memory Offset) Address: 3C4h

Default: 00h

Attributes: Read/Write

Bit	Description
7:3	Reserved. Read as 0s.
2:0	Sequencer Index. This field contains a 3-bit Sequencer Index value used to access sequencer data registers at indices 0 through 7.

SR00 - Sequencer Reset

I/O (and Memory Offset) Address: 3C5h(Index=00h)

Default: 00h

Bit	Descriptions
7:2	Reserved. Read as 0.
1	Reserved. Reserved for VGA compatibility (was reset).
0	Reserved. Reserved for VGA compatibility. (was reset)



SR01 - Clocking Mode

I/O (and Memory Offset) Address: 3C5h (Index=01h)

Default: 00h

Bit	Descriptions			
7:6	Reserved. Read as 0s.			
5	Screen Off.			
	0 = Normal Operation (default).			
	1 = Disables video output (blanks the screen) and turns off display data fetches. Synchronization pulses to the display, however, are maintained. Setting this bit to 1 had been used as a way to more rapidly update and improve CPU access performance to the frame buffer during VGA modes. In non-VGA modes (VGA Disable=1), this bit has no effect. Before the VGA is disabled through the MMIO VGA control register, this bit should be set to stop the memory accesses from the display.			
	The following sequence must be used when disabling the VGA plane.			
	1. Write SR01 to set bit 5 = 1 to disable video output.			
	 Wait for 100us. Disable the VGA plane via Bit 31 of the MMIO VGA control register (location found in the MMIO display register programming specification). 			
4	Shift 4.			
	0 = Load video shift registers every 1 or 2 character clocks (depending on bit 2 of this register) (default).			
	1 = Load shift registers every 4th character clock.			
3	Dot Clock Divide. Setting this bit to 1 stretches doubles all horizontal timing periods that are specified in the VGA horizontal CRTC registers. This bit is used in standard VGA 40-column text modes to stretch timings to create horizontal resolutions of either 320 or 360 pixels (as opposed to 640 or 720 pixels, normally used in standard VGA 80-column text modes). The effect of this is that there will actually be twice the number of pixels sent to the display per line.			
	0 = Pixel clock is left unaltered (used for 640 (720) pixel modes); (default).			
	1 = Pixel clock divided by 2 (used for 320 (360) pixel modes).			
2	Shift Load. Bit 4 of this register must be 0 for this bit to be effective.			
	0 = Load video data shift registers every character clock (default).			



Bit	Descriptions
	1 = Load video data shift registers every other character clock.
1	Reserved. Read as 0.
0	8/9 Dot Clocks. This bit determines whether a character clock is 8 or 9 dot clocks long if clock doubling is disabled and 16 or 18 clocks if it is. This also changes the interpretation of the pixel panning values (see chart). An additional control bit determines if this bit is to be ignored and 8-dot characters are to be used always. The 9-dot disable would be used when doubling the horizontal pixels on a 1280 wide display or non-doubling on a 640 wide display. Panning however will occur according to the expected outcome.
	0 = 9 dot clocks (9 horizontal pixels) per character in text modes with a horizontal resolution of 720 pixels.
	1 = 8 dot clocks (8 horizontal pixels) per character in text or graphics modes with a horizontal resolution of 640 pixels.



SR02 - Plane/Map Mask

I/O (and Memory Offset) Address: 3C5h (Index=02h)

Default: 00h

Bit	Descriptions
7:4	Reserved. Read as 0s.
3:0	Memory Planes [3:0] Processor Write Access Enable. In both the Odd/Even Mode and the Chain 4 Mode, these bits still control access to the corresponding color plane.
	0 = Disable.
	1 = Enable.
	This register is referred to in the VGA standard as the Map Mask Register.



SR03 - Character Font

I/O (and Memory Offset) Address: 3C5h (index=03h)

Default: 00h

Attributes: Read/Write

In text modes, bit 3 of the video data's attribute byte normally controls the foreground intensity. This bit may be redefined to control switching between character sets. This latter function is enabled whenever there is a difference in the values of the Character Font Select A and the Character Font Select B bits. If the two values are the same, the character select function is disabled and attribute bit 3 controls the foreground intensity.

Bit 1 of the Memory Mode Register (SR04) must be set to 1 for the character font select function of this register to be active. Otherwise, only character maps 0 and 4 are available.

Bit	Descriptions			
7:6	Reserved. Read as 0s.			
3:2,5	_	erator tables) to be ι	aracter Map B. These three bits are use used as the secondary character set (for	
	Bit [3:2, 5]	Map Number	Table Location	
	00,0	0	1st 8KB of plane 2 at offset 0 (default)	
	00,1	4	2nd 8KB of plane 2 at offset 8K	
	01,0	1	3rd 8KB of plane 2 at offset 16K	
	01,1	5	4th 8KB of plane 2 at offset 24K	
	10,0	2	5th 8KB of plane 2 at offset 32K	
	10,1	6	6th 8KB of plane 2 at offset 40K	
	11,0	3	7th 8KB of plane 2 at offset 48K	
	11,1	7	8th 8KB of plane 2 at offset 56K	
1:0,4	_	generator tables) to	aracter Map A. These three bits are used be used as the primary character set (
	Bit [1:0,4]	Map Number	Table Location	
	00,0	0	1st 8KB of plane 2 at offset 0 (default)	
	00,1	4	2nd 8KB of plane 2 at offset 8K	
	01,0	1	3rd 8KB of plane 2 at offset 16K	
	01,1	5	4th 8KB of plane 2 at offset 24K	





Bit			Descriptions	
	10,0	2	5th 8KB of plane 2 at offset 32K	
	10,1	6	6th 8KB of plane 2 at offset 40K	
	11,0	3	7th 8KB of plane 2 at offset 48K	
	11,1	7	8th 8KB of plane 2 at offset 56K	



SR04 - Memory Mode Register

I/O (and Memory Offset) Address: 3C5h (index=04h)

Default: 00h

Bit	Description
7:4	Reserved. Read as 0.
3	Chain 4 Mode. The selections made by this bit affect both CPU Read and write accesses to the frame buffer.
	0 = The manner in which the frame buffer memory is mapped is determined by the setting of bit 2 of this register (default).
	1 = The frame buffer memory is mapped in such a way that the function of address bits 0 and 1 are altered so that they select planes 0 through 3. This setting is used in mode x13 to allow all four planes to be accessed via sequential addresses.
2	Odd/Even Mode. Bit 3 of this register must be set to 0 for this bit to be effective. The selections made by this bit affect only non-paged CPU accesses to the frame buffer through the VGA aperture.
	0 = The frame buffer memory is mapped in such a way that the function of address bit 0 such that even addresses select planes 0 and 2 and odd addresses select planes 1 and 3 (default).
	1 = Addresses sequentially access data within a bit map, and the choice of which map is accessed is made according to the value of the Plane Mask Register (SR02).
1	Extended Memory Enable. This bit must be set to 1 to enable the selection and use of character maps in plane 2 via the Character Map Select Register (SR03).
	0 = Disable CPU accesses to more than the first 64KB of VGA standard memory (default).
	1 = Enable CPU accesses to the rest of the 256KB total VGA memory beyond the first 64KB.
0	Reserved. Read as 0.



SR07 - Horizontal Character Counter Reset

I/O (and 3C5h (index=07h)

Memory Offset)

Address:

Default: 00h

Attributes: Read/Write

For standard VGAs, writing this register (with any data) causes the horizontal character counter to be held in reset (the character counter output will remain 0). It remained in reset until a write occurred to any other sequencer register location with SRX set to an index of 0 through 6. In this implementation that sequence has no such special effect.

The vertical line counter is clocked by a signal derived from the horizontal display enable (which does not occur if the horizontal counter is held in reset). Therefore, if a write occurs to this register during the vertical retrace interval, both the horizontal and vertical counters will be set to 0. A write to any other sequencer register location (with SRX set to an index of 0 through 6) may then be used to start both counters with reasonable synchronization to an external event via software control. Although this was a standard VGA register, it was not documented.

Bit	Description
7:0	Horizontal Character Counter.



Graphics Controller Registers

The graphics controller registers are accessed via either I/O space or Memory space. Accesses to the registers of the VGA Graphics Controller are done through the use of address 3CEh (or memory address 3CEh) written with the index of the desired register. Then the desired register is accessed through the data port for the graphics controller registers at I/O address 3CFh (or memory address 3CFh). Indexes 10 and 11 should only be accessed through the I/O space only.

GRX - GRX Graphics Controller Index Register

I/O (and Memory Offset) Address: 3CEh

Default: 000UUUUUb (U=Undefined)

Attributes: Read/Write

Bit	Description
7:5	Reserved. Read as 0.
4:0	Graphics Controller Register Index. This field selects any one of the graphics controller registers (GR00-GR18) to be accessed via the data port at I/O (or memory offset) location 3CFh.

GR00 - Set/Reset Register

I/O (and Memory Offset) Address: 3CFh (index=00h)

Default: 0Uh (U=Undefined)

Bit	Description
7:4	Reserved. Read as 0.
3:0	Set/Reset Plane [3:0]. When the Write Mode bits (bits 0 and 1) of the Graphics Mode Register (GR05) are set to select Write Mode 0, all 8 bits of each byte of each memory plane are set to either 1 or 0 as specified in the corresponding bit in this register, if the corresponding bit in the Enable Set/Reset Register (GR01) is set to 1. When the Write Mode bits (bits 0 and 1) of the Graphics Mode Register (GR05) are set to select Write Mode 3, all CPU data written to the frame buffer is rotated, then logically ANDed with the contents of the Bit Mask Register (GR08), and then treated as the addressed data's bit mask, while value of these four bits of this register are treated as the color value.



GR01 - Enable Set/Reset Register

I/O (and Memory Offset) Address: 3CFh (Index=01h)

Default: 0Uh (U=Undefined)

Attributes: Read/Write

Bit	Description
7:4	Reserved. Read as 0.
3:0	Enable Set/Reset Plane [3:0].
	This register works in conjunction with the Set/Reset Register (GR00). The Write Mode bits (bits 0 and 1) must be set for Write Mode 0 for this register to have any effect.
	0 = The corresponding memory plane can be read from or written to by the CPU without any special bitwise operations taking place.
	1 = The corresponding memory plane is set to 0 or 1 as specified in the Set/Reset Register (GR00).

GR02 - Color Compare Register

I/O (and Memory Offset) Address: 3CFh (Index=02h)

Default: 0Uh (U=Undefined)

Bit	Description
7:4	Reserved. Read as 0.
3:0	Color Compare Plane [3:0]. When the Read Mode bit (bit 3) of the Graphics Mode Register (GR05) is set to select Read Mode 1, all 8 bits of each byte of each of the 4 memory planes of the frame buffer corresponding to the address from which a CPU read access is being performed are compared to the corresponding bits in this register (if the corresponding bit in the Color Don't Care Register (GR07) is set to 1).
	The value that the CPU receives from the read access is an 8-bit value that shows the result of this comparison, wherein value of 1 in a given bit position indicates that all of the corresponding bits in the bytes across all of the memory planes that were included in the comparison had the same value as their memory plane's respective bits in this register.



GR03 - Data Rotate Register

I/O (and Memory Offset) Address: 3CFh (Index=03h)

Default: 0Uh (U=Undefined)

Bit	Description
7:5	Reserved. Read as 0.
4:3	Function Select. These bits specify the logical function (if any) to be performed on data that is meant to be written to the frame buffer (using the contents of the memory read latch) just before it is actually stored in the frame buffer at the intended address location.
	00 = Data being written to the frame buffer remains unchanged, and is simply stored in the frame buffer.
	01 = Data being written to the frame buffer is logically ANDed with the data in the memory read latch before it is actually stored in the frame buffer.
	10 = Data being written to the frame buffer is logically ORed with the data in the memory read latch before it is actually stored in the frame buffer.
	11 = Data being written to the frame buffer is logically XORed with the data in the memory read latch before it is actually stored in the frame buffer.
2:0	Rotate Count. These bits specify the number of bits to the right to rotate any data that is meant to be written to the frame buffer just before it is actually stored in the frame buffer at the intended address location.



GR04 - Read Plane Select Register

I/O (and Memory Offset) Address: 3CFh (Index=04h)

Default: 0Uh (U=Undefined)

Bit	Description
7:2	Reserved. Read as 0.
1:0	Read Plane Select. These two bits select the memory plane from which the CPU reads data in Read Mode 0. In Odd/Even Mode, bit 0 of this register is ignored. In Chain 4 Mode, both bits 1 and 0 of this register are ignored. The four memory planes are selected as follows:
	00 = Plane 0
	01 = Plane 1
	10 = Plane 2
	11 = Plane 3
	These two bits also select which of the four memory read latches may be read via the Memory read Latch Data Register (CR22). The choice of memory read latch corresponds to the choice of plane specified in the table above. The Memory Read Latch Data register and this additional function served by 2 bits are features of the VGA standard that were never documented.



GR05 - Graphics Mode Register

I/O (and Memory Offset) Address: 3CFh (Index=05h)

Default: 0UUU U0UUb (U=Undefined)

Bit					Descript	ion			
7	Reserved. Read as 0.								
6:5	from bits.	Shift Register Control. In standard VGA modes, pixel data is transferred from the 4 graphics memory planes to the palette via a set of 4 serial output bits. These 2 bits of this register control the format in which data in the 4 memory planes is serialized for these transfers to the palette.							
	Bits	[6:5]=00							
	is trai	oit of data nsferred t output b on each ixel.	o the pal its corres	ette via tl ponding	ne 4 seria to a men	l output l nory plan	bits, with e. This pr	1 of each	of the 4-bit
	Seria								
	Out	1st Xfer	2nd Xfer	3rd Xfer	4th Xfer	5th Xfer	6th Xfer	7th Xfer	8th Xfer
	Bit 3	plane3 bit7	plane3 bit6	plane3 bit5	plane3 bit4	plane3 bit3	plane3 bit2	plane3 bit1	plane3 bit0
	Bit 2	plane2 bit7	plane2 bit6	plane2 bit5	plane2 bit4	plane2 bit3	plane2 bit2	plane2 bit1	plane2 bit0
	Bit 1	plane1 bit7	plane1 bit6	plane1 bit5	plane1 bit4	plane1 bit3	plane1 bit2	plane1 bit1	plane1 bit0
	Bit 0	plane0 bit7	plane0 bit6	plane0 bit5	plane0 bit4	plane0 bit3	plane0 bit2	plane0 bit1	plane0 bit0
	Bits	[6:5]=01							
	are tr mem numb trans numb trans numb bits 0 of me	bits of da cansferred ory plane pered and ferred via pered bits and 1, re emory pla of 2-bit va	I to the p s 0 and 2 I odd-nur serial ou I odd-nur serial ou s of a byte espectivel ine 3 are	alette in a , and men mbered b tput bits mbered b tput bits e in memon y, while t transferre	a pattern mory plan its of a b 0 and 1, n its of a b 2 and 3. I ory plane he even-ned via ser	that alter nes 1 and yte in me respective yte in me Next, the 1 are tra numbered ial out bit	nates per 3. First the mory placely, while mory placeven-nur nsferred d and ode ts 1 and 3	r byte bed he even- ne 0 are the even ne 2 are mbered a via serial d-numbe 3. This pro	nd odd- output red bits ovides a



Bit	Description								
	making possible a choice of 1 of 4 colors per pixel.								
	Serial								
	Out	1st	2nd	3rd	4th	5th	6th	7th	8th
		Xfer	Xfer	Xfer	Xfer	Xfer	Xfer	Xfer	Xfer
	Bit 3	plane2 bit7	plane2 bit5	plane2 bit3	plane2 bit1	plane3 bi7t	plane3 bit5	plane3 bit3	plane3 bit1
	Bit 2	plane2 bit6	plane2 bit4	plane2 bit2	plane2 bit0	plane3 bit6	plane3 bit4	plane3 bit2	plane3 bit0
	Bit 1	plane0 bit7	plane0 bit5	plane0 bit3	plane0 bit1	plane1 bit7	plane1 bit5	plane1 bit3	plane1 bit1
	Bit 0	plane0 bit6	plane0 bit4	plane0 bit2	plane0 bit0	plane1 bit6	plane1 bit4	plane1 bit2	plane1 bit0
	This alternating pattern is meant to accommodate the use of the Odd/Even mode of organizing the 4 memory planes, which is used by standard VGA modes 2h and 3h.								
	Bits [[6:5]=1x							
	Four bits of data at a time from parallel bytes in each of the 4 memory planes are transferred to the palette in a pattern that iterates per byte through memory planes 0 through 3. First the 4 most significant bits of a byte in memory plane 0 are transferred via the 4 serial output bits, followed by the 4 least significant bits of the same byte. Next, the same transfers occur from the parallel byte in memory planes 1, 2 and lastly, 3. Each transfer provides either the upper or lower half of an 8 bit value for the color for each pixel, making possible a choice of 1 of 256 colors per pixel. This is the setting used in mode x13.								
	Serial								
	Out	1st Xfer	2nd Xfer	3rd Xfer	4th Xfer	5th Xfer	6th Xfer	7th Xfer	8th Xfer
	Bit 3	plane0 bit7	plane0 bit3	plane1 bit7	plane1 bit3	plane2 bit7	plane2 bit3	plane3 bit7	plane3 b3it
	Bit 2	plane0 bit6	plane0 bit2	plane1 bit6	plane1 bit2	plane2 bit6	plane2 bit2	plane3 bit6	plane3 bit2
	Bit 1	plane0 bit5	plane0 bit1	plane1 bit5	plane1 bit1	plane2 bit5	plane2 bit1	plane3 bit5	plane3 bit1
	Bit 0	plane0 bit4	plane0 bit0	plane1 bit4	plane1 bit0	plane2 bit4	plane2 bit0	plane3 bit4	plane3 bit0
	This p	This pattern is meant to accommodate mode 13h, a standard VGA 256-color							



Bit	Description						
	graphics mode.						
4	Odd/Even Mode.						
	0 = Addresses sequentially access data within a bit map, and the choice of which map is accessed is made according to the value of the Plane Mask Register (SR02).						
	1 = The frame buffer is mapped in such a way that the function of address bit 0 is such that even addresses select memory planes 0 and 2 and odd addresses select memory planes 1 and 3.						
	This works in a way that is the inverse of (and is normally set to be the opposite of) bit 2 of the Memory Mode Register (SR02).						
3	Read Mode.						
	 During a CPU read from the frame buffer, the value returned to the CPU is data from the memory plane selected by bits 1 and 0 of the Read Plane Select Register (GR04). 						
	During a CPU read from the frame buffer, all 8 bits of the byte in each of the 4 memory planes corresponding to the address from which a CPU read access is being performed are compared to the corresponding bits in this register (if the corresponding bit in the Color Don't Care Register (GR07) is set to 1). The value that the CPU receives from the read access is an 8-bit value that shows the result of this comparison. A value of 1 in a given bit position indicates that all of the corresponding bits in the bytes across all 4 of the memory planes that were included in the comparison had the same value as their memory plane's respective bits in this register.						
2	Reserved. Read as 0.						
1:0	Write Mode.						
	Write Mode 0 - During a CPU write to the frame buffer, the addressed byte in each of the 4 memory planes is written with the CPU write data after it has been rotated by the number of counts specified in the Data Rotate Register (GR03). If, however, the bit(s) in the Enable Set/Reset Register (GR01) corresponding to one or more of the memory planes is set to 1, then those memory planes will be written to with the data stored in the corresponding bits in						



Bit		Description
		the Set/Reset Register (GR00).
	01 =	Write Mode 1 - During a CPU write to the frame buffer, the addressed byte in each of the 4 memory planes is written to with the data stored in the memory read latches. (The memory read latches stores an unaltered copy of the data last read from any location in the frame buffer.)
	10 =	Write Mode 2 - During a CPU write to the frame buffer, the least significant 4 data bits of the CPU write data is treated as the color value for the pixels in the addressed byte in all 4 memory planes. The 8 bits of the Bit Mask Register (GR08) are used to selectively enable or disable the ability to write to the corresponding bit in each of the 4 memory planes that correspond to a given pixel. A setting of 0 in a bit in the Bit Mask Register at a given bit position causes the bits in the corresponding bit positions in the addressed byte in all 4 memory planes to be written with value of their counterparts in the memory read latches. A setting of 1 in a Bit Mask Register at a given bit position causes the bits in the corresponding bit positions in the addressed byte in all 4 memory planes to be written with the 4 bits taken from the CPU write data to thereby cause the pixel corresponding to these bits to be set to the color value.
	11 =	Write Mode 3 - During a CPU write to the frame buffer, the CPU write data is logically ANDed with the contents of the Bit Mask Register (GR08). The result of this ANDing is treated as the bit mask used in writing the contents of the Set/Reset Register (GR00) are written to addressed byte in all 4 memory planes.



GR06 - Miscellaneous Register

I/O (and Memory Offset) Address: 3CFh (Index=06h)

Default: 0Uh (U=Undefined)

Bit	Description
7:4	Reserved. Read as 0s.
3:2	Memory Map Mode. These 2 bits control the mapping of the VGA address range for frame buffer into the CPU address space as follows:
	00 = A0000h - BFFFFh
	01 = A0000h - AFFFFh
	10 = B0000h - B7FFFh
	11 = B8000h - BFFFFh
	This function is used in standard VGA modes, extended VGA modes (132 column text), and in non-VGA modes (hi-res). 132 column text modes are no longer supported.
	VGA aperture memory accesses are also controlled by the PCI configuration Memory Enable bit and MSR<1>.
	For accesses using GR10 and GR11 to paged VGA RAM or to device MMIO registers, set these bits to 01 to select the (A0000-AFFFF) range.
	The CPU must map this memory as uncacheable (UC).
1	Chain Odd/Even. This bit provides the ability to alter the interpretation of address bit A0, so that it may be used in selecting between the odd-numbered memory planes (planes 1 and 3) and the even-numbered memory planes (planes 0 and 2).
	0 = A0 functions normally.
	1 = A0 is switched with a high order address bit, in terms of how it is used in address decoding. The result is that A0 is used to determine which memory plane is being accessed
	(A0=0 for planes 0 and 2 and A0=1 for planes 1 and 3).
0	Graphics/Text Mode. This is one of two bits that are used to determine if the VGA is operating in text or graphics modes. The other bit is in AR10[0], these two bits need to be programmed in a consistent manner to achieve the proper results.
	0 = Text mode.
	1 = Graphics mode.



GR07 - Color Don't Care Register

I/O (and Memory Offset) Address: 3CFh (Index=07h)

Default: 0Uh (U=Undefined)

Attributes: Read/Write

Bit	Description
7:4	Reserved. Read as 0.
3:0	Ignore Color Plane [3:0]. These bits have effect only when bit 3 of the Graphics Mode Register (GR05) is set to 1 to select read mode 1.
	0 = The corresponding bit in the Color Compare Register (GR02) will not be included in color comparisons.
	1 = The corresponding bit in the Color Compare Register (GR02) is used in color comparisons.

GR08 - Bit Mask Register

I/O (and Memory Offset) Address: 3CFh (Index=08h)

Default: Undefined **Attributes:** Read/Write

Bit	Description
7:0	Bit Mask.
	0 = The corresponding bit in each of the 4 memory planes is written to with the corresponding bit in the memory read latches.
	1 = Manipulation of the corresponding bit in each of the 4 memory planes via other mechanisms is enabled.
	This bit mask applies to any writes to the addressed byte of any or all of the 4 memory planes, simultaneously.
	This bit mask is applicable to any data written into the frame buffer by the CPU, including data that is also subject to rotation, logical functions (AND, OR, XOR), and Set/Reset. To perform a proper read-modify-write cycle into frame buffer, each byte must first be read from the frame buffer by the CPU (and this will cause it to be stored in the memory read latches), this Bit Mask Register must be set, and the new data then written into the frame buffer by the CPU.



Attribute Controller Registers

Unlike the other sets of indexed registers, the attribute controller registers are not accessed through a scheme employing entirely separate index and data ports. I/O address 3C0h (or memory address 3C0h) is used both as the read and write for the index register, and as the write address for the data port. I/O address 3C1h (or memory address 3C1h) is the read address for the data port.

To write to the attribute controller registers, the index of the desired register must be written to I/O address 3C0h (or memory address 3C0h), and then the data is written to the very same I/O (memory) address. A flip-flop alternates with each write to I/O address 3C0h (or memory address 3C0h) to change its function from writing the index to writing the actual data, and back again. This flip-flop may be deliberately set so that I/O address 3C0h (or memory address 3C0h) is set to write to the index (which provides a way to set it to a known state) by performing a read operation from Input Status Register 1 (ST01) at I/O address 3BAh (or memory address 3BAh) or 3DAh (or memory address 3DAh), depending on whether the graphics system has been set to emulate an MDA or a CGA as per MSR[0].

To read from the attribute controller registers, the index of the desired register must be written to I/O address 3C0h (or memory address 3C0h), and then the data is read from I/O address 3C1h (or memory address 3C1h). A read operation from I/O address 3C1h (or memory address 3C1h) does not reset the flip-flop to writing to the index. Only a write to 3C0h (or memory address 3C0h) or a read from 3BAh or 3DAh (or memory address 3BAh or 3DAh), as described above, will toggle the flip-flop back to writing to the index.

ARX - Attribute Controller Index Register

I/O (and Memory Offset) Address: 3C0h

Default: 00UU UUUUb (U=Undefined)

Bit	Description
7:6	Reserved. Read as 0s.
5	Video Enable. In the VGA standard, this is called the "Palette Address Source" bit. Clearing this bit will cause the VGA display data to become all 00 index values. For the default palette, this will cause a black screen. The video timing signals continue. Another control bit will turn video off and stop the data fetches. 0 = Disable. Attribute controller color registers (AR[00:0F]) can be accessed by the CPU.
	1 = Enable. Attribute controller color registers (AR[00:0F]) are inaccessible by the CPU.
4:0	Attribute Controller Register Index. These five bits are used to select any one of the attribute controller registers (AR[00:14]), to be accessed.



AR[00:0F] - Palette Registers [0:F]

I/O (and Memory Offset) Address: Read at 3C1h and Write at 3C0h; (index=00h-0Fh)

Default: 00UU UUUUb (U=Undefined)

Bit	Description
7:6	Reserved. Read as 0.
5:0	Palette Bits P[5:0]. In each of these 16 registers, these are the lower 6 of 8 bits that are used to map either text attributes or pixel color input values (for modes that use 16 colors) to the 256 possible colors available to be selected in the palette.
	Bits 3 and 2 of the Color Select Register (AR14) supply bits P7 and P6 for the values contained in all 16 of these registers. Bits 1 and 0 of the Color Select Register (AR14) can also replace bits P5 and P4 for the values contained in all 16 of these registers, if bit 7 of the Mode Control Register (AR10) is set to 1.



AR10 - Mode Control Register

I/O (and Memory Offset) Address:	Read at 3C1h and Write at 3C0h; (index=10h)	
Default:	UUh (U=Undefined)	
Attributes:	Read/Write	

Bit	Description		
7	Palette Bits P5, P4 Select.		
	0 = P5 and P4 for each of the 16 selected colors (for modes that use 16 colors) are individually provided by bits 5 and 4 of their corresponding Palette Registers (AR[00:0F]).		
	1 = P5 and P4 for all 16 of the selected colors (for modes that use 16 colors) are provided by bits 1 and 0 of Color Select Register (AR14).		
6	Pixel Width/Clock Select.		
	0 = Six bits of video data (translated from 4 bits via the palette) are output every dot clock.		
	1 = Two sets of 4 bits of data are assembled to generate 8 bits of video data which is output every other dot clock, and the Palette Registers (AR[00:0F]) are bypassed.		
	This bit is set to 0 for all of the standard VGA modes, except mode 13h.		
5	Pixel Panning Compatibility.		
	0 = Scroll both the upper and lower screen regions horizontally as specified in the Pixel Panning Register (AR13).		
	1 = Scroll only the upper screen region horizontally as specified in the Pixel Panning Register (AR13).		
	This bit has application only when split-screen mode is being used, where the display area is divided into distinct upper and lower regions which function somewhat like separate displays.		
4	Reserved. Read as 0.		
3	Enable Blinking/Select Background Intensity.		
	0 = Disables blinking in graphics modes, and for text modes, sets bit 7 of the character attribute bytes to control background intensity, instead of blinking.		
	1 = Enables blinking in graphics modes and for text modes, sets bit 7 of the character attribute bytes to control blinking, instead of background intensity.		
	The blinking rate is derived by dividing the VSYNC signal. The Blink Rate Control field of the VGA control register defines the blinking rate.		
2	Enable Line Graphics Character Code.		
	0 = Every 9th pixel of a horizontal line (i.e., the last pixel of each horizontal line of each 9-pixel wide character box) is assigned the same attributes as the background of the character of which		



Bit	Description
	the given pixel is a part.
	1 = Every 9th pixel of a horizontal line (i.e., the last pixel of each horizontal line of each 9-pixel wide character box) is assigned the same attributes as the 8th pixel if the character of which the given pixel is a part. This setting is intended to accommodate the line-drawing characters of the PC's extended ASCII character set characters with an extended ASCII code in the range of B0h to DFh.
	In some literature describing the VGA standard, the range of extended ASCII codes that are said to include the line-drawing characters is mistakenly specified as C0h to DFh, rather than the correct range of B0h to DFh.
1	Select Display Type.
	0 = Attribute bytes in text modes are interpreted as they would be for a color display.
	1 = Attribute bytes in text modes are interpreted as they would be for a monochrome display.
0	Graphics/Alphanumeric Mode. This bit (along with GR06[0]) select either graphics mode or text mode. These two bits must be programmed in a consistent manner to achieve the desired results.
	0 = Alphanumeric (text) mode.
	1 = Graphics mode.



AR11 - Overscan Color Register

I/O (and Memory Offset) Address: Read at 3C1h and Write at 3C0h; (index=11h)

Default: UUh (U=Undefined)

Bit	Description
7:0	Overscan. These 8 bits select the overscan (border) color index value. The actual border color will be determined by the contents of the palette at the selected index. The border color is displayed between the end of active and the beginning of blank or the end of blank and the beginning of active on CRT type devices driven from the DAC output port. For native VGA modes on digital display ports there is the option of including the border in the active region or not depending on a control bit in the port control register. For centered VGA modes, the VGA control register determines if the border is included in the centered region or not. For monochrome displays, this value should be set to 00h.



AR12 - Memory Plane Enable Register

I/O (and Memory Offset) Address: Read at 3C1h and Write at 3C0h; (index=12h)

Default: 00UU UUUUb (U=Undefined)

Bit	Description		
7:6	Reserved. Read as 0.		
5:4	Video Status Mux. These 2 bits are used to select 2 of the 8 possible palette bits (P7-P0) to be made available to be read via bits 5 and 4 of the Input Status Register 1 (ST01). The table below shows the possible choices.		
	Bit [5:4]	ST01 Bit 5	ST01 Bit 4
	00	P2 (default)	P0 (default)
	01	P5	P4
	10	P3	P1
	11	P7	P6
	These bits are typica compatibility.	lly unused by current softwar	e; they are provided for EGA
3:0	Enable Plane [3:0]. These 4 bits individually enable the use of each of the 4 memory planes in providing 1 of the 4 bits used in video output to select 1 of 16 possible colors from the palette to be displayed.		
	0 = Disable the use of the corresponding memory plane in video output to select colors, forcing the bit that the corresponding memory plane would have provided to a value of 0.		
	1 = Enable the uselect colors	. 9	nemory plane in video output to
	AR12 is referred to i	n the VGA standard as the Co	lor Plane Enable Register.



AR13 - Horizontal Pixel Panning Register

I/O (and Memory Offset) Address: Read at 3C1h and Write at 3C0h; (index=13h)

Default: 0Uh (U=Undefined)

Bit	Description				
7:4	Reserved.				
3:0	Horizontal Pixel Shift 3-0. This field holds a 4-bit value that selects the number of pixels by which the image is shifted horizontally to the left. This function is available in both text and graphics modes and allows for pixel panning.				
	In text modes with a 9-pixel wide character box, the image can be shifted up to 9 pixels to the left. In text modes with an 8-pixel wide character box, and in graphics modes other than those with 256 colors, the image can be shifted up to 8 pixels to the left. A pseudo 9-bit mode is when the 9-dot character is selected but overridden by the VGA control bit.				
	In standard VGA mode 13h (where bit 6 of the Mode Control Register, AR10, is set to 1 to support 256 colors), bit 0 of this register must remain set to 0, and the image may be shifted up to only 4 pixels to the left. In this mode, the number of pixels by which the image is shifted can be further controlled using bits 6 and 5 of the Preset Row Scan Register (CR08).				
	Number of Pixels Shifted				
	Bits [3:0] 9-dot Pseudo 9-dot 8-dot 256-Color				
	0	1	1	0	0
	1	2	2	1	Undefined
	2	3	3	2	1
	3	4	4	3	Undefined
	4	5	5	4	2
	5	6	6	5	Undefined
	6	7	7	6	3
	7	8	7	7	Undefined
	8	0	0	Undefined	Undefined



AR14 - Color Select Register

I/O (and Memory Offset) Address: Read at 3C1h and Write at 3C0h; (index=14h)

Default: 0Uh (U=Undefined)

Bit	Description
7:4	Reserved.
3:2	Palette Bits P[7:6]. These are the 2 upper-most of the 8 bits that are used to map either text attributes or pixel color input values (for modes that use 16 colors) to the 256 possible colors contained in the palette. These 2 bits are common to all 16 sets of bits P5 through P0 that are individually supplied by Palette Registers 0-F (AR[00:0F]).
1:0	Alternate Palette Bits P[5:4]. These 2 bits can be used as an alternate version of palette bits P5 and P4. Unlike the P5 and P4 bits that are individually supplied by Palette Registers 0-F (AR[00:0F]), these 2 alternate palette bits are common to all 16 of Palette Registers. Bit 7 of the Mode Control Register (AR10) is used to select between the use of either the P5 and P4 bits that are individually supplied by the 16 Palette Registers or these 2 alternate palette bits.



VGA Color Palette Registers

In devices that have multiple display pipes, there is one palette for each display pipe. These palettes are the same for VGA modes and non-VGA modes. Accesses through VGA register methods can optionally read or write from either one.

For each palette, the color data stored in these 256 color data positions can be accessed only through a complex sub-addressing scheme, using a data register and two index registers. The Palette Data Register at I/O address 3C9h (or memory address offset 3C1h) is the data port. The Palette Read Index Register at I/O address 3C7h (or memory address offset 3C7h) and the Palette Write Index Register at I/O address 3C8h (or memory address offset 3C8h) are the two index registers. The Palette Read Index Register is the index register that is used to choose the color data position that is to be read from via the data port, while the Palette Write Index Register is the index register that is used to choose the color data position that is to be written to through the same data port. This arrangement allows the same data port to be used for reading from and writing to two different color data positions. Reading and writing the color data at a color data position involves three successive reads or writes since the color data stored at each color data position consists of three bytes.

To read a palette color data position, the index of the desired color data position must first be written to the Palette Read Index Register. Then all three bytes of data in a given color data position may be read at the Palette Data Register. The first byte read from the Palette Data Register retrieves the 8-bit value specifying the intensity of the red color component. The second and third bytes read are the corresponding 8-bit values for the green and blue color components respectively. After completing the third read operation, the Palette Read Index Register is automatically incremented so that the data of the next color data position becomes accessible for being read. This allows the contents of all of the 256 color data positions of the palette to be read in sequence. This is done by specifying only the index of the 0th color data position in the Palette Read Index Register, and then simply performing 768 successive reads from the Palette Data Register.

Writing a color data position, entails a very similar procedure. The index of the desired color data position must first be written to the Palette Write Index Register. Then all three bytes of data to specify a given color may be written to the Palette Data Register. The first byte written to the Palette Data Register specifies the intensity of the red color component, the second byte specifies the intensity for the green color component, and the third byte specifies the same for the blue color component. One important detail is that all three of these bytes must be written before the hardware will actually update these three values in the given color data position. When all three bytes have been written, the Palette Write Index Register is automatically incremented so that the data of the next color data position becomes accessible for being written. This allows the contents of all of the 256 color data positions of the palette to be written in sequence. This is done by specifying only the index of the 0th color data position in the Palette Write Index Register, and then simply performing 768 successive writes to the Palette Data Register.



DACMASK - Pixel Data Mask Register

I/O (and Memory Offset) Address: 3C6h

Default: Undefined **Attributes:** Read/Write

Bit	Description		
7:0	Pixel Data Mask. In indexed-color mode, the 8 bits of this register are logically ANDed with the 8 bits of pixel data received from the frame buffer for each pixel. The result of this ANDing process becomes the actual index used to select color data positions within the palette. This has the effect of limiting the choice of color data positions that may be specified by the incoming 8-bit data.		
	0 = Corresponding bit in the resulting 8-bit index being forced to 0.		
	1 = Allows the corresponding bit in the resulting index to reflect the actual value of the corresponding bit in the incoming 8-bit pixel data.		

DACSTATE - DAC State Register

I/O (and Memory Offset) Address: 3C7h Default: 00h

Attributes: Read Only

Bit	Description		
7:2	Reserved. Read as 0.		
1:0	DACState. This field indicates which of the two index registers was most recently written.		
	Bits [1:0] Index Register Indicated		
	00 = Palette Write Index Register at I/O Address 3C7h (default)		
	01 = Reserved		
	10 = Reserved		
	11 = Palette Read Index Register at I/O Address 3C8h		



DACRX - Palette Read Index Register

I/O (and Memory Offset) Address: 3C7h

Default: 00h

Attributes: Write Only

Bit	Description
7:0	Palette Read Index. The 8-bit index value programmed into this register chooses which of 256 standard color data positions within the palette are to be made accessible for being read from via the Palette Data Register (DACDATA). The index value held in this register is automatically incremented when all three bytes of the color data position selected by the current index have been read. A write to this register will abort a uncompleted palette write sequence. This register allows access to the palette even when running non-VGA display modes.

DACWX - Palette Write Index Register

I/O (and Memory Offset) Address: 3C8h

Default: 00h

Attributes: Write Only

Bit	Description
7:0	Palette Write Index. The 8-bit index value programmed into this register chooses which of 256 standard color data positions within the palette are to be made accessible for being written via the Palette Data Register (DACDATA). The index value held in this register is automatically incremented when all three bytes of the color data position selected by the current index have been written. This register allows access to the palette even when running non-VGA display modes.



DACDATA - Palette Data Register

I/O (and Memory Offset) Address: 3C9h

Bit	Description
7:0	Palette Data. This byte-wide data port provides read or write access to the three bytes of data of each color data position selected using the Palette Read Index Register (DACRX) or the Palette Write Index Register (DACWX).
	The three bytes in each color data position are read or written in three successive read or write operations. The first byte read or written specifies the intensity of the red component of the color specified in the selected color data position. The second byte is for the green component, and the third byte is for the blue component. When writing data to a color data position, all three bytes must be written before the hardware will actually update the three bytes of the selected color data position.
	When reading or writing to a color data position, ensure that neither the Palette Read Index Register (DACRX) or the Palette Write Index Register (DACWX) are written to before all three bytes are read or written. A write to either of these two registers causes the circuitry that automatically cycles through providing access to the bytes for red, green and blue components to be reset such that the byte for the red component is the one that will be accessed by the next read or write operation via this register. This register allows access to the palette even when running non-VGA display modes. Writes to the palette can cause sparkle if not done during inactive video periods. This sparkle is caused by an attempt to write and read the same address on the same cycle. Anti-sparkle circuits will substitute the previous pixel value for the read output.




CRT Controller Register

For native VGA modes, the CRTC registers determine the display timing that is to be used. In centered VGA modes, these registers determine the size of the VGA image that is to be centered in the larger timing generator defined rectangle.

The CRT controller registers are accessed by writing the index of the desired register into the CRT Controller Index Register at I/O address 3B4h or 3D4h, depending on whether the graphics system is configured for MDA or CGA emulation. The desired register is then accessed through the data port for the CRT controller registers located at I/O address 3B5h or 3D5h, again depending upon the choice of MDA or CGA emulation as per MSR[0]. For memory mapped accesses, the Index register is at 3B4h (MDA mode) or 3D3h (CGA mode) and the data port is accessed at 3B5h (MDA mode) or 3D5h (CGA mode).

The following figure shows display fields and dimensions and the particular CRxx register that provides the control.



B6781-01

Group 0 Protection: In the original VGA, CR[0:7] could be made write-protected by CR11[7]. In BIOS code, this write protection is set following each mode change. Other protection groups have no current use, and would not be used going forward by the BIOS or by drivers. They are the result of an industry fad some years ago to attempt to write protect other groups of registers; however, all such schemes were chip specific. Only the write protection (Group 0 Protection) is supported.



CRX - CRT Controller Index Register

I/O (and Memory Offset) Address: 3B4h/3D4h

Default: 0Uh (U=Undefined)

Attributes: Read/Write

Bit	Description	
7	Reserved. Read as 0.	
6:0	CRT Controller Index. These 7 bits are used to select any one of the CRT controller registers to be accessed via the data port at I/O location 3B5h or 3D5h, depending upon whether the graphics system is configured for MDA or CGA emulation. The data port memory address offsets are 3B5h/3D5h.	

CR00 - Horizontal Total Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=00h)

Default: 00h

Bit	Description	
7:0	Horizontal Total. This register is used to specify the total length of each scan line. This encompasses both the part of the scan line that is within the active display area and the part that is outside of it. Programming this register to a zero has the effect of stopping the fetching of display data.	
	This field should be programmed with a value equal to the total number of character clocks within the entire length of a scan line, minus 5.	



CR01 - Horizontal Display Enable End Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=01h)

Default: Undefined

Attributes: Read/Write (Group 0 Protection)

Bit	Description	
7:0	Horizontal Display Enable End. This register is used to specify the end of the part of the scan line that is within the active display area relative to its beginning. In other words, this is the horizontal width of the active display area.	
	This field should be programmed with a value equal to the number of character clocks that occur within the horizontal active display area, minus 1. Horizontal display enable will go active at the beginning of each line during vertical active area, it will go inactive based on the programming of this register or the programming of the horizontal total (CR00) register. When this register value is programmed to a number that is larger than the total number of characters on a line, display enable will be active for all but the last character of the horizontal display line.	

CR02 - Horizontal Blanking Start Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=02h)

Default: Undefined

Bit	Description	
7:0	Horizontal Blanking Start. This register is used to specify the beginning of the horizontal blanking period relative to the beginning of the active display area of a scan line. Horizontal blanking should always be set to start no sooner than after the end of horizontal active.	
	This field should be programmed with a value equal to the number of character clocks that occur on a scan line from the beginning of the active display area to the beginning of the horizontal blanking.	



CR03 - Horizontal Blanking End Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=03h)

Default: 1UUU UUUUb (U=Undefined) **Attributes:** Read/Write (Group 0 Protection)

Bit	Description
7	Reserved. Values written to this bit are ignored, and to maintain consistency with the VGA standard, a value of 1 is returned when this bit is read. At one time, this bit was used to enable access to certain light pen registers. At that time, setting this bit to 0 provided this access, but setting this bit to 1 was necessary for normal operation.
6:5	Display Enable Skew Control. Defines the degree to which the start and end of the active display area are delayed along the length of a scan line to compensate for internal pipeline delays. These 2 bits describe the delay in terms of a number character clocks.
	Bit [6:5] Amount of Delay
	00 = no delay
	01 = delayed by 1 character clock
	10 = delayed by 2 character clocks
	11 = delayed by 3 character clocks
4:0	Horizontal Blanking End Bits [4:0]. This field provides the 5 least significant bits of a 6-bit value that specifies the end of the blanking period relative to its beginning on a single scan line. Bit 7 of the Horizontal Sync End Register (CR05) supplies the most significant bit.
	This 6-bit value should be programmed to be equal to the least significant 6 bits of the result of adding the length of the blanking period in terms of character clocks to the value specified in the Horizontal Blanking Start Register (CR02). End of blanking should occur before horizontal total.



CR04 - Horizontal Sync Start Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=04h)

Default: Undefined

Bit	Description	
7:0	Horizontal Sync Start This register is used to specify the position of the beginning of the horizontal sync pulse relative to the start of the active display area on a scan line.	
	This field should be set equal to the number of character clocks that occur from beginning of the active display area to the beginning of the horizontal sync pulse on a single scan line. Horizontal sync should always occur at least 2 clocks after the start of horizontal blank and 2 clocks before the end of horizontal blank. The actual start of sync will also be affected by both the horizontal sync skew register field and whether it is a text or graphics mode.	



CR05 - Horizontal Sync End Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=05h)

Default: 00h

Bit		Description		
7	Horizontal Blanking End Bit 5. This bit provides the most significant bit of a 6-bit value that specifies the end of the horizontal blanking period relative to its beginning. Bits [4:0] of Horizontal Blanking End Register (CR03) supplies the 5 least significant bits. See CR03[4:0] for further details.			
	This 6-bit value should be set to the least significant 6 bits of the result of adding the length of the blanking period in terms of character clocks to the value specified in the Horizontal Blanking Start Register (CR02).			
6:5	Horizontal Sync Delay. This field defines the degree to which the start and end of the horizontal sync pulse are delayed to compensate for internal pipeline delays. This capability is supplied to implement VGA compatibility. These field describes the delay in terms of a number character clocks.			
	Bit [6:5]	Amount of Delay		
	00	no delay		
	01	delayed by 1 character clock		
	10	delayed by 2 character clocks		
	11	delayed by 3 character clocks		
4:0	Horizontal Sync End. This field provides the 5 least significant bits of a 5-bit value that specifies the end of the horizontal sync pulse relative to its beginning. A value equal to the 5 least significant bits of the horizontal character counter value at which time the horizontal retrace signal becomes inactive (logical 0). Thus, this 5-bit value specifies the width of the horizontal sync pulse. To obtain a retrace signal of W, the following algorithm is used: Value of Horizontal Sync start Register (CR04) + width of horizontal retrace signal in character clock units = 5 bit result to be programmed in this field			



CR06 - Vertical Total Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=06h)

Default: 00h

Bit	Description
7:0	Vertical Total Bits [7:0]. This field provides the 8 least significant bits of either a 10-bit or 12-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area.
	In standard VGA modes, the vertical total is specified with a 10-bit value. The 8 least significant bits of this value are supplied by these 8 bits of this register, and the 2 most significant bits are supplied by bits 5 and 0 of the Overflow Register (CR07).



CR07 - Overflow Register (Vertical)

I/O (and Memory Offset) Address: 3B5h/3D5h (index=07h)

Default: UU0U UUU0b (U=Undefined)

Attributes: Read/Write (Group 0 Protection on bits [7:5, 3:0])

Bit	Description	
7	Vertical Sync Start Bit 9. The vertical sync start is a 10-bit that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Sync Start Register (CR10), and the most and second-most significant bits are supplied by this bit and bit 2, respectively, of this register. This 10-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the start of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.	
6	Vertical Display Enable End Bit 9. The vertical display enable end is a 10-bit that specifies the number of the last scan line within the active display area. In standard VGA modes, the vertical display enable end is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Display Enable End Register (CR12), and the most and second-most significant bits are supplied by this bit and bit 1, respectively, of this register. This 10-bit value should be programmed to be equal to the number of the last scan line within in the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, minus 1.	
5	Vertical Total Bit 9. The vertical total is a 10-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Total Register (CR06), and the most and second-most significant bits are supplied by this bit and bit 0, respectively, of this register. This 10-bit value should be programmed equal to the total number of scan lines, minus 2.	
4	Line Compare Bit 8. This bit provides the second most significant bit of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 6 of the Maximum Scan Line Register (CR09) supplies the most significant bit, and bits 7-0 of the Line Compare Register (CR18) supply the 8 least significant bits. Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part. When used in cooperation with the Start Address High Register (CR0C) and the	



Bit	Description
	Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display what data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display what data exists in the frame buffer starting at the first byte of the frame buffer.
3	Vertical Blanking Start Bit 8. The vertical blanking start is a 10-bit that specifies the beginning of the vertical blanking period relative to the beginning of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Blanking Start Register (CR15), and the most and second-most significant bits are supplied by bit 5 of the Maximum Scan Line Register (CR09) and this bit of this register, respectively.
	This 10-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the beginning of the blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical blanking period begins.
2	Vertical Sync Start Bit 8. The vertical sync start is a 10-bit value that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Sync Start Register (CR10), and the most and second-most significant bits are supplied by bit 7 and this bit, respectively, of this register.
	This 10-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the start of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.
1	Vertical Display Enable End Bit 8. The vertical display enable end is a 10-bit value that specifies the number of the last scan line within the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Display Enable End Register (CR12), and the two most significant bits are supplied by bit 6 and this bit, respectively, of this register.
	This 10-bit or value should be programmed to be equal to the number of the last scan line within in the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, minus 1.
0	Vertical Total Bit 8. The vertical total is a 10-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Total Register (CR06), and the most and second-most significant bits are supplied by bit 5 and this bit, respectively, of this register.
	This 10-bit value should be programmed to be equal to the total number of scan lines, minus 2.



CR08 - Preset Row Scan Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=08h)

Default: 0UUU UUUUb (U=Undefined)

Bit		Description	
7	Reserved. Read as 0s.		
Byte Panning. This field holds a 2-bit value that selects number of 3) by which the image is shifted horizontally to the left on the screen function is available in both text and graphics modes.			ne left on the screen. This
	In text modes with a 9-pixel wide character box, the image can be shifted u 27 pixels to the left, in increments of 9 pixels. In text modes with an 8-pixel character box, and in all standard VGA graphics modes, the image can be shifted up to 24 pixels to the left, in increments of 8 pixels. When the Nine of disable bit of the VGA control register is set, the pixel shift will be equivalent the 8-dot mode.		
	_	ifted still further, in increment of the Horizontal Pixel Pannin	nts of individual pixels, throughing Register (AR13).
		Number of Pixels Sh	ifted
	Bit [6:5]	9-Pixel Text	8-Pixel Text & Graphics
	00	0	0
	01	9	8
	10	18	16
	11	27	24
4:0	within the character on the display will be pixels of a character line of pixels being n other than the top-mocharacter box above as part of the top-movalue specified by the pixels within these check, ensuring that the	boxes of the characters used used as the top-most scan box are numbered from top umber 0. If a horizontal line nost line is specified, then the specified line of the chapst row of text characters on	to bottom, with the top-most of the these character boxes e horizontal lines of the racter box will not be displayed the display. Normally, the at all of the horizontal lines of yed in the top-most row of



CR09 - Maximum Scan Line Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=09h)

Default: 00h

Bit	Description		
7	Double Scanning Enable.		
	0 = Disable. When disabled, the clock to the row scan counter is equal to the horizontal scan rate. This is the normal setting for many of the standard VGA modes.		
	1 = Enable. When enabled, the clock to the row scan counter is divided by 2. This is normally used to allow CGA-compatible modes that have only 200 scan lines of active video data to be displayed as 400 scan lines (each scan line is displayed twice).		
6	Line Compare Bit 9. This bit provides the most significant bit of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 4 of the Overflow Register (CR07) supplies the second most significant bit, and bits 7-0 of the Line Compare Register (CR18) supply the 8 least significant bits.		
	Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part.		
	When used in cooperation with the Start Address High Register (CR0C) and the Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display whatever data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display whatever data exists in the frame buffer starting at the first byte of the frame buffer.		
5	Vertical Blanking Start Bit 9. The vertical blanking start is a 10-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area. The 8 least significant bits of this value are supplied by bits [7:0] of the Vertical Blanking Start Register (CR15), and the most and second-most significant bits are supplied by this bit and bit 3 of the Overflow Register (CR07), respectively.		
	This 10-bit value should be programmed to be equal to the number of scan line from the beginning of the active display area to the beginning of the blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical blanking period begins.		
4:0	Starting Row Scan Count. This field provides all 5 bits of a 5-bit value that specifies the number of scan lines in a horizontal row of text. This value should be programmed to be equal to the number of scan lines in a horizontal row of text, minus 1.		



CR0A - Text Cursor Start Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=0Ah)

Default: 00UU UUUUb (U=Undefined)

Bit	Description		
7:6	Reserved. Read as 0.		
5	Text Cursor Off. This text cursor exists only in text modes, so this register is entirely ignored in graphics modes.		
	0 = Enables the text cursor.		
	1 = Disables the text cursor.		
4:0	Text Cursor Start. This field specifies which horizontal line of pixels in a character box is to be used to display the first horizontal line of the cursor in text mode. The horizontal lines of pixels in a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the first horizontal line of pixels on which the cursor is to be shown.		



CR0B - Text Cursor End Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=0Bh)

Default: 0UUU UUUUb (U=Undefined)

Attributes: Read/Write

Bit	Description			
7	Reserved. Read as 0.			
6:5	Text Cursor Skew. This field specifies the degree to which the start and end of each horizontal line of pixels making up the cursor is delayed to compensate for internal pipeline delays. These 2 bits describe the delay in terms of a number character clocks.			
	Bit [6:5] Amount of Delay			
	00 = No delay			
	01 = Delayed by 1 character clock			
	10 = Delayed by 2 character clocks			
	11 = Delayed by 3 character clocks			
4:0	Text Cursor End. This field specifies which horizontal line of pixels in a character box is to be used to display the last horizontal line of the cursor in text mode. The horizontal lines of pixels in a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the last horizontal line of pixels on which the cursor is to be shown.			

CROC - Start Address High Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=0Ch)

Bit	Description		
7:0	Start Address Bits [15:8]. This register provides either bits 15 through 8 of a 16-bit value that specifies the memory address offset from the beginning of the frame buffer at which the data to be shown in the active display area begins. (default is 0)		
	In standard VGA modes, the start address is specified with a 16-bit value. The eight bits of this register provide the eight most significant bits of this value, while the eight bits of the Start Address Low Register (CR0D) provide the eight least significant bits.		



CR0D - Start Address Low Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=0Dh)

Default: Undefined **Attributes:** Read/Write

Bit	Description		
7:0	Start Address Bits [7:0] This register provides either bits 7 through 0 of a 16 bit value that specifies the memory address offset from the beginning of the frame buffer at which the data to be shown in the active display area begins. (default is 0)		
	In standard VGA modes the start address is specified with a 16-bit value. The eight bits of the Start Address High Register (CR0C) provide the eight most significant bits of this value, while the eight bits of this register provide the eight least significant bits.		

CR0E - Text Cursor Location High Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=0Eh)

Default: Undefined **Attributes:** Read/Write

Bit	Description
7:0	Text Cursor Location Bits [15:8]. This field provides the 8 most significant bits of a 16-
	bit value that specifies the address offset from the beginning of the frame buffer at
	which the text cursor is located. Bit 7:0 of the Text Cursor Location Low Register (CR0F)
	provide the 8 least significant bits.

CR0F - Text Cursor Location Low Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=0Fh)

В	it	Description
7:	:0	Text Cursor Location Bits [7:0]. This field provides the 8 least significant bits of a 16-
		bit value that specifies the address offset from the beginning of the frame buffer at
		which the text cursor is located. Bits 7:0 of the Text Cursor Location High Register
		(CR0E) provide the 8 most significant bits.



CR10 - Vertical Sync Start Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=10h)

Bit	Description		
7:0	Vertical Sync Start Bits [7:0]. This register provides the 8 least significant bits of a 10-bit that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area of a screen. In standard VGA modes, this value is described in 10 bits with bits [7,2] of the Overflow Register (CR07) supplying the 2 most significant bits.		
	This 10-bit value should equal the vertical sync start in terms of the number of scan lines from the beginning of the active display area to the beginning of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.		



CR11 - Vertical Sync End Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=11h)

Default: 0U00 UUUUb (U=Undefined)

Bit	Description		
7	Protect Registers [0:7]. The ability to write to Bit 4 of the Overflow Register (CR07) is not affected by this bit (i.e., bit 4 of the Overflow Register is always writeable).		
	0 = Enable writes to registers CR[00:07]. (default)		
	1 = Disable writes to registers CR[00:07].		
6	Reserved. In the VGA standard, this bit was used to switch between 3 and 5 frame buffer refresh cycles during the time required to draw each horizontal line.		
5	Vertical Interrupt Enable. This bit is reserved for compatibility only. While this bit may be written or read, it's value will have no effect. VGA does not provide an interrupt signal which would be connected to an input of the system's interrupt controller. Bit 7 of Input Status Register 0 (ST00) originally indicated the status of the vertical retrace interrupt.		
	0 = Enable the generation of an interrupt at the beginning of each vertical retrace period.		
	1 = Disable the generation of an interrupt at the beginning of each vertical retrace period.		
4	Vertical Interrupt Clear. This is reserved for compatibility only. VGA does not provide an interrupt signal which would be connected to an input of the system's interrupt controller.		
	0 = Setting this bit to 0 clears a pending vertical retrace interrupt. This bit must be set back to 1 to enable the generation of another vertical retrace interrupt.		
3:0	Vertical Sync End. This 4-bit field provides a 4-bit value that specifies the end of the vertical sync pulse relative to its beginning. This 4-bit value should be set to the least significant 4 bits of the result of adding the length of the vertical sync pulse in terms of the number of scan lines that occur within the length of the vertical sync pulse (see the description of the Vertical Sync Start Register for more details).		



CR12 - Vertical Display Enable End Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=12h)

Default: Undefined **Attributes:** Read/Write

Bit	Description		
7:0	Vertical Display Enable End Bits [7:0]. This register provides the 8 least significant bits of a 10-bit value that specifies the number of the last scan line within the active display area. In standard VGA modes, this value is described in 10 bits with bits [6,1] of the Overflow Register (CR07) supplying the two most significant bits. This 10-bit value should be programmed to be equal to the number of the last scan line within in the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area,minus 1.		

CR13 - Offset Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=13h)

Bit	Description
7:0	Offset Bits [7:0]. This register provides either all 8 bits of an 8-bit value that specifies the number of words or DWords of frame buffer memory occupied by each horizontal row of characters. Whether this value is interpreted as the number of words or DWords is determined by the settings of the bits in the Clocking Mode Register (SR01).
	In standard VGA modes, the offset is described with an 8-bit value, all the bits of which are provided by this register. This 8-bit value should be programmed to be equal to either the number of words or DWords (depending on the setting of the bits in the Clocking Mode Register, SR01) of frame buffer memory that is occupied by each horizontal row of characters.



CR14 - Underline Location Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=14h)

Default: 0UUU UUUUb (U=Undefined)

Attributes: Read/Write

Bit	Description	
7	Reserved. Read as 0.	
6	DWord Mode.	

0 = Frame buffer addresses are interpreted by the frame buffer address decoder as being either byte addresses or word addresses, depending on the setting of bit 6 of the CRT Mode Control Register (CR17).

1 = Frame buffer addresses are interpreted by the frame buffer address decoder as being DWord addresses, regardless of the setting of bit 6 of the CRT Mode Control Register (CR17).

This bit is used in conjunction with bits 6 and 5 of the CRT Mode Control Register (CR17) to select how frame buffer addresses from the CPU are interpreted by the frame buffer address decoder as shown below:

CR14[6]	CR17[6]	Addressing Mode
0	0	Word Mode
0	1	Byte Mode
1	0	DWord Mode
1	1	DWord Mode

Count By 4.

0 = The memory address counter is incremented either every character clock or every other character clock, depending upon the setting of bit 3 of the CRT Mode Control Register.

1 = The memory address counter is incremented either every 4 character clocks or every 2 character clocks, depending upon the setting of bit 3 of the CRT Mode Control Register. . This is used in mode x13 to allow for using all four planes.

This bit is used in conjunction with bit 3 of the CRT Mode Control Register (CR17) to select the number of character clocks are required to cause the memory address counter to be incremented as shown, below:

CR14[5]	CR17[3]	Addressing Incrementing Interval
0	0	every character clock
0	1	every 2 character clocks
1	0	every 4 character clocks
1	1	every 2 character clocks

Underline Location. This field specifies which horizontal line of pixels in a character box is to be used to display a character underline in text mode. The horizontal lines of pixels in a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the horizontal line on which the character underline mark is to be shown.



CR15 - Vertical Blanking Start Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=15h)

Default: Undefined **Attributes:** Read/Write

Bit	Description
7:0	Vertical Blanking Start Bits [7:0]. This register provides the 8 least significant bits of a 10-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area of the screen. In standard VGA modes, the vertical blanking start is specified with a 10-bit value. The most and second-most significant bits of this value are supplied by bit 5 of the Maximum Scan Line Register (CR09) and bit 3 of the Overflow Register (CR07), respectively. This 10-bit value should be programmed to be equal the number of scan lines from the beginning of the active display area to the beginning of the vertical blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which vertical blanking begins.

CR16 - Vertical Blanking End Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=16h)

Default: Undefined **Attributes:** Read/Write

This register provides a 8-bit value that specifies the end of the vertical blanking period relative to its beginning.

Bit	Description
7:0	Vertical Blanking End Bits [7:0]. This 8-bit value should be set equal to the least
	significant 8 bits of the result of adding the length of the vertical blanking period
	in terms of the number of scan lines that occur within the length of the vertical
	blanking period to the value that specifies the beginning of the vertical blanking
	period (see the description of the Vertical Blanking Start Register for details).



CR17 - CRT Mode Control

I/O (and Memory Offset) Address: 3B5h/3D5h (index=17h)

Default: 0UU0 UUUUb (U=Undefined)

Bit			Description		
7	CRT Controller Reset. This bit has no effect except in native VGA modes (non-centered).				
	0 = Forces horizontal and vertical sync signals to be inactive. No other registers or outputs are affected.				
	1 = Perm	its norm	al operation.		
6	Word Mo	ode or B	Byte Mode.		
	frame but	ffer addı	address counter's output bits are shifted by 1 bit position before being passed on to the ress decoder such that they are made into word-aligned addresses when bit 6 of the on Register (CR17) is set to 0.		
		lecoder	address counter's output bits remain unshifted before being passed on to the frame buffer such that they remain byte-aligned addresses when bit 6 of the Underline Location Register		
	This bit is used in conjunction with bits 6 and 5 of the CRT Mode Control Register (CR17) to control how frame buffer addresses from the memory address counter are interpreted by the frame buffer address decoder as shown below:				
	CR14[6] CR17[6] Address Mode				
	0 0 Word Mode - Addresses from the memory address counter are shifted once to become word-aligned				
	0	1	Byte Mode - Addresses from the memory address counter are not shifted		
	1	0	DWord Mode - Addresses from the memory address counter are shifted twice to become DWord-aligned		
	1	1	DWord Mode - Addresses from the memory address counter are shifted twice to become DWord-aligned		
5		•	this bit is only effective when word mode is made active by setting bit 6 in both the on Register and this register to 0.		
	0 = Wrap frame buffer address at 16 KB. This is used in CGA-compatible modes.				
	1 = No wrapping of frame buffer addresses.				
4	Reserved	I. Read a	as 0.		



Bit	Description			
3	Count By 2. This bit is used in conjunction with bit 5 of the Underline Location Register (CR14) to select the number of character clocks are required to cause the memory address counter to be incremented.			
		•	er is incremented either every character clock or every 4 character clocks, bit 5 of the Underline Location Register.	
	1 = The mem	ory address counte	er is incremented either every other clock.	
	CR14[5]	CR17[3]	Address Incrementing interval	
	0	0	every character clock	
	0	1	every 2 character clocks	
	1	0	every 4 character clocks	
	1	1	every 2 character clocks	
	the vertical timing counter to be clocked by the horizontal retrace clock divided by 2 (usually, it would be undivided). 0 = The vertical timing counter is clocked by the horizontal retrace clock. 1 = The vertical timing counter is clocked by the horizontal retrace clock divided by 2.			
1	Select Row Scan Counter.			
	0 = A substitution takes place, where bit 14 of the 16-bit memory address generated of the memory address counter (after the stage at which these 16 bits may have already been shifted to accommodate word or DWord addressing) is replaced with bit 1 of the row scan counter at a stage just before this address is presented to the frame buffer address decoder.			
0	1 = No substitution takes place. See following tables.			
0	Compatibility Mode Support.			
	0 = A substitution takes place, where bit 13 of the 16-bit memory address generated of the memory address counter (after the stage at which these 16 bits may have already been shifted to accommodate word or DWord addressing) is replaced with bit 0 of the row scan counter at a stage just before this address is presented to the frame buffer address decoder.			
	1 = No substitution takes place. See following tables.			

The following tables show the possible ways in which the address bits from the memory address counter can be shifted and/or reorganized before being presented to the frame buffer address decoder. First, the address bits generated by the memory address counter are reorganized, if need be, to accommodate byte, word or DWord modes. The resulting reorganized outputs (MAOut15-MAOut0) from the memory address counter may also be further manipulated with the substitution of bits from the row scan counter (RSOut1 and RSOut0) before finally being presented to the input bits of the frame buffer address decoder (FBIn15-FBIn0).



Memory Address Counter Address Bits [15:0]

	Byte Mode CR14 bit 6=0 CR17 bit 6=1 CR17 bit 5=X	Word Mode CR14 bit 6=0 CR17 bit 6=0 CR17 bit 5=1	Word Mode CR14 bit 6=0 CR17 bit 6=0 CR17 bit 5=0	DWord Mode CR14 bit 6=1 CR17 bit 6=X CR17 bit 5=X
MAOut0	0	15	13	12
MAOut1	1	0	0	13
MAOut2	2	1	1	0
MAOut3	3	2	2	1
MAOut4	4	3	3	2
MAOut5	5	4	4	3
MAOut6	6	5	5	4
MAOut7	7	6	6	5
MAOut8	8	7	7	6
MAOut9	9	8	8	7
MAOut10	10	9	9	8
MAOut11	11	10	10	9
MAOut12	12	11	11	10
MAOut13	13	12	12	11
MAOut14	14	13	13	12
MAOut15	15	14	14	13

X = Don't Care



Frame Buffer Address Decoder

	CR17 bit 1=1	CR17 bit 1=1	CR17 bit 1=0	CR17 bit 1=0
	CR17 bit	CR17 bit	CR17 bit	CR17 bit
	0=1	0=0	0=1	0=0
FBIn0	MAOut0	MAOut0	MAOut0	MAOut0
FBIn1	MAOut1	MAOut1	MAOut1	MAOut1
FBIn2	MAOut2	MAOut2	MAOut2	MAOut2
FBIn3	MAOut3	MAOut3	MAOut3	MAOut3
FBIn4	MAOut4	MAOut4	MAOut4	MAOut4
FBIn5	MAOut5	MAOut5	MAOut5	MAOut5
FBIn6	MAOut6	MAOut6	MAOut6	MAOut6
FBIn7	MAOut7	MAOut7	MAOut7	MAOut7
FBIn8	MAOut8	MAOut8	MAOut8	MAOut8
FBIn9	MAOut9	MAOut9	MAOut9	MAOut9
FBIn10	MAOut10	MAOut10	MAOut10	MAOut10
FBIn11	MAOut11	MAOut11	MAOut11	MAOut11
FBIn12	MAOut12	MAOut12	MAOut12	MAOut12
FBIn13	MAOut13	MAOut13	RSOut0	RSOut0
FBIn14	MAOut14	RSOut1	MAOut14	RSOut1
FBIn15	MAOut15	MAOut15	MAOut15	MAOut15



CR18 - Line Compare Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=18h)

Bit	Description
7:0	Line Compare Bits [7:0]. This register provides the 8 least significant bits of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 6 of the Maximum Scan Line Register (CR09) supplies the most significant bit, and bit 4 of the Overflow Register (CR07) supplies the second most significant bit.
	Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part. (This register is only used in split screening modes, and this is not a problem because split screening is not actually used for extended modes. As a result, there is no benefit to extending the existing overflow bits for higher resolutions.)
	When used in cooperation with the Start Address High Register (CR0C) and the Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display whatever data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display whatever data exists in the frame buffer starting at the first byte of the frame buffer.



CR22 - Memory Read Latch Data Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=22h)

Default: 00h

Attributes: Read Only

Bit	Description
7:0	Memory Read Latch Data. This field provides the value currently stored in 1 of
	the four memory read latches. Bits 1 and 0 of the Read Map Select Register
	(GR04) select which of the four memory read latches may be read via this register.

CR24 - Toggle State of Attribute Controller Register

I/O (and Memory Offset) Address: 3B5h/3D5h (index=24h)

Default: 00h

Attributes: Read Only


Bit	Description
7	Toggle Status. Indicates where the last write to attribute register was to:
	0 = index port
	1 = data port
6:0	Reserved. Read as 0.



Display Audio Codec Verbs

Content for this topic is currently under development.

Block Diagram






Codec Node Hierarchy

The diagram below shows the hierarchy of the internal codec. The codec is presented as a single codec with multiple endpoints. By operating as a single codec, only one driver needs to be loaded on the system.

Inside the codec are three "converter widgets" and three "pin widgets", responsible for taking data from HD Audio DMA engines and placing into an HDMI/DP stream. Each pin widget has a 1-1 connection to a converter widget (as indicated by the dotted lines in the diagram).





Programming

Programming of the codec is performed by "verbs" as described in the HD Audio specification. These verbs travel over the internal HD Audio link at a rate of 1 verb per frame. A verb can either come from the CORB, with responses using the RIRB, or using an immediate command and response mechanism (ICR). Device 2 contains its own copy of an ICR mechanism as a back-door into the audio codec.

Verb Support

Verl	b ID		Node ID							
Set	Get	Verb Name/Description	01h	02h	03h	04h	05h	06h	07h	08h
2h	Ah	Stream Descriptor Format		Υ	Υ	Υ				
3h	Bh	Set Amplifier Mute					Υ	Υ	Υ	
-	F00h	Get Parameters	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ
701h	F01h	Connection Select Control					Υ	Υ	Υ	
-	F02h	Connection List Entry					Υ	Υ	Υ	
705h	F05h	Power State		Υ	Υ	Υ	Υ	Υ	Υ	
706h	F06h	Channel and Stream ID		Υ	Υ	Υ				
707h	F07h	Pin Widget Control					Υ	Υ	Υ	
708h	F08h	Unsolicited Response Enable					Υ	Υ	Υ	
-	F09h	Pin Sense	Υ		Υ	Υ				
-	F0Dh	Digital Converter	YYY							
70Dh	-	Digital Converter 1	YYY		Υ					
70Eh	-	Digital Converter 2	YY		Υ					
-	F1Ch	Configuration Default					Υ	Υ	Υ	
71Ch	-	Configuration Default Byte 0				Υ	Υ	Υ		
71Dh	-	Configuration Default Byte 1	YY		Υ	Υ				
71Eh	-	Configuration Default Byte 2	2 Y Y		Υ					
71Fh	-	Configuration Default Byte 3					Υ	Υ	Υ	
-	F20h	Subsystem ID	Υ							
-	F21h	Subsystem ID	Υ							
-	F22h	Subsystem ID	Υ							
-	F23h	Subsystem ID	Υ							
720h	-	Subsystem ID[7: 0]	Υ							
721h	-	Subsystem ID[15: 8]	Υ							
722h	-	Subsystem ID[23:16]	Υ							
723h	-	Subsystem ID[31:24]	Υ							
72Dh	F2Dh	Converter Channel Count		Υ	Υ	Υ				
-	F2Eh	HDMI/DP Info Size					Υ	Υ	Υ	



Verl	b ID		Node ID							
Set	Get	Verb Name/Description		02h	03h	04h	05h	06h	07h	08h
730h	F30h	HDMI Info Index					Υ	Υ	Υ	
731h	F31h	HDMI Info Data					Υ	Υ	Υ	
732h	F32h	HDMI Info Transmit Control					Υ	Υ	Υ	
734h	F34h	Converter Channel Map					Υ	Υ	Υ	
735h	F35h	Device Select					Υ	Υ	Υ	
-	F36h	Display Device List Entry					Υ	Υ	Υ	
73Ch	73Ch	DisplayPort Stream ID					Υ	Υ	Υ	
73Eh	ı	Digital Converter 3		Υ	Υ	Υ				
73Fh	ı	Digital Converter 4		Υ	Υ	Υ				
-	F80h	HDMI / DP Status								Υ
781h	F81h	HDMI Vendor Verb								Υ
		delete?								Υ
-	F83h	Captured Wall Clock Value								Υ
-	F84h	Captured GTC Value								Υ
-	F85h	Get GTC Offset Value								Υ
785h	ı	Set GTC Offset Value[7:0]								Υ
786h	1	Set GTC Offset Value[15: 8]								Υ
787h	ı	Set GTC Offset Value[23:16]								Υ
788h	1	Set GTC Offset Value[31:24]								Υ
789h	F89h	Converter Channel Count								Υ



Parameter Support

	Parameter Name				N	ode I	D			
Param ID		00h	01h	02h	03h	04h	05h	06h	07h	08h
00h	Vendor ID	Υ								
02h	Revision ID	Υ								
04h	Subordinate Node Count	Υ	Υ							
05h	Function Group Type		Υ							
08h	Audio Function Group Capabilities									
09h	Audio Widget Capabilities			Υ	Υ	Υ	Υ	Υ	Υ	Υ
0Ah	Sample Size, Rate CAPs			Υ	Υ	Υ				
0Bh	Stream Formats			Υ	Υ	Υ				
0Ch	Pin Capabilities						Υ	Υ	Υ	
0Dh	Input Amp Capabilities									
0Eh	Connection List Length						Υ	Υ	Υ	
0Fh	Supported Power States		Υ							
10h	Processing Capabilities									
11h	GPIO Count									
12h	Output Amp Capabilities						Υ	Υ	Υ	
13h	Volume Knob Capabilities									
15h	Device List Length						Υ	Υ	Υ	



Node ID 00h: Root Node Verbs

The root node only contains a single verb - the "Get Parameters" verb at F00h.

F00h - Get Parameters

Parameter	Symbol	Register Name
00h	PARAM_VID	Vendor ID
02h	PARAM_RID	Revision ID
04h	PARAM_SNC	Subordinate Node Count

Parameter 00h: VID - Vendor ID

Bit	Reset	Description
31:16	8086h	Vendor ID (VID): Indicates the 16-bit Vendor ID values used to identify the codec to the PnP
		subsystem.
15:00		Device ID (DID): Indicates the 16-bit Device ID values used to identify the codec to the PnP subsystem.

Parameter 02h: RID - Revision ID

Bit	Reset	Description
31:24	0	Reserved
23:20	1h	Major Revision (MJR): Indicates the major revision number (left of the decimal) of the High Definition Audio Specification to which the codec is fully compliant.
19:16	0h	Minor Revision (MNR): Indicates the minor revision number (right of the decimal) or "dot number" of the High Definition Audio Specification to which the codec is fully compliant.
15:08	00h	Revision ID (RID): Indicates the vendor's revision number for this given Device ID.
07:00	00h	Stepping ID (SID): Indicates optional vendor stepping number within the revision.

Parameter 04h: PARAM_SNC - Subordinate Node Count

Bit	Reset	Description
31:24	0	Reserved
23:16	0h	Starting Node Number (SNN): Indicates the first sub-node's ID is 01h.
15:08	00h	Reserved
07:00	01h	Total Number of Nodes (TNN): Indicates one sub-node



Node ID 01h: Audio Function Group Verbs

Set Verb	Get Verb	Symbol	Name
-	F00h	GET PARAM	Get Parameters
705h	F05h	SET_PS / GET_PS	Set Power State
-	F20h	GET_SSID	Get Subsystem ID
720h	720h	SET_SSID0	Set Subsystem ID
721h	721h	SET_SSID1	Set Subsystem ID
722h	722h	SET_SSID2	Set Subsystem ID
723h	723h	SET_SSID3	Set Subsystem ID

F00h: Get Parameters

Parameter	Symbol	Register Name
04h	PARAM_SNC	Subordinate Node Count
05h	PARAM_FGT	Function Group Type
08h	PARAM FGC	Function Group Capabilities
0Fh	PARAM SPS	Supported Power States

Parameter 04h: PARAM_SNC - Subordinate Node Count

Bit	Reset	Description
31:24	0	Reserved
23:16	02h	Start Node Number (SNN): Indicates the start node number of widget or functional nodes in the Functional Group.
15:08	0	Reserved
07:00	07h	Total Number of Nodes (TNN): Indicates 7 widgets in the Functional Group. (HDMI/DP converters (3) + HDMI/DP pins (3) + Vendor Defined Widget (1))

Parameter 05h: PARAM_FGT - Function Group Type

Bit	Reset	Description
31:09	0	Reserved
80	0	Unsolicited Capable (UC): Not capable of generating an unsolicited response.
07:00	01h	Node Type (NT): Indicates Audio Function Group.

Parameter 08h: PARAM_FGC - Function Group Capability

Bit	Reset	Description
31:04	0	Reserved
03:00	00h	Output Delay (OD)Output Delay.



Parameter 0Fh: PARAM_SPS - Supported Power States

Bit	Reset	Description	
31	1	extended Power State Supported (EPSS): Indicates support for low power states	
30	1	Clock Stop (CS): Indicates support for D3 when clock is stopped.	
29:04	0	Reserved	
03	1	D3 Supported (D3S): Indicates support for D3.	
02	0	D2 Supported (D2S): Indicates no support for D2.	
01	0	D1 Supported (D1S): Indicates no support for D1.	
00	1	D0 Supported (D0S): Indicates support for D0.	

705h: SET_PS - Set Power State

Bits	Description
07:02	Reserved
01:00	Requested Power State (RPS): Only D0 (00) and D3 (11) may be requested

F05h: GET_PS - Get Power State

Bits	Reset	Description
31:11	0	Reserved
10	0	Settings Reset (SR): Haswell does not change the default values.
09	1	Clock Stop OK (CSOK): Clock stopping in D3 is OK
80	0	Error (ERR): No error will ever be reported.
07:06	0	Reserved
05:04	11	Actual Power State (APS): Indicates the current power state of the node.
03:02	0	Reserved
01:00	11	Requested Power State (CPS): Reflects value written with SET_PS verb.

F20h: GET SSID - Get Subsystem ID0

Bits	Reset	Description
31:00	80860101h	Subsystem ID (SSID): Reports the sub-system ID set via SET_SSIDx verbs.

720h: SET SSID0 - Set Subsystem ID0

Bits	•
07:00	Subsystem ID Bits [7:0]



721h: SET SSID1 - Set Subsystem ID1

Bits	Description
07:00	Subsystem ID Bits [15:8]

722h: SET SSID2 - Set Subsystem ID2

Bits	Description
07:00	Subsystem ID Bits [23:16]

723h: SET SSID3 - Set Subsystem ID3

Bits	Description
07:00	Subsystem ID Bits [31:24]



Node ID 02h, 03h, 04h: Audio Output Convertor Widget Verbs

Verb	Symbol	Verb Name
2h	SET_SDF	Set Stream Descriptor Format
Ah	GET_SDF	Get Stream Descriptor Format
F00h	GET_PARAM	Get Parameters
705h	SET_PS	Set Power State
F05h	GET_PS	Get Power State
706h	SET_CSID	Set Channel and Stream ID
F06h	GET_CSID	Get Channel and Stream ID
F0Dh	SET_DC1	Get Digital Converter
70Dh	SET_DC1	Set Digital Converter 1
70Eh	SET_DC2	Set Digital Converter 2
73Eh	SET_DC3	Set Digital Converter 3
73Fh	SET_DC4	Set Digital Converter 4
72Dh	SET_CCC	Set Converter Channel Count
F2Dh	GET_CCC	Get Converter Channel Count

2h/Ah: SET/GET_SDF - Set/GET Stream Descriptor Format

Bits	Reset	Description	
31:15	0	Reserved	
14	0	Sample Base Rate (SBR):	
13:11	000	Sample Base Rate Multiplier (SBRM):	
10:08	000	Sample Base Rate Divisor (SBRD):	
07	0	Reserved	
06:04	011	Bits / Sample (BPS):	
		• 001b: Data is packed in memory in 16 bit containers on 16 bit boundaries	
		• 010b: Data is packed in memory in 20 bit containers on 32 bit boundaries	
		• 011b: Data is packed in memory in 24 bit containers on 24 bit boundaries	
		• 100b: Data is packed in memory in 32 bit containers on 32 bit boundaries	
		All other bit combinations reserved	
03:00	1h	# Channels in Stream (NCS): 2 channels in each frame	



F00h: Get Parameters

Parameter	Symbol	Register Name
09h	PARAM_AWC	Audio Widget Capabilities
0Ah	PARAM_PSB	Parameter Sizes and Bit Rates
0Bh	PARAM_SF	Stream Formats
0Fh	PARAM_SPS	Supported Power States

Parameter 09h: AWC - Audio Widget Capabilities

Bits	Reset	Description
31:24	0	Reserved
23:20	0h	Widget Type (TYPE): Indicates this is an audio output widget
19:16		Sample Delay in Widget (DELAY):
15:13	011	Channel Count Extension (CCE): These three bits, combined with STRO, indicate that there are 8 channels supported.
11	0	L-R Swap (LRS): Indicates no left/right channel swap.
10	1	Power Control (PC): Indicates power state control
09	1	Digital (DIG): Indicates support for digital streams.
80	0	Connection List (CL): Indicates no connection list
07	0	Unsolicited Capable (UC): Indicates support for unsolicited responses.
06	0	Processing Widget (PW): Indicates no support for processing
05	0	Stripe (STRP): Indicates striping not supported.
04	1	Format Override (FO): Indicates support for formatting
03	1	Amp Parameter Override (APO): Indicates no amplifier support.
02	0	Out Amp Present (OAP): Indicates no output amplifier present.
01	0	In Amp Present (IAP): Indicates no input amplifier present.
00	1	Stereo (STRO): Indicates a stereo widget

Parameter 0Ah: PSB - PCM Sizes and Bit Rates

Bits	Reset	Description
31:21	0	Reserved
20	1	32-bit Support (B32): Indicates 32-bit samples supported
19	1	24-bit Support (B24): Indicates 24-bit samples supported
18	1	20-bit Support (B20): Indicates 20-bit samples supported
17	1	16-bit Support (B16): Indicates 16-bit samples supported
16	0	8-bit Support (B8): Indicates 8-bit samples not supported



Bits	Reset	Description	
15:12	0	Reserved	
11	0	384 kHz Support (R12): Indicates 384 kHz not supported	
10	1	192 kHz Support (R11): Indicates 192 kHz supported	
09	1	176.4 kHz Support (R10): Indicates 176.4 kHz supported	
08	1	96 kHz Support (R9): Indicates 96 kHz supported	
07	1	88.2 kHz Support (R8): Indicates 88.2 kHz supported	
06	1	48 kHz Support (R7): Indicates 48 kHz supported	
05	1	44.1 kHz Support (R6): Indicates 44.1 kHz supported	
04	1	32 kHz Support (R5): Indicates 32 kHz supported	
03	0	22.05 kHz Support (R4): Indicates 22.05 kHz not supported	
02	0	16 kHz Support (R3): Indicates 16 kHz not supported	
01	0	11.025 kHz Support (R2): Indicates 11.025 kHz not supported	
00	0	8 kHz Support (R1): Indicates 8 kHz not supported	

Parameter 0Bh: SF - Stream Formats

Bits	Reset	Description	
31:03	0	Reserved	
02	1	AC3 Support (AC3): Indicates AC3 stream format is supported	
01	0	Float32 Support (F32): Indicates float32 stream format not supported	
00	1	PCM Support (PCM): Indicates PCM format is supported.	

Parameter 0Fh: PARAM_SPS - Supported Power States

Bit	Reset	Description
31	1	Extended Power State Supported (EPSS): Indicates support for low power states
30:04	0	Reserved
03	1	D3 Supported (D3S): Indicates support for D3.
02	0	D2 Supported (D2S): Indicates no support for D2.
01	0	D1 Supported (D1S): Indicates no support for D1.
00	1	D0 Supported (D0S): Indicates support for D0.

705h: SET_PS - Set Power State

Bits	Description
07:02	Reserved
01:00	Requested Power State (RPS): Only D0 (00) and D3 (11) may be requested



F05h: GET_PS - Get Power State

Bits	Reset	Description	
31:11	0	Reserved	
10	0	Settings Reset (SR): ???	
09	0	Clock Stop OK (CSOK): Clock stopping in D3 is not OK	
80	0	Error (ERR): No error will ever be reported.	
07:06	0	Reserved	
05:04	11	Actual Power State (APS): Indicates the current power state of the node.	
03:02	0	Reserved	
01:00	11	Requested Power State (CPS): Reflects value written with SET_PS verb.	

706h/F06h: GET/SET_CSID - Get/Set Channel and Stream ID

Bits	Reset	Description
07:04	0h	Stream ID (SID): Link stream used by the converter for data output.
03:00	0h	Lowest Channel Number (LCN): Lowest channel used by the converter.

Digital Converter Verbs

F0Dh: GET_DC - Get Digital Converter

Bits	Reset	Description
31:24	0	Reserved
23	1	Keep Alive (KA): See SET_DC3.KA
22:20	0	Reserved
19:16	0h	IEC Coding Type (ICT): See SET_DC3.ICT
15	0	Reserved
14:08	00h	Category Code (CC): See SET_DC1.CC
07	0	Level (LVL): See SET_DC1.LVL
06	0	Professional (PRO): See SET_DC1.PRO
05	0	Audio is not PCM (AUDIO): See SET_DC1.AUDIO
04	0	Copyright (COPY): See SET_DC1.COPY
03	0	Pre-emphasis (PRE): See SET_DC1.PRE
02	0	Validity Configuration (VCFG): See SET_DC1.VCFG
01	0	Validity (V): See SET_DC1.V
00	1	Digital Enable (DIGEN): See SET_DC1.DIGEN



70Dh: SET_DC1 - Set Digital Converter 1

Bits	Description		
07	Level (LVL): S/PDIF IEC Generation Level.		
06	Professional (PRO): When set, indicates professional use of channel.		
05	Audio is not PCM (AUDIO): When set, data is non-PCM format.		
04	Copyright (COPY): When set, copyright asserted.		
03	Pre-emphasis (PRE): When set, enables filter pre-emphasis.		
02	Validity Configuration (VCFG): Determines S/PDIF transmitter behavior when data is not being transmitted.		
01	Validity (V): Affects the validity flag transmitted in each sub-frame, and enables S/PDIF transmitter to		
	maintain connection during error or mute conditions.		
00	Digital Enable (DIGEN): When set, enables digital content		

70Eh: Digital Converter 2

Bits	Description	
07	Reserved	
06:00	Category Code (CC): S/PDIF IEC Category Code.	

73Eh: Digital Converter 3

Bits	Description
07	Keep Alive
06:04	Reserved
03:00	IEC Coding Type

73Fh: Digital Converter 4

Bits	Description
07:00	Reserved

72Dh/F2Dh: GET/SET_CCC - Get/Set Converter Channel Count

Bits	Reset	Description
07:04	0	Reserved
03:00	0000	Converter Channel Count 1 (0 th order)



Node ID 05h, 06h, 07h: Pin Widget Verbs

Set Verb	Get Verb	Symbol	Verb Name
3h	-	SET_AM	Set Amplifier Mute
-	Bh	GET_AM	Get Amplifier Mute
-	F00h	-	Get Parameters
701h	F01h	SET_CSC / GET_CSC	Set/Get Connection Select Control
-	F02h	-	Get Connection List Entry
705h	F05h	SET_PS / GET_PS	Set/Get Power State
707h	F07h	SET_PWC / GET_PWC	Set/Get Pin Widget Control
708h	F08h	SET_UE / GET_UE	Set/Get Unsolicited Response Enable
-	F09h	-	Get Pin Sense
71Ch	ı	SET_CD0	Set Configuration Default Byte 0
71Dh	-	SET_CD1	Set Configuration Default Byte 1
71Eh	ı	SET_CD2	Set Configuration Default Byte 2
71Fh	-	SET_CD3	Set Configuration Default Byte 3
-	F1Ch	GET_CD	Get Configuration Default
-	F2Eh	GET_HDIS	Get HDMI/DP Info Size
730h	F30h	SET_HII / GET_HII	Set/Get HDMI Info Index
731h	F31h	SET_HID / GET_HID	Set/Get HDMI Info Data
732h	F32h	SET_HITC / GET_HITC	Set/Get HDMI Info Transmit Control
733h	F33h	SET_PC / GET_PC	Set/Get Protection Control
734h	F34h	SET_CCM / GET_CCM	Set/Get Converter Channel Map
735h	F35h	SET_DS / GET_DS	Set/Get Device Select
-	F36h	GET_DDLE	Get Display Device List Entry
73Ch	F3Ch	SET_DPID / GET_DPID	Set/Get DisplayPort Stream ID

3h: SET_AM - Set Amplifier Mute

Bits	Bits	Description
15	0	Set Output Amp (SOA):.
14	0	Set Input Amp (SIA):.
13	0	Set Left Amp (SLA):.
12	0	Set Right Amp (SRA):.
11:08	0h	Index (IDX):
07	1	Mute (MUTE): When set, amp muted.
06:00	0	Reserved



B8h: GET_AM - Get Amplifier Mute

Bits	Bits	Description
31:08	0	Reserved
07	1	Mute (MUTE): When set, amp muted.
06:00	0	Reserved

F00h: Get Parameters

Parameter	Symbol	Register Name
09h	PARAM_AWC	Audio Widget Capabilities
0Ch	PARAM_PC	Pin Capabilities
0Eh	PARAM_CLL	Connection List Length
12h	PARAM OAC	Output Amplifier Capabilities
15h	PARAM_DLL	Device List Length
0Fh	PARAM_SPS	Supported Power States

Parameter 09h: AWC - Audio Widget Capabilities

Bits	Reset	Description
31:24	0	Reserved
23:20	4h	Widget Type (TYPE): Indicates this is a pin complex widget
19:16	0	Sample Delay in Widget (DELAY): No delay through the pin widget.
15:13	011	Channel Count Extension (CCE): This field, combined with STRO, indicate 8 channels supported.
11	0	L-R Swap (LRS): Indicates no left/right channel swap.
10	1	Power Control (PC): Indicates power state control
09	1	Digital (DIG): Indicates support for digital streams.
08	1	Connection List (CL): Indicates a connection list
07	1	Unsolicited Capable (UC): Indicates support for unsolicited responses.
06	0	Processing Widget (PW): Indicates no support for processing
05	0	Stripe (STRP): Indicates striping not supported.
04	0	Format Override (FO): Indicates no support for formatting
03	1	Amp Parameter Override (APO): Indicates no amplifier override support.
02	1	Out Amp Present (OAP): Indicates no output amplifier present.
01	0	In Amp Present (IAP): Indicates no input amplifier present.
00	1	Stereo (STRO): Indicates a stereo widget



Parameter 0Ch: PC - Pin Capabilities

Bits	Reset	Description
31:28	0	Reserved
27	1	High Bit Rate (HBR): Indicates support for high bit-rate audio
26	0	Reserved
25	1	DisplayPort Multi Stream Capable(MSC): Indicates support for DisplayPort Multistream. Will be 0 in vanilla mode.
24	1	DisplayPort (DP): Indicates support for DisplayPort
23:08	0	Reserved
07	1	HDMI (HDMI): Indicates support for HDMI
06:05	0	Reserved
04	1	Output Capable (OC): Pin is output capable
03	0	Reserved
02	1	Presence Detect Capable (PDC): Indicates capability for presence detection
01:00	0	Reserved

Parameter 0Eh: CLL - Connection List Length

Bits	Reset	Description
31:08	0	Reserved
07	0	Long Form (LF): Indicates connection list is short form
06:00	03h	Length (LEN): Indicates there is one item in the connection list.

Parameter 12h: OAC - Output Amplifier Capabilities

Bits	Reset	Description
31	1	Mute Capable (MC): Muting is capable on this pin
30:00	0	Reserved

Parameter 15h: DLL - Device List Length

Bits	Reset	Description
31:06	0	Reserved
05:00	00h	Length (LEN): Indicates no devices



Parameter 0Fh: PARAM_SPS - Supported Power States

Bit	Reset	Description
31	1	Extended Power State Supported (EPSS): Indicates support for low power states
30:04	0	Reserved
03	1	D3 Supported (D3S): Indicates support for D3.
02	0	D2 Supported (D2S): Indicates no support for D2.
01	0	D1 Supported (D1S): Indicates no support for D1.
00	1	D0 Supported (D0S): Indicates support for D0.

701h/F01h: SET/GET_CSC - Set/Get Connection Select Control

Bits	Reset	Description
07:00	00h	Connection Select Control (CSC):

F02h: GET_CLE - Get Connection List Entry

Bits	Reset	Description
31:08	0	Reserved
07:00	Varies	Connection List Entry (CLE): 02h for NodelD 05h, 03h for NodelD 06h, and 04h for NodelD 07h.

705h: SET_PS - Set Power State

Bits	Description
07:02	Reserved
01:00	Requested Power State (RPS): Only D0 (00) and D3 (11) may be requested

F05h: GET_PS - Get Power State

Bits	Reset	Description
31:11	0	Reserved
10	0	Settings Reset (SR): Haswell does not change the default values.
09	0	Clock Stop OK (CSOK): Clock stopping in D3 is not OK
80	0	Error (ERR): No error will ever be reported.
07:06	0	Reserved
05:04	11	Actual Power State (APS): Indicates the current power state of the node.
03:02	0	Reserved
01:00	11	Requested Power State (CPS): Reflects value written with SET_PS verb.



707h/F07h: SET/GET_PWC - Set/Get Pin Widget Control

Bits	Reset	Description
07	0	Reserved
06	1	Out Enable (OE): When set, the audio is enabled
05:02	0	Reserved
01:00	00	Encoded Packet Type (EPT):

708h/F08h: SET/GET_UE - Set/Get Unsolicited Enable

Bits	Description
07	Unsolicited Enable (UE): When set, unsolicited responses are allowed
06	Reserved
05:00	Tag (TAG):

F09h: GET_PS - Get Pin Sense

Bits	Reset	Description					
31	0	Presence Detect (PD): When set presence is detected on this pin.					
30	0	ELD Value (ELDV):					
29	0	Inactive (INA):					
28:00	28:00	Reserved					

71Ch: SET_CD0 - Set Configuration Default Byte 0

Bits	Description
07:04	Default Association (DA):
03:00	Sequence (SEQ):

71Dh: SET_CD1 - Set Configuration Default Byte 1

Bits	Description
07:04	Color (COL):
03:00	Miscellaneous (MISC):

71Eh: SET_CD2 - Set Configuration Default Byte 2

Bits	Description
07:04	Default Device (DD):
03:00	Connection Type (CT):



71Fh: SET_CD3 - Set Configuration Default Byte 3

Bits		Description										
07:06	Port Connect	Connectivity (PC): External connectivity of the pin complex.										
	• 00 = Co	onnected to jack										
	• 01 = No	= No physical connection										
	• 10 = Fix	ked fun	ction d	levice (ir	ntegra	ted spea	ıker, m	ic, etc.)				
	• 11 = Bo	oth a ja	ck and	internal	conne	ection						
05:00	Location (LOC):											
			Bits 3:0									
	Bits 5:4	0h:	1h:	2h:	3h:	4h:	5h:	6h:	7h:	8h:	9h:	Ah-Fh
		N/A	Rear	Front	Left	Right	Top	Bottom	Special	Special	Special	Reserved
	00: External	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ		
	01: Internal	Υ							Υ	Υ	Υ	
	10: Separate Chassis	Υ	Υ	Υ	Υ	Υ	Υ	Υ				
	11: Other	Υ						Υ	Υ	Υ		

F1Ch: GET_CD - Get Configuration Default

Bits	Description
31:30	Port Connectivity (PC): See SET_CD3.PC
29:24	Location (L): See SET_CD3.L
23:20	Default Device (DD): See Set_CD2.DD
19:16	Connection Type (CT): See Set_CD2.CT
15:12	Color (COL): See SET_CD1.COL
11:08	Miscellaneous (MISC): See SET_CD1.MISC
07:04	Default Association (DA): See SET_CD0.DA
03:00	Sequence (SEQ): See SET_CD0.SEQ

F2Eh: HDMI/DP Info Size

Bits	Reset	Description
31:08	0	Reset
07:00	Varies	Size (SZ): Indexes 0 - 3 return 1Eh, index 1000 returns 53h, others reserved.



F2Fh: Get ELD Data

Parameter	Symbol	Register Name	
07:0h	PARAM_INDX	ELD DATA Index	

Parameter nn: ELD Data

Bits	Reset	Description
31:00	0	ELD Data

730h/F30h: SET/GET_HII - Set/Get HDMI Info Index

Bits	Reset	Description			
07:05	000	Infoframe Packet Index (IPI):			
		Value	Name	Value	Name
		000	Audio	011	GP3
		001	GP	100	GP4
		010	GP2	Others	Reserved
04:00	00h	Byte O	ffset Inc	dex Poi	nter (BOI):

731h/F31h: SET/GET_HID - Set/Get HDMI Info Data

Bits	Reset	Description	
07:00	00h	Data (DATA): Data at current index pointed to from SET_HII verb.	

732h/F32h: SET/GET_HITC - Set/Get HDMI Info Transmit Control

Bits	Reset	Description	
07:06	00	InfoFrame Control Current Indexed Frame (IFCCIF):	
		• 00 = Disable Transmit	
		• 01 = Reserved	
		• 10 = Transmit Once	
		• 11 = Best Effort	
05:00	0	Reserved	



733h SET_PC - Set Protection Control

Bits	Description
07:03	Unsolicited Response Sub Tag (URST): Subtag to use for unsolicited responsed.
02	Reserved

734h/F34h: SET/GET_CCM - Get/Set Converter Channel Map

Bits	Reset	Description	
07:04	0h	Converter Channel (CC):	
03:00	0h	Slot (SN):	

735h: SET_DS - Set Device Select

Bits	Reset	Description
07:06	0	Reserved
05:00	00h	Device (D): 000001, 000010 (based upon number of devices present)

F35h: GET_DS - Get Device Select

Bits	Description
31:12	Reserved: Set to 0
11:06	SinK Device ID: Sink Device ID in the multi stream topology of the DP hierarchy.
05:00	Device (D):Device Entry index currently set



F36h: GET_DDLE - Get Display Device List Entry

Bits	Bits	Description
31:12	0	Reserved
11	0	Reserved?
10	0	IA of Entry 2
09	0	ELDV of Entry 2
08	0	PD of Entry 2
07	0	Reserved?
06	0	IA of Entry 1
05	0	ELDV of Entry 1
04	0	PD of Entry 1
03	0	Reserved?
02	0	IA of Entry 0
01	0	ELDV of Entry 0
00	0	PD of Entry 0

73Ch/F3Ch: SET/GET_DPID - Set/Get DisplayPort Stream ID

Bits	Reset	Description	
07:03	00h	Tag (TAG): Represents the SSID that will go in the lower 5 bits of the SSID	
02:00	000	Index (IDX): Pointer to program multiple SSID	



Node ID 08h: Intel Vendor Widget Verbs

Set Verb	Get Verb	Symbol	Verb Name
-	F00h	GET_PARAM	Get Parameters
-	F80h	GET_HDPS	Get HDMI/DP Status
781h	F81h	SET_HVV / GET_HVV	Set/Get HDMI Vendor Verb
			delete?
-	F83h	GET_CWC	Get Captured Wall Clock
	F84h	GET_CGTC	Get Captured GTC Value
	F85h	GET_GOF	Get GTC Offset Value
785h	ı	SET_GOF0	Set GTC Offset Value Byte 0
786h	-	SET_GOF1	Set GTC Offset Value Byte 1
787h	1	SET_GOF2	Set GTC Offset Value Byte 2
788h	-	SET_GOF3	Set GTC Offset Value Byte 3
789h	F89h	SET_GDI / GET_GDI	Set/Get GTC Offset Device Index

F00h: Get Parameters

Parameter	Symbol	Register Name
09h	PARAM_AWC	Audio Widget Capabilities

Parameter 09h: AWC - Audio Widget Capabilities

Bits	Reset	Description
31:24	0	Reserved
23:20	Fh	Widget Type (TYPE): Indicates this is a vendor defined widget
19:00	0	Reserved

781h/F81h: GET/SET_VV - Get/Set HDMI Vendor Verb

Bits	Bits	Description	
07:03	0	Reserved	
02	0	Enable Widi: When set, Widi Widget Node ID 9 is enabled.	
01	0	Enable DP1.2 Features (EDP12): When set, DP1.2 features are enabled.	
00		Enable 3 rd Pin and Converter Widget (E3P): When set, the third pin and converter widget is enabled and can respond to HD Audio Verbs. When cleared, the third pin and converter widget is disabled and cannot respond to HD Audio verbs.	



F83h: GET_CGTC - Get Captured GTC Value

Bits	Bits	Description
07	0	GTC Value: 32-bit GTC value captured on the SET_GTCT verb

F84h: GET_CWC - Get Captured Wall Clock Value

Bits	Bits	Description
31:00	0	Wall Clock Value: 32-bit wall clock value captured on the SET_GTCT verb

F85h: GET GOF - Get GTC Offset Value

Bits	Reset	Description
31:00	0h	Value (VAL): Reports the GTC Offset Value.

785h: SET GOF0 - Set GTC Offset Value Byte 0

Bits	Description
07:00	GTC Offset Value Bits [7:0]

786h: SET GOF1 - Set GTC Offset Value Byte 1

Bits	Description
07:00	GTC Offset Value Bits [15:8]

787h: SET GOF2 - Set GTC Offset Value Byte 2

Bits	Description
07:00	GTC Offset Value Bits [23:16]

788h: SET GOF3 - GTC Offset Value Byte 3

Bits	Description
07:00	GTC Offset Value Bits [31:24]

789h/F89h: SET/GET_GDI - Set/Get GTC Device Index

Bits	Reset	Description
07:06	0	Reserved
05:00		Device (D): 000001, 000010 (based upon number of devices present). Device Index should be updated only when the Offset Value has to programmed. Behavior is unpredictable if the Device Index is updated without updating the Corresponding Offset Value.