



# Intel® Open Source HD Graphics Programmers' Reference Manual (PRM)

## Volume 2, Part 2: Command Reference - Instructions

For the 2014 Intel Atom™ Processors, Celeron™ Processors, and Pentium™ Processors based on the "BayTrail" Platform (ValleyView graphics)

© April 2014, Intel Corporation

## Creative Commons License

**You are free to Share** — to copy, distribute, display, and perform the work

**Under the following conditions:**

**Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

**No Derivative Works.** You may not alter, transform, or build upon this work

## Notices and Disclaimers

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

**Copyright © 2014, Intel Corporation. All rights reserved.**

## Table of Contents

3DPRIMITIVE .....	9
3DSTATE_AA_LINE_PARAMETERS .....	14
3DSTATE_BINDING_TABLE_POINTERS_DS .....	16
3DSTATE_BINDING_TABLE_POINTERS_GS .....	17
3DSTATE_BINDING_TABLE_POINTERS_HS .....	18
3DSTATE_BINDING_TABLE_POINTERS_PS .....	19
3DSTATE_BINDING_TABLE_POINTERS_VS .....	20
3DSTATE_BLEND_STATE_POINTERS .....	21
3DSTATE_CC_STATE_POINTERS .....	22
3DSTATE_CHROMA_KEY .....	23
3DSTATE_CLEAR_PARAMS .....	25
3DSTATE_CLIP .....	27
3DSTATE_CONSTANT_DS .....	32
3DSTATE_CONSTANT_GS .....	33
3DSTATE_CONSTANT_HS .....	34
3DSTATE_CONSTANT_PS .....	35
3DSTATE_CONSTANT_VS .....	36
3DSTATE_DEPTH_BUFFER .....	37
3DSTATE_DEPTH_STENCIL_STATE_POINTERS .....	43
3DSTATE_DRAWING_RECTANGLE .....	44
3DSTATE_DS .....	47
3DSTATE_DS .....	52
3DSTATE_GATHER_CONSTANT_HS .....	57
3DSTATE_GS .....	60
3DSTATE_GS .....	68
3DSTATE_HIER_DEPTH_BUFFER .....	76
3DSTATE_HS .....	78
3DSTATE_HS .....	84
3DSTATE_INDEX_BUFFER .....	89
3DSTATE_LINE_STIPPLE .....	91
3DSTATE_MONOFILTER_SIZE .....	93
3DSTATE_MULTISAMPLE .....	94
3DSTATE_POLY_STIPPLE_OFFSET .....	100
3DSTATE_POLY_STIPPLE_PATTERN .....	101
3DSTATE_PS .....	102
3DSTATE_PUSH_CONSTANT_ALLOC_DS .....	110
3DSTATE_PUSH_CONSTANT_ALLOC_GS .....	112
3DSTATE_PUSH_CONSTANT_ALLOC_HS .....	114
3DSTATE_PUSH_CONSTANT_ALLOC_PS .....	116
3DSTATE_PUSH_CONSTANT_ALLOC_VS .....	118

3DSTATE_SAMPLE_MASK.....	120
3DSTATE_SAMPLER_PALETTE_LOAD0.....	121
3DSTATE_SAMPLER_PALETTE_LOAD1.....	123
3DSTATE_SAMPLER_STATE_POINTERS_DS.....	124
3DSTATE_SAMPLER_STATE_POINTERS_GS.....	125
3DSTATE_SAMPLER_STATE_POINTERS_HS.....	126
3DSTATE_SAMPLER_STATE_POINTERS_PS.....	127
3DSTATE_SAMPLER_STATE_POINTERS_VS.....	128
3DSTATE_SBE.....	129
3DSTATE_SCISSOR_STATE_POINTERS.....	136
3DSTATE_SF.....	137
3DSTATE_SO_BUFFER.....	144
3DSTATE_SO_DECL_LIST.....	146
3DSTATE_STENCIL_BUFFER.....	149
3DSTATE_STREAMOUT.....	151
3DSTATE_TE.....	155
3DSTATE_URB_DS.....	158
3DSTATE_URB_GS.....	160
3DSTATE_URB_HS.....	162
3DSTATE_URB_VS.....	164
3DSTATE_VERTEX_BUFFERS.....	166
3DSTATE_VERTEX_ELEMENTS.....	168
3DSTATE_VF_STATISTICS.....	170
3DSTATE_VIEWPORT_STATE_POINTERS_CC.....	171
3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP.....	172
3DSTATE_VS.....	173
3DSTATE_WM.....	178
add - Addition.....	185
addc - Addition with Carry.....	186
asr - Arithmetic Shift Right.....	187
avg - Average.....	188
bfe - Bit Field Extract.....	189
bfi1 - Bit Field Insert 1.....	192
bfi2 - Bit Field Insert 2.....	194
bfrev - Bit Field Reverse.....	197
brc - Branch Converging.....	198
brd - Branch Diverging.....	199
break - Break.....	201
call - Call.....	203
COLOR_BLT.....	205
cmp - Compare.....	207
cmpn - Compare NaN.....	209
sendc - Conditional Send Message.....	211

cont - Continue .....	213
cbit - Count Bits Set .....	215
dp2 - Dot Product 2 .....	216
dp3 - Dot Product 3 .....	218
dp4 - Dot Product 4 .....	220
dph - Dot Product Homogeneous .....	221
else - Else .....	222
endif - End If .....	224
math - Extended Math Function .....	226
fbl - Find First Bit from LSB Side .....	228
fbh - Find First Bit from MSB Side .....	229
frc - Fraction .....	231
GPGPU_OBJECT .....	232
GPGPU_WALKER .....	235
f16to32 - Half Precision Float to Single Precision Float .....	238
halt - Halt .....	239
if - If .....	241
illegal - Illegal .....	243
subb - Integer Subtraction with Borrow .....	244
jmpI - Jump Indexed .....	245
lzd - Leading Zero Detection .....	247
line - Line .....	248
lrp - Linear Interpolation .....	249
and - Logic And .....	252
not - Logic Not .....	253
or - Logic Or .....	254
xor - Logic Xor .....	255
MEDIA_CURBE_LOAD .....	256
MEDIA_INTERFACE_DESCRIPTOR_LOAD .....	258
MEDIA_OBJECT .....	260
MEDIA_OBJECT_PRT .....	264
MEDIA_OBJECT_WALKER .....	266
MEDIA_STATE_FLUSH .....	273
MEDIA_VFE_STATE .....	275
MFC_AVC_PAK_OBJECT .....	281
MFC_MPEG2_PAK_OBJECT .....	283
MFC_MPEG2_SLICEGROUP_STATE .....	285
MFD_AVC_BSD_OBJECT .....	292
MFD_AVC_DPB_STATE .....	294
MFD_AVC_SLICEADDR .....	296
MFD_IT_OBJECT .....	298
MFD_JPEG_BSD_OBJECT .....	301

MFD_MPEG2_BSD_OBJECT.....	303
MFD_VC1_BSD_OBJECT.....	305
MFD_VC1_LONG_PIC_STATE.....	308
MFD_VC1_SHORT_PIC_STATE.....	321
MFV_AVC_DIRECTMODE_STATE.....	329
MFV_AVC_IMG_STATE.....	334
MFV_AVC_REF_IDX_STATE.....	350
MFV_AVC_SLICE_STATE.....	353
MFV_AVC_WEIGHTOFFSET_STATE.....	365
MFV_BSP_BUF_BASE_ADDR_STATE.....	367
MFV_DBK_OBJECT.....	370
MFV_FQM_STATE.....	374
MFV_IND_OBJ_BASE_ADDR_STATE.....	376
MFV_JPEG_HUFF_TABLE_STATE.....	383
MFV_JPEG_PIC_STATE.....	385
MFV_MPEG2_PIC_STATE.....	388
MFV_PAK_INSERT_OBJECT.....	399
MFV_PIPE_BUF_ADDR_STATE.....	403
MFV_PIPE_MODE_SELECT.....	410
MFV_QM_STATE.....	415
MFV_STATE_POINTER.....	417
MFV_STITCH_OBJECT.....	419
MFV_SURFACE_STATE.....	421
MFV_VC1_DIRECTMODE_STATE.....	428
MFV_VC1_PRED_PIPE_STATE.....	431
MFV_WAIT.....	437
MI_ARB_CHECK.....	438
MI_ARB_CHECK.....	439
MI_ARB_CHECK.....	440
MI_ARB_ON_OFF.....	441
MI_ARB_ON_OFF.....	442
MI_BATCH_BUFFER_END.....	443
MI_BATCH_BUFFER_END.....	444
MI_BATCH_BUFFER_END.....	445
MI_BATCH_BUFFER_START.....	446
MI_BATCH_BUFFER_START.....	448
MI_BATCH_BUFFER_START.....	450
MI_CLFLUSH.....	452
MI_CONDITIONAL_BATCH_BUFFER_END.....	453
MI_CONDITIONAL_BATCH_BUFFER_END.....	455
MI_DISPLAY_FLIP.....	457
MI_FLUSH.....	460
MI_FLUSH_DW.....	462

MI_FLUSH_DW.....	465
MI_LOAD_REGISTER_IMM.....	468
MI_LOAD_REGISTER_IMM.....	469
MI_LOAD_REGISTER_IMM.....	471
MI_LOAD_REGISTER_MEM.....	472
MI_NOOP.....	474
MI_NOOP.....	475
MI_NOOP.....	476
MI_PREDICATE.....	477
MI_REPORT_HEAD.....	479
MI_REPORT_HEAD.....	480
MI_REPORT_HEAD.....	481
MI_SEMAPHORE_MBOX.....	482
MI_SEMAPHORE_MBOX.....	484
MI_SEMAPHORE_MBOX.....	486
MI_SET_CONTEXT.....	488
MI_STORE_DATA_IMM.....	491
MI_STORE_DATA_IMM.....	493
MI_STORE_DATA_IMM.....	495
MI_STORE_DATA_INDEX.....	497
MI_STORE_DATA_INDEX.....	499
MI_STORE_DATA_INDEX.....	501
MI_STORE_REGISTER_MEM.....	503
MI_TOPOLOGY_FILTER.....	505
MI_URB_CLEAR.....	506
MI_USER_INTERRUPT.....	507
MI_USER_INTERRUPT.....	508
MI_USER_INTERRUPT.....	509
MI_WAIT_FOR_EVENT.....	510
MI_WAIT_FOR_EVENT.....	513
MI_WAIT_FOR_EVENT.....	514
mov - Move.....	518
movi - Move Indexed.....	520
mul - Multiply.....	522
mac - Multiply Accumulate.....	524
mach - Multiply Accumulate High.....	525
mad - Multiply Add.....	527
nop - No Operation.....	530
PIPE_CONTROL.....	531
PIPELINE_SELECT.....	538
pln - Plane.....	539
ret - Return.....	541

rndd - Round Down .....	543
rnde - Round to Nearest or Even .....	544
rndz - Round to Zero .....	546
rndu - Round Up .....	547
sel - Select .....	548
send - Send Message .....	550
shl - Shift Left .....	553
shr - Shift Right .....	555
f32to16 - Single Precision Float to Half Precision Float .....	556
SRC_COPY_BLT .....	557
STATE_BASE_ADDRESS .....	559
STATE_SIP .....	565
sad2 - Sum of Absolute Difference 2 .....	566
sada2 - Sum of Absolute Difference Accumulate 2 .....	567
SWTESS_BASE_ADDRESS .....	569
wait - Wait Notification .....	570
while - While .....	572
XY_COLOR_BLT .....	574
XY_FULL_BLT .....	576
XY_FULL_IMMEDIATE_PATTERN_BLT .....	579
XY_FULL_MONO_PATTERN_BLT .....	582
XY_FULL_MONO_PATTERN_MONO_SRC_BLT .....	586
XY_FULL_MONO_SRC_BLT .....	590
XY_FULL_MONO_SRC_IMMEDIATE_PATTERN_BLT .....	593
XY_MONO_PAT_BLT .....	596
XY_MONO_PAT_FIXED_BLT .....	599
XY_MONO_SRC_COPY_BLT .....	602
XY_MONO_SRC_COPY_IMMEDIATE_BLT .....	605
XY_PAT_BLT_IMMEDIATE .....	608
XY_PAT_BLT .....	610
XY_PAT_CHROMA_BLT .....	612
XY_PAT_CHROMA_BLT_IMMEDIATE .....	615
XY_PIXEL_BLT .....	618
XY_SCANLINES_BLT .....	619
XY_SETUP_BLT .....	621
XY_SETUP_CLIP_BLT .....	623
XY_SETUP_MONO_PATTERN_SL_BLT .....	624
XY_SRC_COPY_BLT .....	626
XY_SRC_COPY_CHROMA_BLT .....	629
XY_TEXT_BLT .....	632
XY_TEXT_IMMEDIATE_BLT .....	634



<b>3DPRIMITIVE</b>		
Source:	RenderCS	
Length Bias:	2	
<p>The 3DPRIMITIVE command is used to submit 3D primitives to be processed by the 3D pipeline. Typically the processing results in rendering pixel data into the render targets, but this is not required. The parameters passed in this command are forwarded to the Vertex Fetch function. The Vertex Fetch function will use this information to generate vertex data structures and store them in the URB. These vertices are then passed down the 3D pipeline.</p>		
<b>Programming Notes</b>		
<p>If the threads spawned by this command are required to observe memory writes performed by threads spawned from a previous command, software must precede this command with a command that performs a (preferably pipelined) memory flush (e.g., 3D_PIPECONTROL).</p>		
<p>Workloads enabling topology filter using MI_TOPOLOGY_FILTER must always program PIPECONTROL command with only Post-Sync Operation (Write Immediate data) prior to every 3DPRIMITIVE command programmed.</p>		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE Format: OpCode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D Format: OpCode
	26:24	<b>3D Command Opcode</b>
		Default Value: 3h 3DPRIMITIVE Format: OpCode
	23:16	<b>3D Command Sub Opcode</b>
		Default Value: 0h 3DPRIMITIVE Format: OpCode
	15:11	<b>Reserved</b>
		Format: MBZ
10	<b>Indirect Parameter Enable</b>	
	Format: Enable	
<p>If set, the values in DW 2-5 are ignored and replaced by the current values of the corresponding 3DPRIM_xxx MMIO registers:</p> <ul style="list-style-type: none"> <li>• 3DPRIM_VERTEX_COUNT (instead of DW2: VertexCountPerInstance)</li> <li>• 3DPRIM_START_VERTEX (instead of DW3: StartVertexLocation)</li> <li>• 3DPRIM_INSTANCE_COUNT (instead of DW4: InstanceCount)</li> <li>• 3DPRIM_START_INSTANCE (instead of DW5: StartInstanceLocation)</li> <li>• 3DPRIM_BASE_VERTEX (instead of DW6: BaseVertexLocation)</li> </ul> <p>Indirect Parameter Enable and End Offset Enable must not be ENABLED at the same time, or behavior is UNDEFINED.</p>		

<b>3DPRIMITIVE</b>												
	<table border="1"> <tr> <td style="text-align: center;">9</td> <td><b>Reserved</b></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	9	<b>Reserved</b>	Format:	MBZ							
	9	<b>Reserved</b>										
	Format:	MBZ										
<table border="1"> <tr> <td style="text-align: center;">8</td> <td><b>Predicate Enable</b></td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> <tr> <td colspan="2">                     If set, this command is executed (or not) depending on the current value of the MI Predicate internal state bit. This command is ignored only if PredicateEnable is set and the Predicate state bit is 0.                 </td> </tr> </table>	8	<b>Predicate Enable</b>	Format:	Enable	If set, this command is executed (or not) depending on the current value of the MI Predicate internal state bit. This command is ignored only if PredicateEnable is set and the Predicate state bit is 0.							
8	<b>Predicate Enable</b>											
Format:	Enable											
If set, this command is executed (or not) depending on the current value of the MI Predicate internal state bit. This command is ignored only if PredicateEnable is set and the Predicate state bit is 0.												
<table border="1"> <tr> <td style="text-align: center;">7:0</td> <td><b>DWord Length</b></td> </tr> <tr> <td>Default Value:</td> <td>5h Excludes DWord (0,1)</td> </tr> <tr> <td>Format:</td> <td>=n Total Length - 2</td> </tr> </table>	7:0	<b>DWord Length</b>	Default Value:	5h Excludes DWord (0,1)	Format:	=n Total Length - 2						
7:0	<b>DWord Length</b>											
Default Value:	5h Excludes DWord (0,1)											
Format:	=n Total Length - 2											
1	<table border="1"> <tr> <td style="text-align: center;">31:10</td> <td><b>Reserved</b></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	31:10	<b>Reserved</b>	Format:	MBZ							
	31:10	<b>Reserved</b>										
Format:	MBZ											
<table border="1"> <tr> <td style="text-align: center;">9</td> <td><b>End Offset Enable</b></td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Description</b></td> </tr> <tr> <td colspan="2">                     If set, the Vertex Count Per Instance field is IGNORED, and the VB0ENDOFFSET register is used to indirectly specify the vertex count by defining the amount of valid data in VB0. The following restrictions apply:                     <ul style="list-style-type: none"> <li>• VB0 must be enabled for use</li> <li>• VertexAccessType = SEQUENTIAL</li> <li>• Start Vertex Location = 0</li> <li>• Start Instance Location = 0</li> <li>• Base Vertex Location = 0</li> </ul> </td> </tr> <tr> <td colspan="2">                     One added restriction applies:                     <ul style="list-style-type: none"> <li>• Instance Count = 1</li> </ul> </td> </tr> <tr> <td colspan="2">                     Vertices are output until EndOffset is reached or exceeded in VB0. If EndOffset is reached or exceeded within the data associated with a vertex, that vertex is considered incomplete and will not be output. Partial objects will be discarded (as is normally done).                      If clear, End Offset is ignored.                      Indirect Parameter Enable and End Offset Enable must not be ENABLED at the same time, or behavior is UNDEFINED.                 </td> </tr> </table>	9	<b>End Offset Enable</b>	Format:	Enable	<b>Description</b>		If set, the Vertex Count Per Instance field is IGNORED, and the VB0ENDOFFSET register is used to indirectly specify the vertex count by defining the amount of valid data in VB0. The following restrictions apply: <ul style="list-style-type: none"> <li>• VB0 must be enabled for use</li> <li>• VertexAccessType = SEQUENTIAL</li> <li>• Start Vertex Location = 0</li> <li>• Start Instance Location = 0</li> <li>• Base Vertex Location = 0</li> </ul>		One added restriction applies: <ul style="list-style-type: none"> <li>• Instance Count = 1</li> </ul>		Vertices are output until EndOffset is reached or exceeded in VB0. If EndOffset is reached or exceeded within the data associated with a vertex, that vertex is considered incomplete and will not be output. Partial objects will be discarded (as is normally done). If clear, End Offset is ignored. Indirect Parameter Enable and End Offset Enable must not be ENABLED at the same time, or behavior is UNDEFINED.	
9	<b>End Offset Enable</b>											
Format:	Enable											
<b>Description</b>												
If set, the Vertex Count Per Instance field is IGNORED, and the VB0ENDOFFSET register is used to indirectly specify the vertex count by defining the amount of valid data in VB0. The following restrictions apply: <ul style="list-style-type: none"> <li>• VB0 must be enabled for use</li> <li>• VertexAccessType = SEQUENTIAL</li> <li>• Start Vertex Location = 0</li> <li>• Start Instance Location = 0</li> <li>• Base Vertex Location = 0</li> </ul>												
One added restriction applies: <ul style="list-style-type: none"> <li>• Instance Count = 1</li> </ul>												
Vertices are output until EndOffset is reached or exceeded in VB0. If EndOffset is reached or exceeded within the data associated with a vertex, that vertex is considered incomplete and will not be output. Partial objects will be discarded (as is normally done). If clear, End Offset is ignored. Indirect Parameter Enable and End Offset Enable must not be ENABLED at the same time, or behavior is UNDEFINED.												

<b>3DPRIMITIVE</b>		
8	<b>Vertex Access Type</b>	
	This field specifies how data held in vertex buffers marked as VERTEXDATA is accessed by Vertex Fetch.	
	<b>Value</b>	<b>Name</b>
0h	SEQUENTIAL	VERTEXDATA buffers are accessed sequentially. Require if End Offset Enable is ENABLED.
1h	RANDOM	VERTEXDATA buffers are accessed randomly via an index obtained from the Index Buffer.
7:6	<b>Reserved</b>	
	Format:	MBZ
5:0	<b>Primitive Topology Type</b>	
	Format:	3D_PrimTopoType See table below for encoding, see 3D Overview for diagrams and general comments
	This field specifies the topology type of 3D primitive generated by this command. Note that a single primitive topology (list/strip/fan/etc.) can contain a number of basic objects (lines, triangles, etc.).	
2	31:0	<b>Vertex Count Per Instance</b>
	Format:	U32 Count of vertices
	This field specifies how many vertices are to be generated for each instance of the primitive topology. If End Offset Enable is clear: Format = U32 count of vertices Range = [0, 2 <sup>32</sup> -1] (upper limit probably constrained by VB size) Ignored if End Offset Enable or Indirect Parameter Enable is ENABLED.	
	<b>Programming Notes</b>	
	<ul style="list-style-type: none"> <li>This per-instance value should specify a valid number of vertices for the primitive topology type. E.g., for 3DPRIM_TRILIST_ADJ, this field should specify a multiple of 6 vertices. However, in cases where too few or too many vertices are provided, the unused vertices will be silently discarded by the pipeline.</li> <li>A 0 value in this field effectively makes the command a 'no-operation'.</li> </ul>	

<b>3DPRIMITIVE</b>											
3	<table border="1" style="width: 100%;"> <tr> <td style="width: 10%; text-align: center; vertical-align: top;">31:0</td> <td> <p><b>Start Vertex Location</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U32 structure index</td> </tr> </table> <p>This field specifies the "starting vertex" for each instance. This allows skipping over part of the vertices in a buffer if, for example, a previous 3DPRIMITIVE command had already drawn the primitives associated with the earlier entries.</p> <p>For SEQUENTIAL access, this field specifies, for each instance, a starting structure index into the vertex buffers</p> <p>For RANDOM access, this field specifies, for each instance, a starting index into the Index Buffer.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> <tr> <td> <ul style="list-style-type: none"> <li>Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).</li> <li>Must be set to 0 if End Offset Enable is ENABLED.</li> <li>Ignored if Indirect Parameter Enable is ENABLED</li> </ul> </td> </tr> </table> </td> </tr> </table>	31:0	<p><b>Start Vertex Location</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U32 structure index</td> </tr> </table> <p>This field specifies the "starting vertex" for each instance. This allows skipping over part of the vertices in a buffer if, for example, a previous 3DPRIMITIVE command had already drawn the primitives associated with the earlier entries.</p> <p>For SEQUENTIAL access, this field specifies, for each instance, a starting structure index into the vertex buffers</p> <p>For RANDOM access, this field specifies, for each instance, a starting index into the Index Buffer.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> <tr> <td> <ul style="list-style-type: none"> <li>Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).</li> <li>Must be set to 0 if End Offset Enable is ENABLED.</li> <li>Ignored if Indirect Parameter Enable is ENABLED</li> </ul> </td> </tr> </table>	Format:	U32 structure index	Programming Notes	<ul style="list-style-type: none"> <li>Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).</li> <li>Must be set to 0 if End Offset Enable is ENABLED.</li> <li>Ignored if Indirect Parameter Enable is ENABLED</li> </ul>				
31:0	<p><b>Start Vertex Location</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U32 structure index</td> </tr> </table> <p>This field specifies the "starting vertex" for each instance. This allows skipping over part of the vertices in a buffer if, for example, a previous 3DPRIMITIVE command had already drawn the primitives associated with the earlier entries.</p> <p>For SEQUENTIAL access, this field specifies, for each instance, a starting structure index into the vertex buffers</p> <p>For RANDOM access, this field specifies, for each instance, a starting index into the Index Buffer.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> <tr> <td> <ul style="list-style-type: none"> <li>Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).</li> <li>Must be set to 0 if End Offset Enable is ENABLED.</li> <li>Ignored if Indirect Parameter Enable is ENABLED</li> </ul> </td> </tr> </table>	Format:	U32 structure index	Programming Notes	<ul style="list-style-type: none"> <li>Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).</li> <li>Must be set to 0 if End Offset Enable is ENABLED.</li> <li>Ignored if Indirect Parameter Enable is ENABLED</li> </ul>						
Format:	U32 structure index										
Programming Notes											
<ul style="list-style-type: none"> <li>Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).</li> <li>Must be set to 0 if End Offset Enable is ENABLED.</li> <li>Ignored if Indirect Parameter Enable is ENABLED</li> </ul>											
4	<table border="1" style="width: 100%;"> <tr> <td style="width: 10%; text-align: center; vertical-align: top;">31:0</td> <td> <p><b>Instance Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U32 Count of instances</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Description</th> </tr> <tr> <td> <p>This field specifies the number of instances by which the primitive topology is to be regenerated. A value of 0 indicates "no instances" (no-op operation). A value of 1 effectively specifies "non-instanced" operation, though vertex buffers will still be used to provide instance data, if so programmed.</p> <p>Ignored if Indirect Parameter Enable is ENABLED.</p> <p>Must be set to 1 if End Offset Enable is ENABLED.</p> </td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>[0,FFFFFFFFh]</td> <td></td> </tr> </table> </td> </tr> </table>	31:0	<p><b>Instance Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U32 Count of instances</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Description</th> </tr> <tr> <td> <p>This field specifies the number of instances by which the primitive topology is to be regenerated. A value of 0 indicates "no instances" (no-op operation). A value of 1 effectively specifies "non-instanced" operation, though vertex buffers will still be used to provide instance data, if so programmed.</p> <p>Ignored if Indirect Parameter Enable is ENABLED.</p> <p>Must be set to 1 if End Offset Enable is ENABLED.</p> </td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>[0,FFFFFFFFh]</td> <td></td> </tr> </table>	Format:	U32 Count of instances	Description	<p>This field specifies the number of instances by which the primitive topology is to be regenerated. A value of 0 indicates "no instances" (no-op operation). A value of 1 effectively specifies "non-instanced" operation, though vertex buffers will still be used to provide instance data, if so programmed.</p> <p>Ignored if Indirect Parameter Enable is ENABLED.</p> <p>Must be set to 1 if End Offset Enable is ENABLED.</p>	Value	Name	[0,FFFFFFFFh]	
31:0	<p><b>Instance Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U32 Count of instances</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Description</th> </tr> <tr> <td> <p>This field specifies the number of instances by which the primitive topology is to be regenerated. A value of 0 indicates "no instances" (no-op operation). A value of 1 effectively specifies "non-instanced" operation, though vertex buffers will still be used to provide instance data, if so programmed.</p> <p>Ignored if Indirect Parameter Enable is ENABLED.</p> <p>Must be set to 1 if End Offset Enable is ENABLED.</p> </td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>[0,FFFFFFFFh]</td> <td></td> </tr> </table>	Format:	U32 Count of instances	Description	<p>This field specifies the number of instances by which the primitive topology is to be regenerated. A value of 0 indicates "no instances" (no-op operation). A value of 1 effectively specifies "non-instanced" operation, though vertex buffers will still be used to provide instance data, if so programmed.</p> <p>Ignored if Indirect Parameter Enable is ENABLED.</p> <p>Must be set to 1 if End Offset Enable is ENABLED.</p>	Value	Name	[0,FFFFFFFFh]			
Format:	U32 Count of instances										
Description											
<p>This field specifies the number of instances by which the primitive topology is to be regenerated. A value of 0 indicates "no instances" (no-op operation). A value of 1 effectively specifies "non-instanced" operation, though vertex buffers will still be used to provide instance data, if so programmed.</p> <p>Ignored if Indirect Parameter Enable is ENABLED.</p> <p>Must be set to 1 if End Offset Enable is ENABLED.</p>											
Value	Name										
[0,FFFFFFFFh]											
5	<table border="1" style="width: 100%;"> <tr> <td style="width: 10%; text-align: center; vertical-align: top;">31:0</td> <td> <p><b>Start Instance Location</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U32 structure index</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Description</th> </tr> <tr> <td> <p>This field specifies the "starting instance" for the command as an initial structure index into INSTANCEDATA buffers.</p> <p>Subsequent instances will access sequential instance data structures, as controlled by the Instance Data Step Rate.</p> </td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> <tr> <td> <ul style="list-style-type: none"> <li>Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).</li> <li>Must be set to 0 if End Offset Enable is ENABLED.</li> <li>Ignored if Indirect Parameter Enable is ENABLED.</li> </ul> </td> </tr> </table> </td> </tr> </table>	31:0	<p><b>Start Instance Location</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U32 structure index</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Description</th> </tr> <tr> <td> <p>This field specifies the "starting instance" for the command as an initial structure index into INSTANCEDATA buffers.</p> <p>Subsequent instances will access sequential instance data structures, as controlled by the Instance Data Step Rate.</p> </td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> <tr> <td> <ul style="list-style-type: none"> <li>Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).</li> <li>Must be set to 0 if End Offset Enable is ENABLED.</li> <li>Ignored if Indirect Parameter Enable is ENABLED.</li> </ul> </td> </tr> </table>	Format:	U32 structure index	Description	<p>This field specifies the "starting instance" for the command as an initial structure index into INSTANCEDATA buffers.</p> <p>Subsequent instances will access sequential instance data structures, as controlled by the Instance Data Step Rate.</p>	Programming Notes	<ul style="list-style-type: none"> <li>Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).</li> <li>Must be set to 0 if End Offset Enable is ENABLED.</li> <li>Ignored if Indirect Parameter Enable is ENABLED.</li> </ul>		
31:0	<p><b>Start Instance Location</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U32 structure index</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Description</th> </tr> <tr> <td> <p>This field specifies the "starting instance" for the command as an initial structure index into INSTANCEDATA buffers.</p> <p>Subsequent instances will access sequential instance data structures, as controlled by the Instance Data Step Rate.</p> </td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> <tr> <td> <ul style="list-style-type: none"> <li>Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).</li> <li>Must be set to 0 if End Offset Enable is ENABLED.</li> <li>Ignored if Indirect Parameter Enable is ENABLED.</li> </ul> </td> </tr> </table>	Format:	U32 structure index	Description	<p>This field specifies the "starting instance" for the command as an initial structure index into INSTANCEDATA buffers.</p> <p>Subsequent instances will access sequential instance data structures, as controlled by the Instance Data Step Rate.</p>	Programming Notes	<ul style="list-style-type: none"> <li>Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).</li> <li>Must be set to 0 if End Offset Enable is ENABLED.</li> <li>Ignored if Indirect Parameter Enable is ENABLED.</li> </ul>				
Format:	U32 structure index										
Description											
<p>This field specifies the "starting instance" for the command as an initial structure index into INSTANCEDATA buffers.</p> <p>Subsequent instances will access sequential instance data structures, as controlled by the Instance Data Step Rate.</p>											
Programming Notes											
<ul style="list-style-type: none"> <li>Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).</li> <li>Must be set to 0 if End Offset Enable is ENABLED.</li> <li>Ignored if Indirect Parameter Enable is ENABLED.</li> </ul>											

<b>3DPRIMITIVE</b>					
6	31:0	<p><b>Base Vertex Location</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>S31 index structure bias</td> </tr> </table> <p>This field specifies a signed bias to be added to values read from the index buffer. This allows the same index buffer values to access different vertex data for different commands. This field applies only to RANDOM access mode. This field is ignored for SEQUENTIAL access mode, where there Start Vertex Location can be used to specify different regions in the vertex buffers.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> </table> <ul style="list-style-type: none"> <li>Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).</li> <li>Must be set to 0 if End Offset Enable is ENABLED.</li> <li>Ignored if Indirect Parameter Enable is ENABLED.</li> </ul>	Format:	S31 index structure bias	Programming Notes
Format:	S31 index structure bias				
Programming Notes					

<b>3DSTATE_AA_LINE_PARAMETERS</b>			
Source:	RenderCS		
Length Bias:	2		
<p>The 3DSTATE_AA_LINE_PARAMS command is used to specify the slope and bias terms used in the improved alpha coverage computation (specifically for DX WHQL compliance). Note that in these devices the coverage values passed to PS threads are full U0.8 values.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
Default Value:		1h 3DSTATE_NONPIPELINED	
Format:		OpCode	
23:16	<b>3D Command Sub Opcode</b>		
	Default Value:	0Ah 3DSTATE_AA_LINE_PARAMS	
	Format:	OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>Dword Length</b>		
	Default Value:	1h Excludes Dword (0,1)	
	Format:	=n Total Length - 2	
1	31:24	<b>Reserved</b>	
		Format:	MBZ
	23:16	<b>AA Coverage Bias</b>	
		Format:	U0.8
<p>This field specifies the bias term to be used in the aa coverage computation for edges 0 and 3.</p>			
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>AA Coverage Slope</b>		
	Format:	U0.8	
	<p>This field specifies the slope term to be used in the aa coverage computation for edges 0 and 3. If this field is zero, the Windower will revert to legacy aa line coverage computation (though still output expanded U0.8 coverage values).</p>		
2	31:24	<b>Reserved</b>	
		Format:	MBZ

<b>3DSTATE_AA_LINE_PARAMETERS</b>	
23:16	<b>AA Coverage EndCap Bias</b> Format: <span style="float: right;">U0.8</span> This field specifies the bias term to be used in the aa coverage computation for edges 1 and 2.
	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	<b>AA Coverage EndCap Slope</b> Format: <span style="float: right;">U0.8</span> This field specifies the slope term to be used in the aa coverage computation for edges 1 and 2.

<b>3DSTATE_BINDING_TABLE_POINTERS_DS</b>			
Source:	RenderCS		
Length Bias:	2		
The 3DSTATE_BINDING_TABLE_POINTERS_DS command is used to define the location of fixed functions' BINDING_TABLE_STATE. Only some of the fixed functions utilize binding tables.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		28h 3DSTATE_BINDING_TABLE_POINTERS_DS	
Format:		OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	0h DWORD_COUNT_n	
	Format:	=n	
1	31:16	<b>Reserved</b>	
		Format:	MBZ
	15:5	<b>Pointer to DS Binding Table</b>	
		Format:	SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256
Specifies an aligned address offset of the function's BINDING_TABLE_STATE. This offset is relative to the <b>Surface State Base Address</b> in units of 32B.			
4:0	<b>Reserved</b>		
	Format:	MBZ	



<b>3DSTATE_BINDING_TABLE_POINTERS_GS</b>			
Source:	RenderCS		
Length Bias:	2		
The 3DSTATE_BINDING_TABLE_POINTERS_GS command is used to define the location of fixed functions' BINDING_TABLE_STATE. Only some of the fixed functions utilize binding tables.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
Default Value:		0h 3DSTATE_PIPELINED	
Format:		OpCode	
23:16	<b>3D Command Sub Opcode</b>		
	Default Value:	29h 3DSTATE_BINDING_TABLE_POINTERS_GS	
	Format:	OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
	<b>DWord Length</b>		
7:0	Default Value:	0h DWORD_COUNT_n	
	Format:	=n	
	1	31:16	<b>Reserved</b>
Format:			MBZ
15:5			<b>Pointer to GS Binding Table</b>
	Format:	SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256	
Specifies an aligned address offset of the function's BINDING_TABLE_STATE. This offset is relative to the <b>Surface State Base Address</b> in units of 32B.			
4:0		<b>Reserved</b>	
		Format:	MBZ

<b>3DSTATE_BINDING_TABLE_POINTERS_HS</b>				
Source:		RenderCS		
Length Bias:		2		
The 3DSTATE_BINDING_TABLE_POINTERS_HS command is used to define the location of fixed functions' BINDING_TABLE_STATE. Only some of the fixed functions utilize binding tables.				
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value:	3h GFXPIPE	
		Format:	OpCode	
	28:27		<b>Command SubType</b>	
			Default Value:	3h GFXPIPE_3D
			Format:	OpCode
	26:24		<b>3D Command Opcode</b>	
			Default Value:	0h 3DSTATE_PIPELINED
			Format:	OpCode
	23:16		<b>3D Command Sub Opcode</b>	
Default Value:			27h 3DSTATE_BINDING_TABLE_POINTERS_HS	
Format:			OpCode	
15:8		<b>Reserved</b>		
		Format:	MBZ	
7:0		<b>DWord Length</b>		
		Default Value:	0h DWORD_COUNT_n	
		Format:	=n	
1	31:16	<b>Reserved</b>		
		Format:	MBZ	
	15:5		<b>Pointer to HS Binding Table</b>	
			Format: SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256 Specifies an aligned address offset of the function's BINDING_TABLE_STATE. This offset is relative to the <b>Surface State Base Address</b> in units of 32B.	
4:0		<b>Reserved</b>		
		Format:	MBZ	

## 3DSTATE\_BINDING\_TABLE\_POINTERS\_PS

Source: RenderCS

Length Bias: 2

The 3DSTATE\_BINDING\_TABLE\_POINTERS\_PS command is used to define the location of fixed functions' BINDING\_TABLE\_STATE. Only some of the fixed functions utilize binding tables.

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		2Ah 3DSTATE_BINDING_TABLE_POINTERS_PS	
Format:		OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	0h DWORD_COUNT_n	
	Format:	=n	
1	31:16	<b>Reserved</b>	
		Format:	MBZ
	15:5	<b>Pointer to PS Binding Table</b>	
		Format: SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256	
	Specifies an aligned address offset of the function's BINDING_TABLE_STATE. This offset is relative to the <b>Surface State Base Address</b> in units of 32B.		
	4:0	<b>Reserved</b>	
Format:		MBZ	

<b>3DSTATE_BINDING_TABLE_POINTERS_VS</b>		
Source:	RenderCS	
Length Bias:	2	
The 3DSTATE_BINDING_TABLE_POINTERS_VS command is used to define the location of fixed functions' BINDING_TABLE_STATE. Only some of the fixed functions utilize binding tables.		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE
		Format: OpCode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D
		Format: OpCode
	26:24	<b>3D Command Opcode</b>
		Default Value: 0h 3DSTATE_PIPELINED
		Format: OpCode
	23:16	<b>3D Command Sub Opcode</b>
Default Value: 26h 3DSTATE_BINDING_TABLE_POINTERS_VS		
Format: OpCode		
15:8	<b>Reserved</b>	
	Format: MBZ	
7:0	<b>DWord Length</b>	
	Default Value: 0h DWORD_COUNT_n	
	Format: =n	
1	31:16	<b>Reserved</b>
		Format: MBZ
	15:5	<b>Pointer to VS Binding Table</b>
		Format: SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256 Specifies an aligned address offset of the function's BINDING_TABLE_STATE. This offset is relative to the <b>Surface State Base Address</b> in units of 32B.
4:0	<b>Reserved</b>	
	Format: MBZ	

<b>3DSTATE_BLEND_STATE_POINTERS</b>		
Source:	RenderCS	
Length Bias:	2	
The 3DSTATE_BLEND_STATE_POINTERS command is used to set up the pointers to the color calculator state.		
<b>Programming Notes</b>		
When the BLEND_STATE pointer changes but not the CC_STATE pointer, driver needs to force a CC_STATE pointer change to improve blend performance in pixel backend.		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE
		Format: OpCode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D
		Format: OpCode
	26:24	<b>3D Command Opcode</b>
		Default Value: 0h 3DSTATE_PIPELINED
		Format: OpCode
	23:16	<b>3D Command Sub Opcode</b>
Default Value: 24h 3DSTATE_BLEND_STATE_POINTERS		
Format: OpCode		
15:8	<b>Reserved</b>	
	Format: MBZ	
7:0	<b>DWord Length</b>	
	Default Value: 0h DWORD_COUNT_n	
	Format: =n	
1	31:6	<b>Blend State Pointer</b>
		Format: DynamicStateOffset[31:6]BLEND_STATE*8 Specifies the 64-byte aligned offset of the BLEND_STATE. This offset is relative to the <b>Dynamic State Base Address</b>
	5:1	<b>Reserved</b>
		Format: MBZ
0	<b>Reserved</b>	
	Format: MB0	

<b>3DSTATE_CC_STATE_POINTERS</b>			
Source:	RenderCS		
Length Bias:	2		
The 3DSTATE_CC_STATE_POINTERS command is used to set up the pointers to the color calculator state.			
<b>Programming Notes</b>			
When the CC_STATE pointer changes but not the BLEND_STATE pointer, driver needs to force a BLEND_STATE pointer change in order to improve blend performance in the pixel backend.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
Default Value:		0h 3DSTATE_PIPELINED	
Format:		OpCode	
23:16	<b>3D Command Sub Opcode</b>		
	Default Value:	0Eh 3DSTATE_CC_STATE_POINTERS	
	Format:	OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	0h DWORD_COUNT_n	
	Format:	=n	
1	31:6	<b>Color Calc State Pointer</b>	
		Format: DynamicStateOffset[31:6]COLOR_CALC_STATE	
	Specifies the 64-byte aligned offset of the COLOR_CALC_STATE. This offset is relative to the <b>Dynamic State Base Address</b>		
5:1	<b>Reserved</b>		
	Format:	MBZ	
0	<b>Reserved</b>		
	Format:	MB0	

<b>3DSTATE_CHROMA_KEY</b>			
Source:	RenderCS		
Length Bias:	2		
<p>The 3DSTATE_CHROMA_KEY instruction is used to program texture color/chroma-key key values. A table containing four set of values is supported. The ChromaKey Index sampler state variable is used to select which table entry is associated with the map. Texture chromakey functions are enabled and controlled via use of the ChromaKey Enable texture sampler state variable. Texture Color Key (keying on a paletted texture index) is not supported.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	Opcode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	Opcode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	1h 3DSTATE_NONPIPELINED
		Format:	Opcode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		04h 3DSTATE_CHROMA_KEY	
Format:		Opcode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	2h Excludes DWord (0,1)	
	Format:	=n	
	Total Length - 2		
1	31:30	<b>ChromaKey Table Index</b>	
		Format:	U2 index
		Selects which entry in the ChromaKey table is to be loaded	
		<b>Value</b>	<b>Name</b>
	[0,3]		
29:0	<b>Reserved</b>		
	Format:	MBZ	
2	31:0	<b>ChromaKey Low Value</b> This field specifies the "low" (minimum) value of the chroma key range. Texel samples are considered "matching the key" if each component of the texel falls within the (inclusive) chroma range. See ChromaKey High Value for further format, programming info.	
3	31:0	<b>ChromaKey High Value</b> This field specifies the "high" (maximum) value of the chroma key range. Texel samples are	

## 3DSTATE\_CHROMA\_KEY

considered "matching the key" if each component of the texel falls within the (inclusive) chroma range.

### Programming Notes

ChromaKey values are specified using 8-bit channels. When using surface formats with less than 8 bits per channel, the device will expand channels by replicating the required number of MSBs into the LSBs of each channel. Software must account for this conversion when it programs Chromakey Low/High Values (e.g., by performing the same replication).

For channels that do not exist in the actual surface (e.g., Alpha channel for non-ARGB maps), software must explicitly program full range high/low values (High=FFh, Low=0h for formats using unsigned chroma key values, High=7Fh, Low=FFh for formats using sign magnitude chroma key values) in order to effectively remove the comparison of that field from the ChromaKey function.

For channels in SNORM format in the surface format, the value in the high/low value for that channel is interpreted in sign magnitude format. Negative zero value is not supported (use positive zero instead). For channels with mixed UNORM/SNORM formats (i.e. R5G5\_SNORM\_B6\_UNORM), the ChromaKey is programmed as if all channels are SNORM.

YUV ChromaKey will use an interpolated chrominance value from the map for comparison to the chroma key values for those texels without chrominance due to downsampling. The chrominance value used is the average of values to the left and right of the texel in question.

It is UNDEFINED to program any component of the ChromaKey High Value to be less than the corresponding component of ChromaKey Low Value.

Format = interpreted according to associated texel format "class":

Only the surface formats listed as supported for chroma key in the surface formats table can be used with this feature. Use of any other surface format with chroma key enabled is UNDEFINED.

Surface Format	31:24	23:15	16:8	7:0
ARGB and BC (DXT) formats	A	R	G	B
YCrCb formats	A	Cr	Y	Cb



## 3DSTATE\_CLEAR\_PARAMS

Source: RenderCS  
 Length Bias: 2

This command defines the depth clear value delivered as a pipelined state command. However, the state change pipelining isn't completely transparent (see restriction below).

### Programming Notes

**Restriction:** Prior to changing Depth/Stencil Buffer state (i.e., any combination of 3DSTATE\_DEPTH\_BUFFER, 3DSTATE\_CLEAR\_PARAMS, 3DSTATE\_STENCIL\_BUFFER, 3DSTATE\_HIER\_DEPTH\_BUFFER) SW must first issue a pipelined depth stall (PIPE\_CONTROL with Depth Stall bit set), followed by a pipelined depth cache flush (PIPE\_CONTROL with Depth Flush Bit set, followed by another pipelined depth stall (PIPE\_CONTROL with Depth Stall Bit set), unless SW can otherwise guarantee that the pipeline from WM onwards is already flushed (e.g., via a preceding MI\_FLUSH).

3DSTATE\_CLEAR\_PARAMS must always be programmed in the along with the other Depth/Stencil state commands(i.e. 3DSTATE\_DEPTH\_BUFFER, 3DSTATE\_STENCIL\_BUFFER, or 3DSTATE\_HIER\_DEPTH\_BUFFER)

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value: 3h GFXPIPE	
		Format: OpCode	
	28:27	28:27	<b>Command SubType</b>
			Default Value: 3h GFXPIPE_3D
			Format: OpCode
	26:24	26:24	<b>3D Command Opcode</b>
Default Value: 0h 3DSTATE_PIPELINED			
Format: OpCode			
23:16	23:16	<b>3D Command Sub Opcode</b>	
		Default Value: 04h 3DSTATE_CLEAR_PARAMS	
		Format: OpCode	
15:8	15:8	<b>Reserved</b>	
		Format: MBZ	
7:0	7:0	<b>Dword Length</b>	
		Default Value: 1h Excludes Dword (0,1)	
		Format: =n Total Length - 2	
1	31:0	<b>Depth Clear Value</b> Format: for Surface Format of depth buffer:D32_FLOAT_S8X24_UINT: IEEE_FloatD32_FLOAT: IEEE_FloatD24_UNORM_S8_UINT: U24 UNORM in bits [23:0]D24_UNORM_X8_UINT: U24 UNORM in bits [23:0]D16_UNORM: U16 UNORM in bits [15:0] This field defines the clear value that will be applied to the depth buffer if the Depth Buffer Clear field is enabled. It is valid only if Depth Buffer Clear Value Valid is set.	

<b>3DSTATE_CLEAR_PARAMS</b>				
2	31:1	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
0	<p><b>Depth Clear Value Valid</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Boolean</td> </tr> </table> <p>This field enables the <b>Depth Clear Value</b>. If clear, the depth clear value is obtained from interpolated depth of an arbitrary pixel of the primitive rendered with <b>Depth Buffer Clear</b> set in WM_STATE or 3DSTATE_WM. If set, the depth clear value is obtained from the <b>Depth Clear Value</b> field of this command.</p>	Format:	Boolean	
Format:	Boolean			

<b>3DSTATE_CLIP</b>											
Source:		RenderCS									
Length Bias:		2									
DWord	Bit	Description									
0	31:29	<b>Command Type</b>									
		Default Value:	3h GFXPIPE								
		Format:	OpCode								
	28:27	<b>Command SubType</b>									
		Default Value:	3h GFXPIPE_3D								
		Format:	OpCode								
	26:24	<b>3D Command Opcode</b>									
		Default Value:	0h 3DSTATE_PIPELINE								
		Format:	OpCode								
	23:16	<b>3D Command Sub Opcode</b>									
Default Value:		12h 3DSTATE_CLIP									
Format:		OpCode									
15:8	<b>Reserved</b>										
	Format:	MBZ									
7:0	<b>DWord Length</b>										
	Default Value:	02h Excludes DWord (0,1)									
	Format:	=n Total Length - 2									
1	31:21	<b>Reserved</b>									
		Format:	MBZ								
	20	<b>Front Winding</b>									
		Determines whether a triangle object is considered "front facing" if the screen space vertex positions, when traversed in the order, result in a clockwise (CW) or counter-clockwise (CCW) winding order. Does not apply to points or lines.									
		<table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td></td><td>FRONTWINDING_CW</td></tr><tr><td>1h</td><td></td><td>FRONTWINDING_CCW</td></tr></tbody></table>	Value	Name	Description	0h		FRONTWINDING_CW	1h		FRONTWINDING_CCW
		Value	Name	Description							
	0h		FRONTWINDING_CW								
	1h		FRONTWINDING_CCW								
	19	<b>Vertex Sub Pixel Precision Select</b>									
Format:		U1									
Selects the number of fractional bits maintained in the vertex data											
<table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td></td><td>8 sub pixel precision bits maintained</td></tr><tr><td>1h</td><td></td><td>4 sub pixel precision bits maintained</td></tr></tbody></table>		Value	Name	Description	0h		8 sub pixel precision bits maintained	1h		4 sub pixel precision bits maintained	
Value	Name	Description									
0h		8 sub pixel precision bits maintained									
1h		4 sub pixel precision bits maintained									
18	<b>EarlyCull Enable</b>										
	Format:	Enable									
This field is used to enable/disable the EarlyCull function.											

<b>3DSTATE_CLIP</b>																		
17:16	<p><b>Cull Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>3D_CullMode</td> </tr> </table> <p>Controls removal (culling) of triangle objects based on orientation. The cull mode only applies to triangle objects and does not apply to lines, points or rectangles.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>CULLMODE_BOTH</td> <td>All triangles are discarded (i.e., no triangle objects are drawn)</td> </tr> <tr> <td>1h</td> <td>CULLMODE_NONE</td> <td>No triangles are discarded due to orientation</td> </tr> <tr> <td>2h</td> <td>CULLMODE_FRONT</td> <td>Triangles with a front-facing orientation are discarded</td> </tr> <tr> <td>3h</td> <td>CULLMODE_BACK</td> <td>Triangles with a back-facing orientation are discarded</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Orientation determination is based on the setting of the Front Winding state.</p>	Format:	3D_CullMode	Value	Name	Description	0h	CULLMODE_BOTH	All triangles are discarded (i.e., no triangle objects are drawn)	1h	CULLMODE_NONE	No triangles are discarded due to orientation	2h	CULLMODE_FRONT	Triangles with a front-facing orientation are discarded	3h	CULLMODE_BACK	Triangles with a back-facing orientation are discarded
	Format:	3D_CullMode																
	Value	Name	Description															
	0h	CULLMODE_BOTH	All triangles are discarded (i.e., no triangle objects are drawn)															
	1h	CULLMODE_NONE	No triangles are discarded due to orientation															
2h	CULLMODE_FRONT	Triangles with a front-facing orientation are discarded																
3h	CULLMODE_BACK	Triangles with a back-facing orientation are discarded																
15:11	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ															
	Format:	MBZ																
10	<p><b>Clipper Statistics Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit controls whether Clip-unit-specific statistics register(s) can be incremented.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>CL_INVOCATIONS_COUNT cannot increment</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>CL_INVOCATIONS_COUNT can increment</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	CL_INVOCATIONS_COUNT cannot increment	1h	Enable	CL_INVOCATIONS_COUNT can increment						
Format:	Enable																	
Value	Name	Description																
0h	Disable	CL_INVOCATIONS_COUNT cannot increment																
1h	Enable	CL_INVOCATIONS_COUNT can increment																
9:8	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ															
	Format:	MBZ																
7:0	<p><b>User Clip Distance Cull Test Enable Bitmask</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable[8]</td> </tr> </table> <p>This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept determination needs to be made (does not cause a must clip). DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.</p>	Format:	Enable[8]															
Format:	Enable[8]																	
2	31	<p><b>Clip Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>Specifies whether the CLIP function is enabled or disabled (pass-through).</p>	Format:	Enable														
	Format:	Enable																
	30	<p><b>API Mode</b></p> <p>Controls the definition of the NEAR clipping plane</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>APIMODE_OGL</td> <td>NEAR VP boundary == 0.0 (NDC)</td> </tr> <tr> <td>1h</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	0h	APIMODE_OGL	NEAR VP boundary == 0.0 (NDC)	1h	Reserved								
Value	Name	Description																
0h	APIMODE_OGL	NEAR VP boundary == 0.0 (NDC)																
1h	Reserved																	
29	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ															
Format:	MBZ																	

<b>3DSTATE_CLIP</b>																							
28	<b>Viewport XY ClipTest Enable</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field is used to control whether the Viewport X,Y extents are considered in VertexClipTest.</p>		Format:	Enable																			
Format:	Enable																						
27	<b>Viewport Z ClipTest Enable</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field is used to control whether the Viewport Z extents (near, far) are considered in VertexClipTest.</p>		Format:	Enable																			
Format:	Enable																						
26	<b>Guardband ClipTest Enable</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field is used to control whether the Guardband X,Y extents are considered in VertexClipTest for non-point objects. If the Guardband ClipTest is DISABLED but the Viewport XY ClipTest is ENABLED, ClipDetermination operates as if the Guardband were coincident with the Viewport. If both the Guardband and Viewport XY ClipTest are DISABLED, all vertices are considered "visible" with respect to the XY directions.</p>		Format:	Enable																			
Format:	Enable																						
25:24	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>		Format:	MBZ																			
Format:	MBZ																						
23:16	<b>User Clip Distance Clip Test Enable Bitmask</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable[8]</td> </tr> </table> <p>This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept / must clip determination needs to be made. DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.</p>		Format:	Enable[8]																			
Format:	Enable[8]																						
15:13	<b>Clip Mode</b> This field specifies a general mode of the CLIP unit, when the CLIP unit is ENABLED. <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>CLIPMODE_NORMAL</td> <td>TrivialAccept objects are passed down the pipeline, MustClip objects Clipped in the Fixed Function Clipper HW, TrivialReject and BAD objects are discarded</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>Reserved</td> <td></td> </tr> <tr> <td style="text-align: center;">2h</td> <td>Reserved</td> <td></td> </tr> <tr> <td style="text-align: center;">3h</td> <td>CLIPMODE_REJECT_ALL</td> <td>All objects are discarded</td> </tr> <tr> <td style="text-align: center;">4h</td> <td>CLIPMODE_ACCEPT_ALL</td> <td>All objects (except BAD objects) are trivially accepted. This effectively disables the clip-test/clip-determination function. Note that the CLIP unit will still filter out adjacency information, which may be required since the SF unit does not accept primitives with adjacency.</td> </tr> <tr> <td style="text-align: center;">5h-7h</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>		Value	Name	Description	0h	CLIPMODE_NORMAL	TrivialAccept objects are passed down the pipeline, MustClip objects Clipped in the Fixed Function Clipper HW, TrivialReject and BAD objects are discarded	1h	Reserved		2h	Reserved		3h	CLIPMODE_REJECT_ALL	All objects are discarded	4h	CLIPMODE_ACCEPT_ALL	All objects (except BAD objects) are trivially accepted. This effectively disables the clip-test/clip-determination function. Note that the CLIP unit will still filter out adjacency information, which may be required since the SF unit does not accept primitives with adjacency.	5h-7h	Reserved	
Value	Name	Description																					
0h	CLIPMODE_NORMAL	TrivialAccept objects are passed down the pipeline, MustClip objects Clipped in the Fixed Function Clipper HW, TrivialReject and BAD objects are discarded																					
1h	Reserved																						
2h	Reserved																						
3h	CLIPMODE_REJECT_ALL	All objects are discarded																					
4h	CLIPMODE_ACCEPT_ALL	All objects (except BAD objects) are trivially accepted. This effectively disables the clip-test/clip-determination function. Note that the CLIP unit will still filter out adjacency information, which may be required since the SF unit does not accept primitives with adjacency.																					
5h-7h	Reserved																						
12:10	<b>Reserved</b>																						

<b>3DSTATE_CLIP</b>													
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ												
9	<p><b>Perspective Divide Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Disable</td> </tr> </table> <p>This field disables the Perspective Divide function performed on homogeneous position read from the URB. This feature can be used by software to submit pre-transformed "screen-space" geometry for rasterization. This likely requires the W component of positions to contain "rhw" (aka 1/w) in order to support perspective-correct interpolation of vertex attributes. Likewise, the X,Y,Z components will likely be required to be X/W, Y/W, Z/W. Note that the device does not support clipping when perspective divide is disabled. Software must specify CLIPMODE_ACCEPT_ALL whenever it disables perspective divide. This implies that software must ensure that object positions are completely contained within the "guardband" screen-space limits imposed by the SF unit (e.g., by clipping in CPU SW before submitting the objects).</p>	Format:	Disable										
Format:	Disable												
8	<p><b>Non-Perspective Barycentric Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables computation of non-perspective barycentric parameters in the clipper, which are sent to SF unit in the must clip case. This field must be enabled if any non-perspective barycentric parameters are enabled in the Windower.</p>	Format:	Enable										
Format:	Enable												
7:6	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ												
5:4	<p><b>Triangle Strip/List Provoking Vertex Select</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U2 enumerated type</td> </tr> </table> <p>This field selects which vertex of a triangle (in a triangle strip or list primitive) is considered the "provoking vertex".</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Vertex 0</td> </tr> <tr> <td>1h</td> <td>Vertex 1</td> </tr> <tr> <td>2h</td> <td>Vertex 2</td> </tr> <tr> <td>3h</td> <td>Reserved</td> </tr> </tbody> </table>	Format:	U2 enumerated type	Value	Name	0h	Vertex 0	1h	Vertex 1	2h	Vertex 2	3h	Reserved
Format:	U2 enumerated type												
Value	Name												
0h	Vertex 0												
1h	Vertex 1												
2h	Vertex 2												
3h	Reserved												
3:2	<p><b>Line Strip/List Provoking Vertex Select</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U2 enumerated type</td> </tr> </table> <p>This field selects which vertex of a line (in a line strip or list primitive) is considered the "provoking vertex".</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Vertex 0</td> </tr> <tr> <td>1h</td> <td>Vertex 1</td> </tr> <tr> <td>2h</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>Reserved</td> </tr> </tbody> </table>	Format:	U2 enumerated type	Value	Name	0h	Vertex 0	1h	Vertex 1	2h	Reserved	3h	Reserved
Format:	U2 enumerated type												
Value	Name												
0h	Vertex 0												
1h	Vertex 1												
2h	Reserved												
3h	Reserved												
1:0	<p><b>Triangle Fan Provoking Vertex Select</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U2 enumerated type</td> </tr> </table> <p>This field selects which vertex of a triangle (in a triangle fan primitive) is considered the</p>	Format:	U2 enumerated type										
Format:	U2 enumerated type												

<b>3DSTATE_CLIP</b>											
	<p>"provoking vertex".</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>Vertex 0</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>Vertex 1</td> </tr> <tr> <td style="text-align: center;">2h</td> <td>Vertex 2</td> </tr> <tr> <td style="text-align: center;">3h</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	0h	Vertex 0	1h	Vertex 1	2h	Vertex 2	3h	Reserved
Value	Name										
0h	Vertex 0										
1h	Vertex 1										
2h	Vertex 2										
3h	Reserved										
3	<p>31:28 <b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ								
	Format:	MBZ									
	<p>27:17 <b>Minimum Point Width</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U8.3 pixels</td> </tr> </table> <p>This value is used to clamp read-back PointWidth values.</p>	Format:	U8.3 pixels								
	Format:	U8.3 pixels									
	<p>16:6 <b>Maximum Point Width</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U8.3 pixels</td> </tr> </table> <p>This value is used to clamp read-back PointWidth values.</p>	Format:	U8.3 pixels								
	Format:	U8.3 pixels									
<p>5 <b>Force Zero RTAIndex Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>If set, the Clip unit will ignore the read-back RTAIndex and operate as if the value 0 was read-back. If clear, the read-back value is used.</p>	Format:	Enable									
Format:	Enable										
<p>4 <b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ										
<p>3:0 <b>Maximum VPIndex</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Format:</td> <td style="width: 70%;">U4-1 index value (# of viewports)</td> </tr> </table> <p>This field specifies the maximum valid VPIndex value, corresponding to the number of active viewports. If the source of the VPIndex exceeds this maximum value, a VPIndex value of 0 is passed down the pipeline. Note that this clamping does not affect a VPIndex value stored in the URB.</p>	Format:	U4-1 index value (# of viewports)									
Format:	U4-1 index value (# of viewports)										

<b>3DSTATE_CONSTANT_DS</b>				
Source:	RenderCS			
Length Bias:	2			
<p>This command sets pointers to the push constants for the DS unit. The constant data pointed to by this command is loaded into the DS unit's push constant buffer (PCB).</p>				
<b>Programming Notes</b>				
<p>It is invalid to execute this command more than once between 3D_PRIMITIVE commands.</p>				
<p>Constant buffers must be enabled in order from Constant Buffer 0 to Constant Buffer 3 within this command. For example, It is not allowed to enable Constant Buffer 1 by programming a non-zero value in the DS Constant Buffer 1 Read Length without a non-zero value in DS Constant Buffer 0 Read Length.</p>				
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value: 3h GFXPIPE		
	Format: OpCode			
	28:27	<b>Command SubType</b>		
		Default Value: 3h GFXPIPE_3D		
	Format: OpCode			
	26:24	<b>3D Command Opcode</b>		
		Default Value: 0h 3DSTATE_PIPELINED		
	Format: OpCode			
	23:16	<b>3D Command Sub Opcode</b>		
Default Value: 1Ah 3DSTATE_CONSTANT_DS				
Format: OpCode				
15:8	<b>Reserved</b>			
	Format: MBZ			
7:0	<b>DWord Length</b>			
	Format: =n Total Length - 2			
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">5h</td> <td>Excludes DWord (0,1) <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	5h
Value	Name			
5h	Excludes DWord (0,1) <b>[Default]</b>			
1..6	191:0	<b>Constant Body</b> Format: 3DSTATE_CONSTANT(Body) Following table is the shared portion of the 3DSTATE_CONSTANT command for VS, HS, DS, and GS		



<b>3DSTATE_CONSTANT_GS</b>				
Source:	RenderCS			
Length Bias:	2			
<p>This command sets pointers to the push constants for the GS unit. The constant data pointed to by this command will be loaded into the GS unit's push constant buffer (PCB).</p>				
<b>Programming Notes</b>				
It is invalid to execute this command more than once between 3D_PRIMITIVE commands.				
Constant buffers must be enabled in order from Constant Buffer 0 to Constant Buffer 3 within this command. For example, it is not allowed to enable Constant Buffer 1 by programming a non-zero value in the GS Constant Buffer 1 Read Length without a non-zero value in GS Constant Buffer 0 Read Length.				
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value:	3h GFXPIPE	
		Format:	OpCode	
	28:27	<b>Command SubType</b>		
		Default Value:	3h GFXPIPE_3D	
		Format:	OpCode	
	26:24	<b>3D Command Opcode</b>		
		Default Value:	0h 3DSTATE_PIPELINED	
Format:		OpCode		
23:16	<b>3D Command Sub Opcode</b>			
	Default Value:	16h 3DSTATE_CONSTANT_GS		
	Format:	OpCode		
15	<b>Reserved</b>			
	Format:	MBZ		
14:8	<b>Reserved</b>			
	Format:	MBZ		
7:0	<b>DWord Length</b>			
	Format:	=n Total Length - 2		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>5h</td> <td>Excludes DWord (0,1) <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	5h
Value	Name			
5h	Excludes DWord (0,1) <b>[Default]</b>			
1..6	191:0	<b>Constant Body</b> Format: 3DSTATE_CONSTANT(Body) Following table is the shared portion of the 3DSTATE_CONSTANT command for VS, HS, DS, and GS		

<b>3DSTATE_CONSTANT_HS</b>				
Source:	RenderCS			
Length Bias:	2			
<p>This command sets pointers to the push constants for the HS unit. The constant data pointed to by this command is loaded into the HS unit's push constant buffer (PCB).</p>				
<b>Programming Notes</b>				
<p>It is invalid to execute this command more than once between 3D_PRIMITIVE commands.</p>				
<p>Constant buffers must be enabled in order from Constant Buffer 0 to Constant Buffer 3 within this command. For example, It is not allowed to enable Constant Buffer 1 by programming a non-zero value in the HS Constant Buffer 1 Read Length without a non-zero value in HS Constant Buffer 0 Read Length.</p>				
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value: 3h GFXPIPE Format: OpCode		
	28:27	<b>Command SubType</b>		
		Default Value: 3h GFXPIPE_3D Format: OpCode		
	26:24	<b>3D Command Opcode</b>		
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode		
	23:16	<b>3D Command Sub Opcode</b>		
		Default Value: 19h 3DSTATE_CONSTANT_HS Format: OpCode		
	15:8	<b>Reserved</b>		
		Format: MBZ		
	7:0	<b>DWord Length</b>		
		Format: =n Total Length - 2		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">5h</td> <td>Excludes DWord (0,1) <b>[Default]</b></td> </tr> </tbody> </table>		Value	Name	5h
Value	Name			
5h	Excludes DWord (0,1) <b>[Default]</b>			
1..6	191:0	<b>Constant Body</b> Format: 3DSTATE_CONSTANT(Body) Following table is the shared portion of the 3DSTATE_CONSTANT command for VS, HS, DS, and GS		

<b>3DSTATE_CONSTANT_PS</b>				
Source:	RenderCS			
Length Bias:	2			
<p>This command sets pointers to the push constants for the PS unit. The constant data pointed to by this command is loaded into the PS unit's push constant buffer (PCB).</p>				
<b>Programming Notes</b>				
It is invalid to execute this command more than once between 3D_PRIMITIVE commands.				
Constant buffers must be enabled in order from Constant Buffer 0 to Constant Buffer 3 within this command. For example, it is not allowed to enable Constant Buffer 1 by programming a non-zero value in the PS Constant Buffer 1 Read Length without a non-zero value in PS Constant Buffer 0 Read Length.				
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value: 3h GFXPIPE Format: OpCode		
	28:27	<b>Command SubType</b>		
		Default Value: 3h GFXPIPE_3D Format: OpCode		
	26:24	<b>3D Command Opcode</b>		
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode		
	23:16	<b>3D Command Sub Opcode</b>		
Default Value: 17h 3DSTATE_CONSTANT_PS Format: OpCode				
15:8	<b>Reserved</b>			
7:0	Format: =n Total Length - 2	<b>Dword Length</b>		
		Format: MBZ		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>5h</td> <td>Excludes DWord (0,1) <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	5h
Value	Name			
5h	Excludes DWord (0,1) <b>[Default]</b>			
1..6	191:0	<b>Constant Body</b> Format: 3DSTATE_CONSTANT(Body) Following table is the shared portion of the 3DSTATE_CONSTANT command for VS, HS, DS, and GS		

<b>3DSTATE_CONSTANT_VS</b>				
Source:	RenderCS			
Length Bias:	2			
<p>This command sets pointers to the push constants for VS unit. The constant data pointed to by this command is loaded into the VS unit's push constant buffer (PCB).</p>				
<b>Programming Notes</b>				
<p>It is invalid to execute this command more than once between 3D_PRIMITIVE commands.</p>				
<p>Constant buffers must be enabled in order from Constant Buffer 0 to Constant Buffer 3 within this command. For example, it is not allowed to enable Constant Buffer 1 by programming a non-zero value in the VS Constant Buffer 1 Read Length without a non-zero value in VS Constant Buffer 0 Read Length.</p>				
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value: 3h GFXPIPE Format: OpCode		
	28:27	<b>Command SubType</b>		
		Default Value: 3h GFXPIPE_3D Format: OpCode		
	26:24	<b>3D Command Opcode</b>		
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode		
	23:16	<b>3D Command Sub Opcode</b>		
		Default Value: 15h 3DSTATE_CONSTANT_VS Format: OpCode		
	15:8	<b>Reserved</b>		
		Format: MBZ		
7:0	<b>DWord Length</b>			
	Format: =n Total Length - 2			
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">5h</td> <td>Excludes DWord (0,1) <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	5h
Value	Name			
5h	Excludes DWord (0,1) <b>[Default]</b>			
1..6	191:0	<b>Constant Body</b> Format: 3DSTATE_CONSTANT(Body) Following table is the shared portion of the 3DSTATE_CONSTANT command for VS, HS, DS, and GS		

<b>3DSTATE_DEPTH_BUFFER</b>				
Source:	RenderCS			
Length Bias:	2			
The depth buffer surface state is delivered as a pipelined state packet. However, the state change pipelining isn't completely transparent (see restriction below).				
<b>Programming Notes</b>				
Restriction: Prior to changing Depth/Stencil Buffer state (i.e., any combination of 3DSTATE_DEPTH_BUFFER, 3DSTATE_CLEAR_PARAMS, 3DSTATE_STENCIL_BUFFER, 3DSTATE_HIER_DEPTH_BUFFER) SW must first issue a pipelined depth stall (PIPE_CONTROL with Depth Stall bit set), followed by a pipelined depth cache flush (PIPE_CONTROL with Depth Flush Bit set, followed by another pipelined depth stall (PIPE_CONTROL with Depth Stall Bit set), unless SW can otherwise guarantee that the pipeline from WM onwards is already flushed (e.g., via a preceding MI_FLUSH).				
3DSTATE_DEPTH_BUFFER must always be programmed along with the other Depth/Stencil state commands(i.e. 3DSTATE_CLEAR_PARAMS, 3DSTATE_STENCIL_BUFFER, or 3DSTATE_HIER_DEPTH_BUFFER).				
The depth buffer is always Tile-Y				
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value:	3h GFXPIPE	
		Format:	OpCode	
	28:27	<b>Command SubType</b>		
		Default Value:	3h GFXPIPE_3D	
		Format:	OpCode	
	26:24	<b>3D Command Opcode</b>		
Default Value:		0h 3DSTATE_PIPELINED		
Format:		OpCode		
23:16	<b>3D Command Sub Opcode</b>			
	Default Value:	05h 3DSTATE_DEPTH_BUFFER		
	Format:	OpCode		
15:8	<b>Reserved</b>			
	Format:	MBZ		
7:0	<b>Dword Length</b>			
	Default Value:	5h Excludes Dword (0,1)		
	Format:	=n Total Length - 2		
1	31:29	<b>Surface Type</b>		
		This field defines the type of the surface.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	SURFTYPE_1D	Defines a 1-dimensional map or array of maps
1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps		

<b>3DSTATE_DEPTH_BUFFER</b>		
	2h	SURFTYPE_3D Defines a 3-dimensional (volumetric) map
	3h	SURFTYPE_CUBE Defines a cube map
	4h-6h	Reserved
	7h	SURFTYPE_NULL Defines a null surface
<b>Programming Notes</b>		
The <b>Surface Type</b> of the depth buffer must be the same as the <b>Surface Type</b> of the render target(s) (defined in SURFACE_STATE), unless either the depth buffer or render targets are SURFTYPE_NULL		
28	<b>Depth Write Enable</b>	
	Format:	Enable
This field enables depth writes to the depth buffer surface. Both this field and the <b>Depth Buffer Write Enable</b> field in DEPTH_STENCIL_STATE must be enabled in order for depth writes to occur.		
27	<b>Stencil Write Enable</b>	
	Format:	Enable
This field enables stencil writes to the depth buffer or stencil buffer surface, depending on where stencil is located. Both this field and the <b>Stencil Buffer Write Enable</b> field in DEPTH_STENCIL_STATE must be enabled in order for stencil writes to occur.		
26:23	<b>Reserved</b>	
	Format:	MBZ
22	<b>Hierarchical Depth Buffer Enable</b>	
	Format:	Enable
If enabled, indicates that a hierarchical depth buffer is defined.		
<b>Programming Notes</b>		
If this field is enabled, the <b>Software Tiled Rendering Mode</b> must be NORMAL. This field must be disabled if <b>Early Depth Test Enable</b> is disabled.		
21	<b>Reserved</b>	
	Format:	MBZ
20:18	<b>Surface Format</b>	
Specifies the format of the depth buffer. See <b>Stencil Test Enable</b> field in DEPTH_STENCIL_STATE field for restrictions on the use of some of these formats.		
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Reserved      Reserved
	1h	D32_FLOAT      D32_FLOAT
	2h	Reserved      Reserved
	3h	D24_UNORM_X8_UINT      D24_UNORM_X8_UINT
	4h	Reserved      Reserved
	5h	D16_UNORM      D16_UNORM
	6h-7h	Reserved      Reserved

<b>3DSTATE_DEPTH_BUFFER</b>									
17:0	<p><b>Surface Pitch</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U18-1 Pitch in Bytes</td> </tr> </table> <p>This field specifies the pitch of the depth buffer in (#Bytes - 1).</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 15%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[127, 3FFFFh]</td> <td></td> <td>corresponding to [128B, 256KB] also restricted to a multiple of 128B</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>The pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB].</p>	Format:	U18-1 Pitch in Bytes	Value	Name	Description	[127, 3FFFFh]		corresponding to [128B, 256KB] also restricted to a multiple of 128B
	Format:	U18-1 Pitch in Bytes							
	Value	Name	Description						
	[127, 3FFFFh]		corresponding to [128B, 256KB] also restricted to a multiple of 128B						
2	<p><b>Surface Base Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]Depth_Buffer</td> </tr> </table> <p>This field specifies the starting Dword address of the buffer in mapped Graphics Memory.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>The Depth Buffer can only be mapped to Main Memory (uncached).</p> <p>If the buffer is linear, the surface must be 64-byte aligned.</p>	Format:	GraphicsAddress[31:0]Depth_Buffer						
	Format:	GraphicsAddress[31:0]Depth_Buffer							
	3	<p><b>Height</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U14</td> </tr> </table> <p>Range: SURFTYPE_1D: must be zeroSURFTYPE_2D: height of surface - 1 (y/v dimension) [0,16383]SURFTYPE_3D: height of surface - 1 (y/v dimension) [0,2047]SURFTYPE_CUBE: height of surface - 1 (y/v dimension) [0, 16383]</p> <p>This field specifies the height of the surface. If the surface is MIP-mapped, this field contains the height of the base MIP level.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>The Height of the depth buffer must be the same as the Height of the render target(s) (defined in SURFACE_STATE), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).</p>	Format:	U14					
		Format:	U14						
17:4		<p><b>Width</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U14-1</td> </tr> </table> <p>Range: SURFTYPE_1D: width of surface - 1 (x/u dimension) [0, 16383]SURFTYPE_2D: width of surface - 1 (x/u dimension) [0, 16383]SURFTYPE_3D: width of surface - 1 (x/u dimension) [0,2047]SURFTYPE_CUBE: width of surface - 1 (x/u dimension) [0, 16383]</p> <p>This field specifies the width of the surface. If the surface is MIP-mapped, this field specifies the width of the base MIP level. The width is specified in units of pixels.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>The Width specified by this field must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). For cube maps, Width must be set equal to Height.The Width of the depth buffer must be the same as the Width of the render target(s) (defined in SURFACE_STATE), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).</p>	Format:	U14-1					
		Format:	U14-1						

<b>3DSTATE_DEPTH_BUFFER</b>													
3:0	<p><b>LOD</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U4 in LOD units</td> </tr> </table> <p>This field defines the MIP level that is currently being rendered into.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0, 14]</td> <td></td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>The LOD of the depth buffer must be the same as the LOD of the render target(s) (defined in SURFACE_STATE)</p>	Format:	U4 in LOD units	Value	Name	[0, 14]							
Format:	U4 in LOD units												
Value	Name												
[0, 14]													
4	<p>31:21 <b>Depth</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U11-1</td> </tr> </table> <p>This field specifies the total number of levels for a volume texture or the number of array elements allowed to be accessed starting at the Minimum Array Element for arrayed surfaces. If the volume texture is MIP-mapped, this field specifies the depth of the base MIP level.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 25%;">Value</th> <th style="width: 75%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0, 2047]</td> <td>SURFTYPE_1D number of array elements - 1</td> </tr> <tr> <td>[0, 2047]</td> <td>SURFTYPE_2D number of array elements - 1</td> </tr> <tr> <td>[0, 2047]</td> <td>SURFTYPE_3D depth of surface - 1 (r/z dimension)</td> </tr> <tr> <td>0</td> <td>SURFTYPE_CUBE (must be zero)</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>The Depth of the depth buffer must be the same as the Depth of the render target(s) (defined in SURFACE_STATE).</p>	Format:	U11-1	Value	Name	[0, 2047]	SURFTYPE_1D number of array elements - 1	[0, 2047]	SURFTYPE_2D number of array elements - 1	[0, 2047]	SURFTYPE_3D depth of surface - 1 (r/z dimension)	0	SURFTYPE_CUBE (must be zero)
Format:	U11-1												
Value	Name												
[0, 2047]	SURFTYPE_1D number of array elements - 1												
[0, 2047]	SURFTYPE_2D number of array elements - 1												
[0, 2047]	SURFTYPE_3D depth of surface - 1 (r/z dimension)												
0	SURFTYPE_CUBE (must be zero)												
20:10	<p><b>Minimum Array Element</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U11</td> </tr> </table> <p><b>For 1D and 2D Surfaces:</b> This field indicates the minimum array element that can be accessed as part of this surface. The delivered array index is added to this field before being used to address the surface.</p> <p><b>For 3D Surfaces:</b> This field indicates the minimum 'R' coordinate on the LOD currently being rendered to. This field is added to the delivered array index before it is used to address the surface.</p> <p><b>For Other Surfaces:</b> This field is ignored.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0, 2047]</td> <td>SURFTYPE_1D/2D</td> </tr> <tr> <td>[0, 2047]</td> <td>SURFTYPE_3D</td> </tr> </tbody> </table>	Format:	U11	Value	Name	[0, 2047]	SURFTYPE_1D/2D	[0, 2047]	SURFTYPE_3D				
Format:	U11												
Value	Name												
[0, 2047]	SURFTYPE_1D/2D												
[0, 2047]	SURFTYPE_3D												
9:4	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ												
3:0	<p><b>Depth Buffer Object Control State</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <p>Specifies the memory object control state for the depth buffer.</p>	Format:	MEMORY_OBJECT_CONTROL_STATE										
Format:	MEMORY_OBJECT_CONTROL_STATE												



<b>3DSTATE_DEPTH_BUFFER</b>				
5	31:16	<p><b>Depth Coordinate Offset Y</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>S15 in Screen Space (pixels)(3 LSBs MBZ)</td> </tr> </table> <p>Range: [-8192,8191] Bits 31:30 should be a sign extension</p> <p>Specifies a signed pixel offset to be added to the RenderTarget Y coordinate in order to generate a DepthBuffer Y coordinate. (See Depth Coordinate in Windower).</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>The 3 LSBs of both offsets must be zero to ensure correct alignmentSoftware must ensure that the resulting (sum) coordinate value is non-negative</p> <p>This field must be zero when rendering to field-mode (interlaced) Color Buffers (i.e., when Surface State's VerticalLineStride==1).</p> <p>This field can only be nonzero when rendering to surfaces of type SURFTYPE_1D and SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).</p> <p>The offsets need to be aligned to the hashing mode set for WM in the GT_MODE register (0x7008) bits[12:10].</p> <p>For eg if the hashing mode is set to 16x16, the Depth Coordinate Y offset needs to be aligned to the 16x16 pixel block.</p>	Format:	S15 in Screen Space (pixels)(3 LSBs MBZ)
	Format:	S15 in Screen Space (pixels)(3 LSBs MBZ)		
15:0	<p><b>Depth Coordinate Offset X</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>S15 in Screen Space (pixels)(3 LSBs MBZ)</td> </tr> </table> <p>Range: [-8192,8191] Bits 15:14 should be a sign extension</p> <p>Specifies a signed pixel offset to be added to the RenderTarget X coordinate in order to generate a DepthBuffer X coordinate. (See Depth Coordinate in Windower).</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>The 3 LSBs of both offsets must be zero to ensure correct alignmentSoftware must ensure that the resulting (sum) coordinate value is non-negative.</p> <p>This field must be zero when rendering to field-mode (interlaced) Color Buffers (i.e., when Surface State's VerticalLineStride==1).</p> <p>This field can only be nonzero when rendering to surfaces of type SURFTYPE_1D and SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).</p> <p>The offsets need to be aligned to the hashing mode set for WM in the GT_MODE register (0x7008) bits[12:10].</p> <p>For eg if the hashing mode is set to 16x16, the Depth Coordinate X offset needs to be aligned to the 16x16 pixel block.</p>	Format:	S15 in Screen Space (pixels)(3 LSBs MBZ)	
Format:	S15 in Screen Space (pixels)(3 LSBs MBZ)			
6	31:21	<p><b>Render Target View Extent</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U11</td> </tr> </table>	Format:	U11
		Format:	U11	
		<p>Range: SURFTYPE_1D/2D: same value as Depth field</p>		
		<p>Range: SURFTYPE_3D: [0, 2047] to indicate extent of [1, 2048]</p>		
<p><b>For 3D Surfaces:</b></p> <p>This field indicates the extent of the accessible 'R' coordinates minus 1 on the LOD currently being rendered to.</p>				

<b>3DSTATE_DEPTH_BUFFER</b>				
		<p><b>For 1D and 2D Surfaces:</b> This field must be set to the same value as the Depth field.</p> <p><b>For Other Surfaces:</b> This field is ignored.</p>		
	20:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			

<b>3DSTATE_DEPTH_STENCIL_STATE_POINTERS</b>			
Source:		RenderCS	
Length Bias:		2	
Set up the pointer to the Depth Stencil state.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		25h 3DSTATE_DEPTH_STENCIL_STATE_POINTERS	
Format:		OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	0h DWORD_COUNT_n	
	Format:	=n	
1	31:6	<b>Pointer to DEPTH_STENCIL_STATE</b>	
		Format: DynamicStateOffset[31:6]DEPTH_STENCIL_STATE	
	Specifies the 64-byte aligned offset of the DEPTH_STENCIL_STATE. This offset is relative to the <b>Dynamic State Base Address</b>		
	5:1	<b>Reserved</b>	
Format:		MBZ	
0	<b>Reserved</b>		
	Format:	MB0	

<b>3DSTATE_DRAWING_RECTANGLE</b>						
Source:		RenderCS				
Length Bias:		2				
The 3DSTATE_DRAWING_RECTANGLE command is used to set the 3D drawing rectangle and related state.						
DWord	Bit	Description				
0	31:29	<b>Command Type</b>				
		Default Value: 3h GFXPIPE Format: OpCode				
	28:27	<b>Command SubType</b>				
		Default Value: 3h GFXPIPE_3D Format: OpCode				
	26:24	<b>3D Command Opcode</b>				
		Default Value: 1h 3DSTATE_NONPIPELINED Format: OpCode				
	23:16	<b>3D Command Sub Opcode</b>				
		Default Value: 00h 3DSTATE_DRAWING_RECTANGLE Format: OpCode				
	15:14	<b>Reserved</b>				
		Format: MBZ				
13:8	<b>Reserved</b>					
	Format: MBZ					
7:0	<b>DWord Length</b>					
	Default Value: 2h Excludes DWord (0,1) Format: =n Total Length - 2					
1	31:16	<b>Clipped Drawing Rectangle Y Min</b>				
		Format: U16 in Pixels from Color Buffer origin (upper left corner)				
		Specifies Ymin value of (inclusive) intersection of Drawing rectangle with the Color (Destination) Buffer, used for clipping. Pixels with Y coordinates less than Ymin will be clipped out.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td>Device ignores bits 31:30</td> </tr> </tbody> </table>	Value	Name	[0,16383]	Device ignores bits 31:30
Value	Name					
[0,16383]	Device ignores bits 31:30					
		<p style="text-align: center;"><b>Programming Notes</b></p> <p>This value can be larger than Clipped Drawing Rectangle Y Max. If Ymin&gt;Ymax, the clipped drawing rectangle is null, all polygons are discarded. If Ymin==Ymax, the clipped drawing rectangle is 1 pixel wide in the Y direction.</p>				
15:0		<b>Clipped Drawing Rectangle X Min</b>				
		Format: U16 in Pixels from Color Buffer origin (upper left corner)				
		Specifies Xmin value of (inclusive) intersection of Drawing rectangle with the Color (Destination) Buffer, used for clipping. Pixels with X coordinates less than Xmin will be clipped out.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> </tbody> </table>	Value	Name		
Value	Name					

<b>3DSTATE_DRAWING_RECTANGLE</b>													
	<table border="1"> <tr> <td>[0,16383]</td> <td>Device ignores bits 15:14</td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Programming Notes</b></td> </tr> <tr> <td colspan="2">This value can be larger than Clipped Drawing Rectangle X Max. If Xmin&gt;Xmax, the clipped drawing rectangle is null, all polygons are discarded. If Xmin==Xmax, the clipped drawing rectangle is 1 pixel wide in the X direction.</td> </tr> </table>	[0,16383]	Device ignores bits 15:14	<b>Programming Notes</b>		This value can be larger than Clipped Drawing Rectangle X Max. If Xmin>Xmax, the clipped drawing rectangle is null, all polygons are discarded. If Xmin==Xmax, the clipped drawing rectangle is 1 pixel wide in the X direction.							
[0,16383]	Device ignores bits 15:14												
<b>Programming Notes</b>													
This value can be larger than Clipped Drawing Rectangle X Max. If Xmin>Xmax, the clipped drawing rectangle is null, all polygons are discarded. If Xmin==Xmax, the clipped drawing rectangle is 1 pixel wide in the X direction.													
2	<table border="1"> <tr> <td>31:16</td> <td> <b>Clipped Drawing Rectangle Y Max</b>            Format: U16 in Pixels from Color Buffer origin (upper left corner)            Specifies Ymax value of (inclusive) intersection of Drawing rectangle with the Color (Destination) Buffer, used for clipping. Pixels with coordinates greater than Ymax will be clipped out.           <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td>Device ignores bits 31:30</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p>           This value can be less than Clipped Drawing Rectangle Y Min. If Ymax&lt;Ymin, the clipped drawing rectangle is null, all polygons are discarded. If Ymin==Ymax, the clipped drawing rectangle is 1 pixel wide in the Y direction.         </td> </tr> <tr> <td>15:0</td> <td> <b>Clipped Drawing Rectangle X Max</b>            Format: U16 in Pixels from Color Buffer origin (upper left corner)            Specifies Xmax value of (inclusive) intersection of Drawing rectangle with the Color (Destination) Buffer, used for clipping. Pixels with coordinates greater than Xmax will be clipped out.           <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td>Device ignores bits 15:14</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p>           This value can be less than Clipped Drawing Rectangle X Min. If Xmax&lt;Xmin, the clipped drawing rectangle is null, all polygons are discarded. If Xmin==Xmax, the clipped drawing rectangle is 1 pixel wide in the X direction.         </td> </tr> </table>	31:16	<b>Clipped Drawing Rectangle Y Max</b> Format: U16 in Pixels from Color Buffer origin (upper left corner) Specifies Ymax value of (inclusive) intersection of Drawing rectangle with the Color (Destination) Buffer, used for clipping. Pixels with coordinates greater than Ymax will be clipped out. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td>Device ignores bits 31:30</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> This value can be less than Clipped Drawing Rectangle Y Min. If Ymax<Ymin, the clipped drawing rectangle is null, all polygons are discarded. If Ymin==Ymax, the clipped drawing rectangle is 1 pixel wide in the Y direction.	Value	Name	[0,16383]	Device ignores bits 31:30	15:0	<b>Clipped Drawing Rectangle X Max</b> Format: U16 in Pixels from Color Buffer origin (upper left corner) Specifies Xmax value of (inclusive) intersection of Drawing rectangle with the Color (Destination) Buffer, used for clipping. Pixels with coordinates greater than Xmax will be clipped out. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td>Device ignores bits 15:14</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> This value can be less than Clipped Drawing Rectangle X Min. If Xmax<Xmin, the clipped drawing rectangle is null, all polygons are discarded. If Xmin==Xmax, the clipped drawing rectangle is 1 pixel wide in the X direction.	Value	Name	[0,16383]	Device ignores bits 15:14
31:16	<b>Clipped Drawing Rectangle Y Max</b> Format: U16 in Pixels from Color Buffer origin (upper left corner) Specifies Ymax value of (inclusive) intersection of Drawing rectangle with the Color (Destination) Buffer, used for clipping. Pixels with coordinates greater than Ymax will be clipped out. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td>Device ignores bits 31:30</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> This value can be less than Clipped Drawing Rectangle Y Min. If Ymax<Ymin, the clipped drawing rectangle is null, all polygons are discarded. If Ymin==Ymax, the clipped drawing rectangle is 1 pixel wide in the Y direction.	Value	Name	[0,16383]	Device ignores bits 31:30								
Value	Name												
[0,16383]	Device ignores bits 31:30												
15:0	<b>Clipped Drawing Rectangle X Max</b> Format: U16 in Pixels from Color Buffer origin (upper left corner) Specifies Xmax value of (inclusive) intersection of Drawing rectangle with the Color (Destination) Buffer, used for clipping. Pixels with coordinates greater than Xmax will be clipped out. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td>Device ignores bits 15:14</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> This value can be less than Clipped Drawing Rectangle X Min. If Xmax<Xmin, the clipped drawing rectangle is null, all polygons are discarded. If Xmin==Xmax, the clipped drawing rectangle is 1 pixel wide in the X direction.	Value	Name	[0,16383]	Device ignores bits 15:14								
Value	Name												
[0,16383]	Device ignores bits 15:14												
3	<table border="1"> <tr> <td>31:16</td> <td> <b>Drawing Rectangle Origin Y</b>            Format: S15 in Pixels from Color Buffer origin (upper left corner).  <p style="text-align: center;"><b>Description</b></p>           Range: [-16384,16383] (Bit 31 should be a sign extension)            Specifies Y origin of Drawing Rectangle (in whole pixels) relative to origin of the Color Buffer, used to map incoming (Draw Rectangle-relative) vertex positions to the Color Buffer space.         </td> </tr> <tr> <td>15:0</td> <td> <b>Drawing Rectangle Origin X</b>            Format: S15 in Pixels from Color Buffer origin (upper left corner).  <p style="text-align: center;"><b>Description</b></p>           Range: [-16384,16383] (Bit 15 should be a sign extension)         </td> </tr> </table>	31:16	<b>Drawing Rectangle Origin Y</b> Format: S15 in Pixels from Color Buffer origin (upper left corner). <p style="text-align: center;"><b>Description</b></p> Range: [-16384,16383] (Bit 31 should be a sign extension) Specifies Y origin of Drawing Rectangle (in whole pixels) relative to origin of the Color Buffer, used to map incoming (Draw Rectangle-relative) vertex positions to the Color Buffer space.	15:0	<b>Drawing Rectangle Origin X</b> Format: S15 in Pixels from Color Buffer origin (upper left corner). <p style="text-align: center;"><b>Description</b></p> Range: [-16384,16383] (Bit 15 should be a sign extension)								
31:16	<b>Drawing Rectangle Origin Y</b> Format: S15 in Pixels from Color Buffer origin (upper left corner). <p style="text-align: center;"><b>Description</b></p> Range: [-16384,16383] (Bit 31 should be a sign extension) Specifies Y origin of Drawing Rectangle (in whole pixels) relative to origin of the Color Buffer, used to map incoming (Draw Rectangle-relative) vertex positions to the Color Buffer space.												
15:0	<b>Drawing Rectangle Origin X</b> Format: S15 in Pixels from Color Buffer origin (upper left corner). <p style="text-align: center;"><b>Description</b></p> Range: [-16384,16383] (Bit 15 should be a sign extension)												

<b>3DSTATE_DRAWING_RECTANGLE</b>	
	Specifies X origin of Drawing Rectangle (in whole pixels) relative to origin of the Color Buffer, used to map incoming (Draw Rectangle-relative) vertex positions to the Color Buffer space.

<b>3DSTATE_DS</b>										
Source:	RenderCS									
Length Bias:	2									
The state used by DS is defined with this inline state packet										
DWord	Bit	Description								
0	31:29	<b>Command Type</b>								
		Default Value:	3h GFXPIPE							
		Format:	OpCode							
	28:27	<b>Command SubType</b>								
		Default Value:	3h GFXPIPE_3D							
		Format:	OpCode							
	26:24	<b>3D Command Opcode</b>								
Default Value:		0h 3DSTATE_PIPELINED								
Format:		OpCode								
23:16	<b>3D Command Sub Opcode</b>									
	Default Value:	1Dh 3DSTATE_DS								
	Format:	OpCode								
15:8	<b>Reserved</b>									
	Format:	MBZ								
7:0	<b>DWord Length</b>									
	Default Value:	4h Excludes DWord (0,1)								
	Format:	=n Total Length - 2								
1	31:6	<b>Kernel Start Pointer</b>								
		Format:	InstructionBaseOffset[31:6]Kernel							
	<p>This field specifies the starting location of the kernel program run by threads spawned by this FF unit.</p> <p>It is specified as a 64-byte-granular offset from the Instruction Base Address.</p> <p>This field is ignored if DS Function Enable is DISABLED.</p>									
5:0	<b>Reserved</b>									
	Format:	MBZ								
2	31	<b>Single Domain Point Dispatch</b>								
		Format:	U1 Enumerated Type							
		This field can be used to force single domain point SIMD4x2 DS threads.								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Multiple</td> <td>Dual domain point SIMD4x2 thread dispatches are allowed.</td> </tr> <tr> <td>1h</td> <td>Single</td> <td>Single domain point SIMD4x2 thread dispatches are forced.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Multiple	Dual domain point SIMD4x2 thread dispatches are allowed.	1h	Single
	Value	Name	Description							
0h	Multiple	Dual domain point SIMD4x2 thread dispatches are allowed.								
1h	Single	Single domain point SIMD4x2 thread dispatches are forced.								
30	<b>Vector Mask Enable</b>									
	Format:	U1 Enumerated Type								
When SPF=0, Vector Mask Enable (VME) specifies which mask to use to initialize the initial										

<b>3DSTATE_DS</b>																				
		<p>channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Dmask</td> <td>Channels are enabled based on the dispatch mask</td> </tr> <tr> <td>1h</td> <td>Vmask</td> <td>Channels are enabled based on the vector mask</td> </tr> </tbody> </table>	Value	Name	Description	0h	Dmask	Channels are enabled based on the dispatch mask	1h	Vmask	Channels are enabled based on the vector mask									
Value	Name	Description																		
0h	Dmask	Channels are enabled based on the dispatch mask																		
1h	Vmask	Channels are enabled based on the vector mask																		
29:27	<b>Sampler Count</b>	<p>Format: <span style="float: right;">U3</span></p> <p>Specifies how many samplers (in multiples of 4) the kernel uses. Used only for prefetching the associated sampler state entries. This field is ignored if DS Function Enable is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No Samplers</td> <td>no samplers used</td> </tr> <tr> <td>1h</td> <td>1-4 Samplers</td> <td>between 1 and 4 samplers used</td> </tr> <tr> <td>2h</td> <td>5-8 Samplers</td> <td>between 5 and 8 samplers used</td> </tr> <tr> <td>3h</td> <td>9-12 Samplers</td> <td>between 9 and 12 samplers used</td> </tr> <tr> <td>4h</td> <td>13-16 Samplers</td> <td>between 13 and 16 samplers used</td> </tr> </tbody> </table>	Value	Name	Description	0h	No Samplers	no samplers used	1h	1-4 Samplers	between 1 and 4 samplers used	2h	5-8 Samplers	between 5 and 8 samplers used	3h	9-12 Samplers	between 9 and 12 samplers used	4h	13-16 Samplers	between 13 and 16 samplers used
Value	Name	Description																		
0h	No Samplers	no samplers used																		
1h	1-4 Samplers	between 1 and 4 samplers used																		
2h	5-8 Samplers	between 5 and 8 samplers used																		
3h	9-12 Samplers	between 9 and 12 samplers used																		
4h	13-16 Samplers	between 13 and 16 samplers used																		
26	<b>Reserved</b>	<p>Format: <span style="float: right;">MBZ</span></p>																		
25:18	<b>Binding Table Entry Count</b>	<p>Format: <span style="float: right;">U8</span></p> <p>When HW Generated Binding Table is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. <b>Note:</b>For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache. This field is ignored if DS Function Enable is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,255]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,255]															
Value	Name																			
[0,255]																				
17	<b>Reserved</b>	<p>Format: <span style="float: right;">MBZ</span></p>																		
16	<b>Floating Point Mode</b>	<p>Format: <span style="float: right;">U1 Enumerated Type</span></p> <p>Specifies the initial floating point mode used by the dispatched thread. This field is ignored if DS Function Enable is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>IEEE-754</td> <td>Use IEEE-754 Rules</td> </tr> <tr> <td>1h</td> <td>Alternate</td> <td>Use alternate rules</td> </tr> </tbody> </table>	Value	Name	Description	0h	IEEE-754	Use IEEE-754 Rules	1h	Alternate	Use alternate rules									
Value	Name	Description																		
0h	IEEE-754	Use IEEE-754 Rules																		
1h	Alternate	Use alternate rules																		
15	<b>Reserved</b>	<p>Format: <span style="float: right;">MBZ</span></p>																		
14	<b>Reserved</b>																			



<b>3DSTATE_DS</b>							
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
13	<p><b>Illegal Opcode Exception Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if DS Function Enable is DISABLED.</p>	Format:	Enable				
Format:	Enable						
12:8	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
7	<p><b>Software Exception Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if DS Function Enable is DISABLED.</p>	Format:	Enable				
Format:	Enable						
6:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
3	<p><b>31:10 Scratch Space Base Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GeneralStateOffset[31:10]ScratchSpace</td> </tr> </table> <p>Specifies the starting location of the scratch space area allocated to this FF unit as a 1K-byte aligned offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space. The computed offset of the thread-specific portion will be passed in the thread payload as Scratch Space Offset. The thread is expected to utilize "stateless" DataPort read/write requests to access scratch space, where the DataPort will cause the General State Base Address to be added to the offset passed in the request header. This field is ignored if DS Function Enable is DISABLED.</p>	Format:	GeneralStateOffset[31:10]ScratchSpace				
Format:	GeneralStateOffset[31:10]ScratchSpace						
9:4	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
3:0	<p><b>Per-Thread Scratch Space</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U4 power of 2 Bytes over 1K Bytes</td> </tr> </table> <p>Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space. This field is ignored if DS Function Enable is DISABLED.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,11]</td> <td>indicating [1K Bytes, 2M Bytes]</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This amount is available to the kernel for information only. It will be passed verbatim (if not altered by the kernel) to the Data Port in any scratch space access messages, but the Data Port will ignore it.</p>	Format:	U4 power of 2 Bytes over 1K Bytes	Value	Name	[0,11]	indicating [1K Bytes, 2M Bytes]
Format:	U4 power of 2 Bytes over 1K Bytes						
Value	Name						
[0,11]	indicating [1K Bytes, 2M Bytes]						

<b>3DSTATE_DS</b>								
4	31:25	<b>Reserved</b> Format: _____ MBZ						
	24:20	<b>Dispatch GRF Start Register For URB Data</b> Format: _____ U5 Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. This field is ignored if DS Function Enable is DISABLED. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,31]</td> <td>indicating GRF [R0,R31]</td> </tr> </tbody> </table>	Value	Name	[0,31]	indicating GRF [R0,R31]		
	Value	Name						
	[0,31]	indicating GRF [R0,R31]						
	19:18	<b>Reserved</b> Format: _____ MBZ						
	17:11	<b>Patch URB Entry Read Length</b> Format: _____ U7 Specifies how much data (in 256-bit units) is to be read from the Patch URB entry and passed in the DS thread payload. This field is ignored if DS Function Enable is DISABLED. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0, 64]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0, 64]			
	Value	Name						
	[0, 64]							
10	<b>Reserved</b> Format: _____ MBZ							
9:4	<b>Patch URB Entry Read Offset</b> Specifies the offset (in 256-bit units) at which Patch URB data is to be read from the URB before being included in the thread payload. This field is ignored if DS Function Enable is DISABLED. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0, 63]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0, 63]				
Value	Name							
[0, 63]								
3:0	<b>Reserved</b> Format: _____ MBZ							
5	31:25	<b>Maximum Number of Threads</b> Format: _____ U7-1 Thread Count Specifies the maximum number of simultaneous DS threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance. This field is ignored if DS Function Enable is DISABLED. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 20%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td></td> <td>indicating thread count of [1,16]</td> </tr> </tbody> </table>	Value	Name	Description	[0,15]		indicating thread count of [1,16]
	Value	Name	Description					
	[0,15]		indicating thread count of [1,16]					
	24:21	<b>Reserved</b> Format: _____ MBZ						
	20:11	<b>Reserved</b>						
10	<b>Statistics Enable</b>							

<b>3DSTATE_DS</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>If ENABLED, this FF unit will engage in statistics gathering. If DISABLED, statistics information associated with this FF stage will be left unchanged. This field is ignored if DS Function Enable is DISABLED.</p>	Format:	Enable	
Format:	Enable			
9:3	<b>Reserved</b>			
2	<p><b>Compute W Coordinate Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>If ENABLED, the DS unit will (for each domain point) compute <math>W = 1 - (U + V)</math> and pass the result as a floating point value in the DS thread payload. If DISABLED, 0.0 will be passed. This field must only be ENABLED for the tessellation of TRI domains, where UVW coordinates are required. This field must be DISABLED for other domains (as they only require UV coordinates) otherwise the computed W coordinate is UNDEFINED. This field is ignored if DS Function Enable is DISABLED.</p>	Format:	Enable	
Format:	Enable			
1	<p><b>DS Cache Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Disable</td> </tr> </table> <p>This bit controls the operation of the DS Cache. This field is ignored if DS Function Enable is DISABLED.</p> <p>If the DS Cache is DISABLED and the DS Function is ENABLED, the DS Cache is not used and all incoming domain points will be passed to DS threads.</p> <p>If the DS Cache is ENABLED and the DS Function is ENABLED, incoming domain points that do not hit in the DS Cache will be passed to DS threads. The DS Cache is invalidated whenever the DS Cache becomes DISABLED, whenever the DS Function Enable toggles, and between patches.</p>	Format:	Disable	
Format:	Disable			
0	<p><b>DS Function Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>If ENABLED, DS threads will be spawned to process incoming domain points which miss in the DS cache.</p> <p>If DISABLED, the DS stage goes into pass-through mode and performs no specific processing. This field is always used.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Programming Notes</b></td> </tr> </table> <p>The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.</p>	Format:	Enable	<b>Programming Notes</b>
Format:	Enable			
<b>Programming Notes</b>				

<b>3DSTATE_DS</b>									
Source: RenderCS									
Length Bias: 2									
The state used by DS is defined with this inline state packet									
DWord	Bit	Description							
0	31:29	<b>Command Type</b>							
		Default Value: 3h GFXPIPE Format: OpCode							
	28:27	<b>Command SubType</b>							
		Default Value: 3h GFXPIPE_3D Format: OpCode							
	26:24	<b>3D Command Opcode</b>							
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode							
	23:16	<b>3D Command Sub Opcode</b>							
Default Value: 1Dh 3DSTATE_DS Format: OpCode									
15:8	<b>Reserved</b>								
7:0	<b>DWord Length</b>	Format: MBZ							
		Default Value: 4h Excludes DWord (0,1)							
		Format: =n Total Length - 2							
1	31:6	<b>Kernel Start Pointer</b>							
	Format: InstructionBaseOffset[31:6]Kernel This field specifies the starting location of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the Instruction Base Address. This field is ignored if DS Function Enable is DISABLED.								
5:0	<b>Reserved</b>								
2	31	<b>Single Program Flow (SPF)</b>							
		Format: U1 Enumerated Type							
		Specifies the initial condition of the kernel program as either a single program flow (SIMD <sub>n</sub> m with m = 1) or as multiple program flows (SIMD <sub>n</sub> m with m > 1). See CR0 description in ISA Execution Environment.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Multiple</td> <td>Multiple Program Flows (1- or 2-vertex threads spawned, operating under normal (SIMD4x2) mode)</td> </tr> <tr> <td>1h</td> <td>Single</td> <td>Single Program Flow (only 1-vertex threads spawned, operating under SPF EU mode)</td> </tr> </tbody> </table>	Value	Name	Description	0h	Multiple	Multiple Program Flows (1- or 2-vertex threads spawned, operating under normal (SIMD4x2) mode)	1h
Value	Name	Description							
0h	Multiple	Multiple Program Flows (1- or 2-vertex threads spawned, operating under normal (SIMD4x2) mode)							
1h	Single	Single Program Flow (only 1-vertex threads spawned, operating under SPF EU mode)							

<b>3DSTATE_DS</b>																			
30	<b>Vector Mask Enable (VME)</b> Format: U1 Enumerated Type When SPF=0, VME specifies which mask to use to initialize the initial channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Dmask</td> <td>Channels are enabled based on the dispatch mask</td> </tr> <tr> <td>1h</td> <td>Vmask</td> <td>Channels are enabled based on the vector mask</td> </tr> </tbody> </table>	Value	Name	Description	0h	Dmask	Channels are enabled based on the dispatch mask	1h	Vmask	Channels are enabled based on the vector mask									
	Value	Name	Description																
	0h	Dmask	Channels are enabled based on the dispatch mask																
1h	Vmask	Channels are enabled based on the vector mask																	
<b>29:27 Sampler Count</b> Format: U3 Specifies how many samplers (in multiples of 4) the kernel uses. Used only for prefetching the associated sampler state entries. This field is ignored if DS Function Enable is DISABLED.																			
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No Samplers</td> <td>no samplers used</td> </tr> <tr> <td>1h</td> <td>1-4 Samplers</td> <td>between 1 and 4 samplers used</td> </tr> <tr> <td>2h</td> <td>5-8 Samplers</td> <td>between 5 and 8 samplers used</td> </tr> <tr> <td>3h</td> <td>9-12 Samplers</td> <td>between 9 and 12 samplers used</td> </tr> <tr> <td>4h</td> <td>13-16 Samplers</td> <td>between 13 and 16 samplers used</td> </tr> </tbody> </table>		Value	Name	Description	0h	No Samplers	no samplers used	1h	1-4 Samplers	between 1 and 4 samplers used	2h	5-8 Samplers	between 5 and 8 samplers used	3h	9-12 Samplers	between 9 and 12 samplers used	4h	13-16 Samplers	between 13 and 16 samplers used
Value	Name	Description																	
0h	No Samplers	no samplers used																	
1h	1-4 Samplers	between 1 and 4 samplers used																	
2h	5-8 Samplers	between 5 and 8 samplers used																	
3h	9-12 Samplers	between 9 and 12 samplers used																	
4h	13-16 Samplers	between 13 and 16 samplers used																	
26	<b>Reserved</b> Format: MBZ																		
	<b>25:18 Binding Table Entry Count</b> <b>When HW Generated Binding Table is disabled:</b> Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state.  This field is ignored if <b>DS Function Enable</b> is DISABLED.																		
<table border="1"> <thead> <tr> <th colspan="2">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.</td> </tr> </tbody> </table>		Programming Notes		For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.															
Programming Notes																			
For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.																			
17	<b>Thread Priority</b> Format: U1 Enumerated Type Specifies the priority of the thread for dispatch: This field is ignored if DS Function Enable is DISABLED.																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Normal Priority</td> </tr> <tr> <td>1h</td> <td>High Priority</td> </tr> </tbody> </table>	Value	Name	0h	Normal Priority	1h	High Priority												
	Value	Name																	
	0h	Normal Priority																	
1h	High Priority																		
<b>16 Floating Point Mode</b> Format: U1 Enumerated Type Specifies the initial floating point mode used by the dispatched thread. This field is ignored if DS Function Enable is DISABLED.																			
(Continuation of Floating Point Mode description)																			

<b>3DSTATE_DS</b>			
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	IEEE-754	Use IEEE-754 Rules
	1h	Alternate	Use alternate rules
15:14	<b>Reserved</b>		
	Format:	MBZ	
13	<b>Illegal Opcode Exception Enable</b>		
	Format:	Enable	
	This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if DS Function Enable is DISABLED.		
12:8	<b>Reserved</b>		
	Format:	MBZ	
7	<b>Software Exception Enable</b>		
	Format:	Enable	
	This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if DS Function Enable is DISABLED.		
6:0	<b>Reserved</b>		
	Format:	MBZ	
3	31:10	<b>Scratch Space Base Offset</b>	
	Format:	GeneralStateOffset[31:10]ScratchSpace	
	Specifies the starting location of the scratch space area allocated to this FF unit as a 1K-byte aligned offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space. The computed offset of the thread-specific portion will be passed in the thread payload as Scratch Space Offset. The thread is expected to utilize stateless DataPort read/write requests to access scratch space, where the DataPort will cause the General State Base Address to be added to the offset passed in the request header. This field is ignored if DS Function Enable is DISABLED.		
	9:4	<b>Reserved</b>	
	Format:	MBZ	
	3:0	<b>Per-Thread Scratch Space</b>	
	Format:	U4 power of 2 Bytes over 1K Bytes	
	Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space. This field is ignored if DS Function Enable is DISABLED.		
	<b>Value</b>	<b>Name</b>	

<b>3DSTATE_DS</b>											
	<table border="1"> <tr> <td>[0,11]</td> <td>indicating [1K Bytes, 2M Bytes]</td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Programming Notes</b></td> </tr> <tr> <td colspan="2">This amount is available to the kernel for information only. It will be passed verbatim (if not altered by the kernel) to the Data Port in any scratch space access messages, but the Data Port will ignore it.</td> </tr> </table>	[0,11]	indicating [1K Bytes, 2M Bytes]	<b>Programming Notes</b>		This amount is available to the kernel for information only. It will be passed verbatim (if not altered by the kernel) to the Data Port in any scratch space access messages, but the Data Port will ignore it.					
[0,11]	indicating [1K Bytes, 2M Bytes]										
<b>Programming Notes</b>											
This amount is available to the kernel for information only. It will be passed verbatim (if not altered by the kernel) to the Data Port in any scratch space access messages, but the Data Port will ignore it.											
4	<table border="1"> <tr> <td>31:25</td> <td><b>Reserved</b></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	31:25	<b>Reserved</b>	Format:	MBZ						
	31:25	<b>Reserved</b>									
	Format:	MBZ									
	<table border="1"> <tr> <td>24:20</td> <td><b>Dispatch GRF Start Register for URB Data</b></td> </tr> <tr> <td>Format:</td> <td>U5</td> </tr> <tr> <td colspan="2">Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. This field is ignored if DS Function Enable is DISABLED.</td> </tr> <tr> <td style="text-align: center;"><b>Value</b></td> <td style="text-align: center;"><b>Name</b></td> </tr> <tr> <td>[0,31]</td> <td>indicating GRF [R0,R31]</td> </tr> </table>	24:20	<b>Dispatch GRF Start Register for URB Data</b>	Format:	U5	Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. This field is ignored if DS Function Enable is DISABLED.		<b>Value</b>	<b>Name</b>	[0,31]	indicating GRF [R0,R31]
	24:20	<b>Dispatch GRF Start Register for URB Data</b>									
	Format:	U5									
	Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. This field is ignored if DS Function Enable is DISABLED.										
<b>Value</b>	<b>Name</b>										
[0,31]	indicating GRF [R0,R31]										
<table border="1"> <tr> <td>19:18</td> <td><b>Reserved</b></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	19:18	<b>Reserved</b>	Format:	MBZ							
19:18	<b>Reserved</b>										
Format:	MBZ										
<table border="1"> <tr> <td>17:11</td> <td><b>Patch URB Entry Read Length</b></td> </tr> <tr> <td>Format:</td> <td>U7</td> </tr> <tr> <td colspan="2">Specifies how much data (in 256-bit units) is to be read from the Patch URB entry and passed in the DS thread payload. This field is ignored if DS Function Enable is DISABLED.</td> </tr> <tr> <td style="text-align: center;"><b>Value</b></td> <td style="text-align: center;"><b>Name</b></td> </tr> <tr> <td>[0,64]</td> <td></td> </tr> </table>	17:11	<b>Patch URB Entry Read Length</b>	Format:	U7	Specifies how much data (in 256-bit units) is to be read from the Patch URB entry and passed in the DS thread payload. This field is ignored if DS Function Enable is DISABLED.		<b>Value</b>	<b>Name</b>	[0,64]		
17:11	<b>Patch URB Entry Read Length</b>										
Format:	U7										
Specifies how much data (in 256-bit units) is to be read from the Patch URB entry and passed in the DS thread payload. This field is ignored if DS Function Enable is DISABLED.											
<b>Value</b>	<b>Name</b>										
[0,64]											
<table border="1"> <tr> <td>10</td> <td><b>Reserved</b></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	10	<b>Reserved</b>	Format:	MBZ							
10	<b>Reserved</b>										
Format:	MBZ										
<table border="1"> <tr> <td>9:4</td> <td><b>Patch URB Entry Read Offset</b></td> </tr> <tr> <td colspan="2">Specifies the offset (in 256-bit units) at which Patch URB data is to be read from the URB before being included in the thread payload. This field is ignored if DS Function Enable is DISABLED.</td> </tr> <tr> <td style="text-align: center;"><b>Value</b></td> <td style="text-align: center;"><b>Name</b></td> </tr> <tr> <td>[0, 63]</td> <td></td> </tr> </table>	9:4	<b>Patch URB Entry Read Offset</b>	Specifies the offset (in 256-bit units) at which Patch URB data is to be read from the URB before being included in the thread payload. This field is ignored if DS Function Enable is DISABLED.		<b>Value</b>	<b>Name</b>	[0, 63]				
9:4	<b>Patch URB Entry Read Offset</b>										
Specifies the offset (in 256-bit units) at which Patch URB data is to be read from the URB before being included in the thread payload. This field is ignored if DS Function Enable is DISABLED.											
<b>Value</b>	<b>Name</b>										
[0, 63]											
<table border="1"> <tr> <td>3:0</td> <td><b>Reserved</b></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	3:0	<b>Reserved</b>	Format:	MBZ							
3:0	<b>Reserved</b>										
Format:	MBZ										
5	<table border="1"> <tr> <td>31:25</td> <td><b>Maximum Number of Threads</b></td> </tr> <tr> <td>Format:</td> <td>U7-1 representing thread count</td> </tr> <tr> <td colspan="2">Specifies the maximum number of simultaneous DS threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock. This field is ignored if DS Function Enable is DISABLED.</td> </tr> <tr> <td style="text-align: center;"><b>Value</b></td> <td style="text-align: center;"><b>Name</b></td> </tr> <tr> <td>[0,15]</td> <td>indicating thread count of [1,16]</td> </tr> </table>	31:25	<b>Maximum Number of Threads</b>	Format:	U7-1 representing thread count	Specifies the maximum number of simultaneous DS threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock. This field is ignored if DS Function Enable is DISABLED.		<b>Value</b>	<b>Name</b>	[0,15]	indicating thread count of [1,16]
	31:25	<b>Maximum Number of Threads</b>									
	Format:	U7-1 representing thread count									
Specifies the maximum number of simultaneous DS threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock. This field is ignored if DS Function Enable is DISABLED.											
<b>Value</b>	<b>Name</b>										
[0,15]	indicating thread count of [1,16]										

<b>3DSTATE_DS</b>				
24:11	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
10	<p><b>Statistics Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>If ENABLED, this FF unit will engage in statistics gathering. If DISABLED, statistics information associated with this FF stage will be left unchanged. This field is ignored if DS Function Enable is DISABLED.</p>	Format:	Enable	
Format:	Enable			
9:3	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
2	<p><b>Compute W Coordinate Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>If ENABLED, the DS unit will (for each domain point) compute <math>W = 1 (U + V)</math> and pass the result as a floating point value in the DS thread payload. If DISABLED, 0.0 will be passed. This field must only be ENABLED for the tessellation of TRI domains, where UVW coordinates are required. This field must be DISABLED for other domains (as they only require UV coordinates) otherwise the computed W coordinate is UNDEFINED. This field is ignored if DS Function Enable is DISABLED.</p>	Format:	Enable	
Format:	Enable			
1	<p><b>DS Cache Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Disable</td> </tr> </table> <p>This bit controls the operation of the DS Cache. This field is ignored if DS Function Enable is DISABLED. If the DS Cache is DISABLED and the DS Function is ENABLED, the DS Cache is not used and all incoming domain points will be passed to DS threads. If the DS Cache is ENABLED and the DS Function is ENABLED, incoming domain points that do not hit in the DS Cache will be passed to DS threads. The DS Cache is invalidated whenever the DS Cache becomes DISABLED, whenever the DS Function Enable toggles, and between patches.</p>	Format:	Disable	
Format:	Disable			
0	<p><b>DS Function Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>If ENABLED, DS threads will be spawned to process incoming domain points which miss in the DS cache. If DISABLED, the DS stage goes into pass-through mode and performs no specific processing. This field is always used.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Programming Notes</b></td> </tr> </table> <p>The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.</p>	Format:	Enable	<b>Programming Notes</b>
Format:	Enable			
<b>Programming Notes</b>				



<b>3DSTATE_GATHER_CONSTANT_HS</b>			
Source:	RenderCS		
Length Bias:	2		
This command uses the constant buffer binding table entries to reference constant buffer surface states for HS unit. The constant data in these is gathered and packed according to a gather table contained in this command.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		36h 3DSTATE_GAHTER_CONSTANT_HS	
Format:		OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>	Default Value:	1h - 80h Excludes DWord (0,1)
		Format:	=n
	Total Length - 2		
1	31:16	<b>Constant Buffer Valid</b>	
		Format:	U16
		This field specifies which of the 16 constant buffers are used in the push constant gather. If a bit is set it indicates the corresponding constant buffer is used. If a bit is clear it indicates the corresponding constant buffer is not used. If this field is zero it indicate that the gather buffer is not used.	
	<b>Value</b>	<b>Name</b>	
	[0,65535]		
15:12	<b>Constant Buffer Binding Table Block</b>		
	Format:	U4	
	This field specifies the 16 entry block constant buffer in the binding table. The constant buffer entry block must be aligned on a 16 entry boundary.		
<b>Value</b>	<b>Name</b>		
[0,15]			
11:2	<b>Reserved</b>		

<b>3DSTATE_GATHER_CONSTANT_HS</b>		
		Format: MBZ
1	<b>Reserved</b>	
	Format: MBZ	
0	<b>Reserved</b>	
	Format: MBZ	
2	31:23 <b>Reserved</b>	Format: MBZ
	22:6 <b>Gather Buffer Offset</b>	Format: GatherBufferOffset[22:6]
	This field specifies the offset of the gather buffer within the Gather Pool.	
	<b>Programming Notes</b>	
	SW increments the offset by the size of the gather buffer in 512 bit units for each gather buffer generated.	
	5 <b>Reserved</b>	Format: MBZ
	4 <b>Reserved</b>	Format: MBZ
	3 <b>Reserved</b>	Format: MBZ
3..n	2:0 <b>Reserved</b>	Format: MBZ
	31:24 <b>Constant Buffer Offset for Entry 2n+1</b>	Format: Offset[7:0]
	This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry 1. Surface Type:ConstantBuffer	
	23:20 <b>Channel Mask for Entry 2n+1</b>	Mask: Mask[3:0]
	Format: ConstantBuffer	
	Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.	
	<b>Programming Notes</b>	
	This field may only be zero if it is the last dword of the command packet.	
19:16 <b>Binding Table Index Offset for Entry 2n+1</b>	Format: Constant Buffer Index offset [3:0]Surface State for ConstantBuffer	
This field specifies the Binding Table index offset from the <b>Constant Buffer Binding Table Block</b> starting point in the Binding Table. This value is added to the <b>Constant Buffer Binding Table Block</b> will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced.		

<b>3DSTATE_GATHER_CONSTANT_HS</b>					
15:8	<p><b>Constant Buffer Offset for Entry 2n+0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>Offset[7:0]ConstantBuffer</td> </tr> </table> <p>This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry 2n+0 (including when <b>On-Die Table Read Enable</b> is set).</p>	Format:	Offset[7:0]ConstantBuffer		
Format:	Offset[7:0]ConstantBuffer				
7:4	<p><b>Channel Mask for Entry 2n+0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Mask:</td> <td>Mask[3:0]</td> </tr> <tr> <td>Format:</td> <td>ConstantBuffer</td> </tr> </table> <p>Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.</p>	Mask:	Mask[3:0]	Format:	ConstantBuffer
Mask:	Mask[3:0]				
Format:	ConstantBuffer				
3:0	<p><b>Binding Table Index offset for Entry 2n+0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>Constant Buffer Index offset [3:0]Surface State for ConstantBuffer</td> </tr> </table> <p>This field specifies the Binding Table index offset from the <b>Constant Buffer Binding Table Block</b> starting point in the Binding Table. This value is added to the <b>Constant Buffer Binding Table Block</b> will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced.</p>	Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer		
Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer				

<b>3DSTATE_GS</b>				
Source: RenderCS				
Length Bias: 2				
Controls the GS stage hardware.				
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value: 3h GFXPIPE		
		Format: OpCode		
	28:27	<b>Command SubType</b>		
		Default Value: 3h GFXPIPE_3D		
		Format: OpCode		
	26:24	<b>3D Command Opcode</b>		
Default Value: 0h 3DSTATE_PIPELINED				
Format: OpCode				
23:16	<b>3D Command Sub Opcode</b>			
	Default Value: 11h 3DSTATE_GS			
	Format: OpCode			
15:8	<b>Reserved</b>			
	Format: MBZ			
7:0	<b>DWord Length</b>			
	Default Value: 5h Excludes DWord (0,1)			
	Format: =n			
1	31:6	<b>Kernel Start Pointer</b>		
		Format: InstructionBaseOffset[31:6]Kernel		
	This field specifies the starting location (1st GEN4 core instruction) of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the Instruction Base Address.			
5:0	<b>Reserved</b>			
	Format: MBZ			
2	31	<b>Single Program Flow (SPF)</b>		
		Specifies the initial condition of the kernel program as either a single program flow (SIMDn <sub>xm</sub> with m = 1) or as multiple program flows (SIMDn <sub>xm</sub> with m > 1). See CR0 description in ISA Execution Environment.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	Disable	Single Program Flow disabled
	1h	Enable	Single Program Flow enabled	
30	<b>Vector Mask Enable (VME)</b>			
	Format: U1 enumerated type			
When SPF=0, VME specifies which mask to use to initialize the initial channel enables. When				

<b>3DSTATE_GS</b>			
	SPF=1, VME specifies which mask to use to generate execution channel enables.		
	<b>Value</b>	<b>Name</b>	
	<b>Description</b>		
	0h	Dmask	Channels are enabled based on the dispatch mask
	1h	Vmask	Channels are enabled based on the vector mask
29:27	<b>Sampler Count</b>		
	Format:	U3	
	Specifies how many samplers (in multiples of 4) the geometry shader kernel uses. Used only for prefetching the associated sampler state entries.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	No Samplers	no samplers used
	1h	1-4 Samplers	between 1 and 4 samplers used
	2h	5-8 Samplers	between 5 and 8 samplers used
	3h	9-12 Samplers	between 9 and 12 samplers used
	4h	13-16 Samplers	between 13 and 16 samplers used
	5h-7h	Reserved	Reserved
26	<b>Reserved</b>		
	Format:	MBZ	
25:18	<b>Binding Table Entry Count</b>		
	Format:	U8	
	When HW Generated Binding Table is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.		
17	<b>Thread Priority</b>		
	Specifies the priority of the thread for dispatch		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Normal Priority	Normal Priority
	1h	High Priority	High Priority
16	<b>Floating Point Mode</b>		
	Specifies the initial floating point mode used by the dispatched thread.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	IEEE-754	Use IEEE-754 Rules
	1h	alternate	Use alternate rules
15:14	<b>Reserved</b>		
	Format:	MBZ	
13	<b>Illegal Opcode Exception Enable</b>		
	Format:	Enable	
	Double Buffer Armed By:	This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.	

<b>3DSTATE_GS</b>					
	12	<b>Reserved</b> Format: MBZ			
	11	<b>Mask Stack Exception Enable</b> Format: Enable			
		Double Buffer Armed By: This bit gets loaded into EU CR0.1[11]. See Exceptions and ISA Execution Environment.			
	10:8	<b>Reserved</b> Format: MBZ			
	7	<b>Software Exception Enable</b> Format: Enable			
		This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment.			
6	<b>Reserved</b> Format: MBZ				
5:0	<b>Reserved</b> Format: MBZ				
3	31:10	<b>Scratch Space Base Pointer</b> Format: GeneralStateOffset[31:10] Specifies the location of the scratch space area allocated to this FF unit, specified as a 1KB-granular offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space.			
	9:4	<b>Reserved</b> Format: MBZ			
	3:0	<b>Per-Thread Scratch Space</b> Format: U4 Power of 2 Bytes over 1K Bytes Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,11]</td> <td>indicating [1K Bytes, 2M Bytes]</td> </tr> </tbody> </table>	Value	Name	[0,11]
Value	Name				
[0,11]	indicating [1K Bytes, 2M Bytes]				
4	31:29	<b>Reserved</b> Format: MBZ			
	28:23	<b>Output Vertex Size</b> Format: U6 [0,62] indicating [1,63] 16B units Specifies the size of each vertex stored in the GS output entry (following any Control Header data) as a number of 128-bit units (minus one).			

<b>3DSTATE_GS</b>							
<b>Programming Notes</b>							
<p>Programming Restrictions: The vertex size must be programmed as a multiple of 32B units with the following exception: Rendering is disabled (as per SOL stage state) and the vertex size output by the GS thread is 16B.</p> <p>If rendering is enabled (as per SOL state) the vertex size must be programmed as a multiple of 32B units. In other words, the only time software can program a vertex size with an odd number of 16B units is when rendering is disabled.</p>							
22:17	<p><b>Output Topology</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>3DPrimType</td> </tr> </table> <p>This field specifies the topology type (3DPrimType) to be associated with GS-thread output vertices (if any).</p>	Format:	3DPrimType				
Format:	3DPrimType						
16:11	<p><b>Vertex URB Entry Read Length</b></p> <p>Specifies the amount of URB data read and passed in the thread payload for each Vertex URB entry, in 256-bit register increments.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Programming Restriction: This field must be a non-zero value if Include Vertex Handles is cleared to zero.</p>						
10	<p><b>Include Vertex Handles</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Boolean</td> </tr> </table> <p>If set, all the input Vertex URB handles are included in the payload. These are referred to as "pull model" URB handles, as the thread will use them to read from the URB.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This field must be set if Vertex URB Entry Read Length is cleared to zero.</p> <p>When this field is set and GS is enabled, only PATCHLIST topologies may be submitted. I.e., pull-model vertices are only supported for PATCH objects, other object types must completely push all vertex data into the payload.</p>	Format:	Boolean				
Format:	Boolean						
9:4	<p><b>Vertex URB Entry Read Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 25%;">Double Buffer Armed By:</td> <td>Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread.</td> </tr> </table>	Double Buffer Armed By:	Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread.				
Double Buffer Armed By:	Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread.						
3:0	<p><b>Dispatch GRF Start Register for URB Data</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U4</td> </tr> </table> <p>Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>indicating GRF [R0,R15]</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If Include Vertex Handles is enabled (pull or hybrid handles case), then For DUAL_OBJECT dispatch mode this field should be:</p>	Format:	U4	Value	Name	[0,15]	indicating GRF [R0,R15]
Format:	U4						
Value	Name						
[0,15]	indicating GRF [R0,R15]						

<b>3DSTATE_GS</b>												
	$(((2 * \text{numVerticesPerObject}) + 8 - 1) / 8) + 1$ For SINGLE and DUAL_INSTANCE dispatch modes this field should be: $((\text{numVerticesPerObject} + 8 - 1) / 8) + 1$ If Include Primitive ID is set, then add 1 to the value obtained by using the above											
5	<p><b>31:25 Maximum Number of Threads</b></p> <table border="1"> <tr> <td>Format:</td> <td>U7-1 thread count</td> </tr> </table> <p>Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>indicating thread count of [1,16]</td> </tr> </tbody> </table>	Format:	U7-1 thread count	Value	Name	[0,15]	indicating thread count of [1,16]					
Format:	U7-1 thread count											
Value	Name											
[0,15]	indicating thread count of [1,16]											
	<p><b>24 Control Data Format</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This field specifies the format of the control data header (if any).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>GSCTL_CUT</td> <td>The control data header contains cut bits.</td> </tr> <tr> <td>1h</td> <td>GSCTL_SID</td> <td>The control data header contains StreamID bits. . Output Topology must be set to POINTLIST, or behavior is UNDEFINED.</td> </tr> </tbody> </table>	Format:	U1	Value	Name	Description	0h	GSCTL_CUT	The control data header contains cut bits.	1h	GSCTL_SID	The control data header contains StreamID bits. . Output Topology must be set to POINTLIST, or behavior is UNDEFINED.
Format:	U1											
Value	Name	Description										
0h	GSCTL_CUT	The control data header contains cut bits.										
1h	GSCTL_SID	The control data header contains StreamID bits. . Output Topology must be set to POINTLIST, or behavior is UNDEFINED.										
	<p><b>23:20 Control Data Header Size</b></p> <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>Specifies the number of 32B units of control data header located at the start of the GS URB entry. The value 0 indicates there is no control data header, and Control Data Format is ignored. Software must ensure that the Control Data Header Size is sufficient to accommodate the maximum number of vertices output by the GS thread. It is UNDEFINED for a GS thread to report more output vertices than can be accommodated in a non-zero-sized header. (If the header size is zero, by definition neither cut nor StreamID bits are defined.)</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,8]</td> <td>32B units</td> </tr> </tbody> </table>	Format:	U4	Value	Name	[0,8]	32B units					
Format:	U4											
Value	Name											
[0,8]	32B units											
	<p><b>19:15 Instance Control</b></p> <table border="1"> <tr> <td>Format:</td> <td>U5-1 in #instances</td> </tr> </table> <p>[0,31] indicating [1,32] instances</p> <p>Specifies the number of instances (minus one) for each input object. To avoid confusion, this document uses the term "InstanceCount" to refer to InstanceControl+1, with a range of [1,32] If InstanceCount&gt;1, DUAL_OBJECT mode is invalid. Software will likely want to use DUAL_INSTANCE mode for higher performance, but SINGLE mode is also supported. When InstanceCount=1 (one instance per object) software can decide which dispatch mode to use. DUAL_OBJECT mode would likely be the best choice for performance, followed by SINGLE mode. DUAL_INSTANCE mode is not recommended but is supported.</p>	Format:	U5-1 in #instances									
Format:	U5-1 in #instances											
	<p><b>14:13 Default StreamID</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>When the GS is enabled, unless the GS output entry contains StreamID bits in the control header, this field specifies the default StreamID associated with any GS-thread output vertices. When the</p>	Format:	U2									
Format:	U2											



<b>3DSTATE_GS</b>		
		GS is disabled, StreamID will be output as 0.
12:11	<b>Dispatch Mode</b>	
	Format:	U2
	This field specifies how the GS unit dispatches multiple instances and/or multiple objects.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	SINGLE
1h	DUAL_INSTANCE	Each thread shades possibly two instances of one object. If the InstanceCount is odd, a trailing dispatch of only one instance will be made for each object received. Not recommended if InstanceCount = 1, assuming a kernel optimized for SINGLE or DUAL_OBJECT dispatch would outperform a kernel compiled for DUAL_INSTANCE but only passed one instance. The GS must be allocated at least two URB handles or behavior is UNDEFINED.
2h	DUAL_OBJECT	Each thread shades one instance of possibly two objects. The GS unit attempt to pair objects together into one dispatch, but under some circumstances only one object may be dispatched (as controlled by the DispatchMask generated by the GS unit). Not valid for objects with more than 16 vertices per object. Not valid if InstanceCount > 1 (more than one instance per object). The GS must be allocated at least two URB handles or behavior is UNDEFINED.
3h	Reserved	
10	<b>GS Statistics Enable</b>	
	This bit controls whether GS-unit-specific statistics register(s) can be incremented.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
0h	Disable	GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT cannot increment
1h	Enable	GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT can increment
9:5	<b>GS Invocations Increment Value</b>	
	Format:	U5
	Specifies how much to increment the GS_INVOCATIONS_COUNT for each instance of each object. This control is provided to allow software to process multiple instances (from an API POV) in a single kernel invocation. In SINGLE dispatch mode, the counter will increment by this value for each dispatch (as it's only one instance of one object). In DUAL_INSTANCE mode, the counter will be incremented by the value if only one instance is included in the dispatch (i.e., the last odd instance), otherwise the counter will be incremented by twice this value. In DUAL_OBJECT dispatch mode, the counter will be incremented by the value if only one object is included in the dispatch (i.e., a forced dispatch of one object), otherwise the counter will be incremented by twice this value.	
	<b>Value</b>	<b>Name</b>
	[0,31]	indicating an increment of [1,32]
4	<b>Include Primitive ID</b>	
	Format:	Boolean
If set, R1 of the payload is written with Primitive ID value(s). If clear, these Primitive ID values are		

<b>3DSTATE_GS</b>			
	not included in the payload R1.		
3	<p><b>Hint</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U1</td> </tr> </table> <p>This state bit is simply passed in GS thread payloads for use by the GS kernel - it has no other impact on hardware operation.</p>	Format:	U1
Format:	U1		
2	<p><b>Reorder Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit controls whether the GS unit reorders TRISTRIP/TRISTRIP_REV vertices passed in the GS thread payload. If ENABLED, the GS unit will reorder the vertices for "odd-numbered" triangles originating from TRISTRIP topologies and "even-numbered" triangles originating from TRISTRIP_REV topologies. (Note that the first triangle is considered "triangle 0", which is even-numbered). With respect to the PrimType passed in the GS thread payload, the GS unit passes TRISTRIP when the vertices are not reordered, and TRISTRIP_REV when the vertices are reordered (regardless of whether a TRISTRIP or TRISTRIP_REV topology was being processed) If DISABLED, TRISTRIP/TRISTRIP_REV vertices are not reordered, and always passed in the order they are received from the pipeline. The GS unit will still toggle PrimType on alternating (as described above) so that the GS thread can perform the reordering internally (or do whatever is necessary to account for the non-reordering of its input).</p>	Format:	Enable
Format:	Enable		
1	<p><b>Discard Adjacency</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>When set, adjacent vertices <u>will not be passed</u> in the GS payload when objects with adjacency are processed. Instead, only the non-adjacent vertices will be passed in the same fashion as the without-adjacency form of the primitive. Software should set this bit whenever a GS kernel is used that <u>does not expect</u> adjacent vertices. This allows both with-adjacency/without-adjacency variants of the primitive to be submitted to the pipeline (via 3DPRIMITIVE) - the GS unit will silently discard any adjacent vertices and present the GS thread with only the internal object. When clear, adjacent vertices <u>will be passed</u> to the GS thread, as dictated by the incoming primitive type. Software should only clear this bit when a GS kernel is used that does expect adjacent vertices. E.g., if the GS kernel is compiled to expect a TRIANGLE_ADJ object, software must clear this bit. Software should also clear this bit if the GS kernel expects a POINT or PATCHLIST_n object (which don't have with-adjacency variants).</p> <p>The only hardware assistance is to allow the submission of a with-adjacency variant of a primitive when operating with a GS kernel that expects the without-adjacency variant of the object. (E.g., when the GS kernel is compiled to expect a TRIANGLE object, software should set this bit just in case a TRILIST_ADJ is submitted to the pipeline.) Note that the GS unit is otherwise not aware of the object type that is expected by the GS kernel. It is up to software to ensure that the submitted primitive type (in 3DPRIMITIVE) is otherwise compatible with the object type expected by the GS kernel. (E.g., if the GS kernel expects a LINE_ADJ object, only LINELIST_ADJ or LINESSTRIP_ADJ</p>	Format:	Enable
Format:	Enable		

<b>3DSTATE_GS</b>				
		<p>should be submitted, otherwise the GS kernel will produce unpredictable results.) Also note that it is possible to craft a GS kernel which can accept any object type that's thrown at it by first examining the PrimType passed in the payload and then using this info to correctly interpret the number of vertices passed in the payload.</p>		
	0	<p><b>GS Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>Specifies whether the GS stage is enabled or disabled (pass-through).</p>	Format:	Enable
Format:	Enable			
6	31	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	30:13	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
12	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
11:0	<p><b>Semaphore Handle</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>URBOffset[17:6]</td> </tr> </table> <p>This is the URB offset pointing to the first of the GS semaphore DWords in the URB. The size of the region is 128 DWs(8 - 512b URB entries). Software is responsible for allocating combined GS and/or HS semaphore Dwords in a single contiguous region of the URB. Software must also make sure the 3D pipeline is IDLE prior to allocating or deallocating the region. The semaphores can be located in an unused area within a FF unit's URB fenced region or an unused area within the Push Constant region.</p>	Format:	URBOffset[17:6]	
Format:	URBOffset[17:6]			

<b>3DSTATE_GS</b>										
Source: RenderCS										
Length Bias: 2										
Controls the GS stage hardware.										
DWord	Bit	Description								
0	31:29	<b>Command Type</b>								
		Default Value: 3h GFXPIPE								
		Format: OpCode								
	28:27	<b>Command SubType</b>								
		Default Value: 3h GFXPIPE_3D								
		Format: OpCode								
	26:24	<b>3D Command Opcode</b>								
Default Value: 0h 3DSTATE_PIPELINED										
Format: OpCode										
23:16	<b>3D Command Sub Opcode</b>									
	Default Value: 11h 3DSTATE_GS									
	Format: OpCode									
15:8	<b>Reserved</b>									
	Format: MBZ									
7:0	<b>DWord Length</b>									
	Default Value: 5h Excludes DWord (0,1)									
	Format: =n									
1	31:6	<b>Kernel Start Pointer</b>								
		Format: InstructionBaseOffset[31:6]Kernel								
	<p>This field specifies the starting location (1<sup>st</sup> GEN4 core instruction) of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the <b>Instruction Base Address</b>.</p>									
5:0	<b>Reserved</b>									
	Format: MBZ									
2	31	<b>Single Program Flow</b>								
		Format: Enable								
		<p>Specifies the initial condition of the kernel program as either a single program flow (SPF) (SIMDn<sub>xm</sub> with m = 1) or as multiple program flows (SIMDn<sub>xm</sub> with m &gt; 1). See CR0 description in <i>ISA Execution Environment</i>.</p>								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Disable</td> <td>Single Program Flow disabled</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Enable</td> <td>Single Program Flow enable</td> </tr> </tbody> </table>	Value	Name	Description	0	Disable	Single Program Flow disabled	1	Enable
	Value	Name	Description							
0	Disable	Single Program Flow disabled								
1	Enable	Single Program Flow enable								
30	<b>Vector Mask Enable</b>									
<p>When SPF=0, Vector Mask Enable (VME) specifies which mask to use to initialize the initial</p>										

<b>3DSTATE_GS</b>		
		channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Dmask      Channels are enabled based on the dispatch mask
	1h	Vmask      Channels are enabled based on the vector mask
29:27	<b>Sampler Count</b>	
	Format:	U3
	Specifies how many samplers (in multiples of 4) the geometry shader kernel uses. Used only for prefetching the associated sampler state entries.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	No Samplers      no samplers used
	1h	1-4 Samplers      between 1 and 4 samplers used
	2h	5-8 Samplers      between 5 and 8 samplers used
	3h	9-12 Samplers      between 9 and 12 samplers used
	4h	13-16 Samplers      between 13 and 16 samplers used
	5h-7h	Reserved
26	<b>Reserved</b>	
	Format:	MBZ
25:18	<b>Binding Table Entry Count</b>	
	Format:	U8
	When <b>HW Generated Binding Table</b> is disabled:	
	Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state.	
	<b>Programming Notes</b>	
	For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.	
17	<b>Thread Priority</b>	
	Specifies the priority of the thread for dispatch	
	<b>Value</b>	<b>Name</b>
	0h	Normal Priority
	1h	High Priority
16	<b>Floating Point Mode</b>	
	Specifies the initial floating point mode used by the dispatched thread.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	IEEE-754      Use IEEE-754 Rules
	1h	alternate      Use alternate rules
15:14	<b>Reserved</b>	

<b>3DSTATE_GS</b>								
		Format: MBZ						
13	<b>Illegal Opcode Exception Enable</b>							
	Format:	Enable						
	Double Buffer Armed By:	This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.						
12	<b>Reserved</b>							
	Format:	MBZ						
11	<b>Mask Stack Exception Enable</b>							
	Format:	Enable						
	Double Buffer Armed By:	This bit gets loaded into EU CR0.1[11]. See Exceptions and ISA Execution Environment.						
	This bit gets loaded into EU CR0.1[11]. See <i>Exceptions and ISA Execution Environment</i> .							
10:8	<b>Reserved</b>							
	Format:	MBZ						
7	<b>Software Exception Enable</b>							
	Format:	Enable						
	This bit gets loaded into EU CR0.1[13] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i> .							
6:0	<b>Reserved</b>							
	Format:	MBZ						
3	31:10	<b>Scratch Space Base Pointer</b>						
		Format: GeneralStateOffset[31:10]						
	Specifies the location of the scratch space area allocated to this FF unit, specified as a 1KB-granular offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space.							
	9:4	<b>Reserved</b>						
		Format: MBZ						
	3:0	<b>Per-Thread Scratch Space</b>						
		Format: U4 power of 2 Bytes over 1K Bytes						
	Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space.							
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,11]</td> <td></td> <td>indicating [1K Bytes, 2M Bytes]</td> </tr> </tbody> </table>	Value	Name	Description	[0,11]		indicating [1K Bytes, 2M Bytes]
Value	Name	Description						
[0,11]		indicating [1K Bytes, 2M Bytes]						
4	31:29	<b>Reserved</b>						
		Format: MBZ						
	28:23	<b>Output Vertex Size</b>						

<b>3DSTATE_GS</b>		
	Format:	U6
	[0,63] indicating [1,64] 16B units	
	Specifies the size of each vertex stored in the GS output entry (following any Control Header data) as a number of 128-bit units (minus one).	
	<b>Programming Notes</b>	
	The vertex size must be programmed as a multiple of 32B units with the following exception: Rendering is disabled (as per SOL stage state) and the vertex size output by the GS thread is 16B.	
	If rendering is enabled (as per SOL state) the vertex size must be programmed as a multiple of 32B units. In other words, the only time software can program a vertex size with an odd number of 16B units is when rendering is disabled.	
22:17	<b>Output Topology</b>	
	Format:	3DPrimType
	This field specifies the topology type (3DPrimType) to be associated with GS-thread output vertices (if any).	
16:11	<b>Vertex URB Entry Read Length</b>	
	Specifies the amount of URB data read and passed in the thread payload <u>for each Vertex URB entry</u> , in 256-bit register increments.	
	<b>Programming Notes</b>	
	This field must be a non-zero value if <b>Include Vertex Handles</b> is cleared to zero.	
10	<b>Include Vertex Handles</b>	
	Format:	Boolean
	If set, all the input Vertex URB handles are included in the payload. These are referred to as pull model URB handles, as the thread will use them to read from the URB.	
	<b>Programming Notes</b>	
	When set (and the GS is enabled) , only PATCHLIST topologies can be issued to the pipeline, or operation is UNDEFINED.	
	This field must be set if <b>Vertex URB Entry Read Length</b> is cleared to zero.	
9:4	<b>Vertex URB Entry Read Offset</b>	
	Double Buffer Armed By:	Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread.
3:0	<b>Dispatch GRF Start Register for URB Data</b>	
	Format:	U4
	Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload.	
	<b>Value</b>	<b>Name</b>
	[0,15]	indicating GRF [R0,R15]

<h2>3DSTATE_GS</h2>																																								
	<table border="1" style="width: 100%;"> <thead> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">If Include Vertex Handles is enabled (pull or hybrid handles case), then For DUAL_OBJECT dispatch mode this field should be: <math>((2 * \text{numVerticesPerObject}) + 8 - 1) / 8 + 1</math></td> </tr> <tr> <td colspan="2">For SINGLE and DUAL_INSTANCE dispatch modes this field should be: <math>(\text{numVerticesPerObject} + 8 - 1) / 8 + 1</math></td> </tr> <tr> <td colspan="2">If Include Primitive ID is set, then add 1 to the value obtained by using the above</td> </tr> </tbody> </table>	Programming Notes		If Include Vertex Handles is enabled (pull or hybrid handles case), then For DUAL_OBJECT dispatch mode this field should be: $((2 * \text{numVerticesPerObject}) + 8 - 1) / 8 + 1$		For SINGLE and DUAL_INSTANCE dispatch modes this field should be: $(\text{numVerticesPerObject} + 8 - 1) / 8 + 1$		If Include Primitive ID is set, then add 1 to the value obtained by using the above																																
Programming Notes																																								
If Include Vertex Handles is enabled (pull or hybrid handles case), then For DUAL_OBJECT dispatch mode this field should be: $((2 * \text{numVerticesPerObject}) + 8 - 1) / 8 + 1$																																								
For SINGLE and DUAL_INSTANCE dispatch modes this field should be: $(\text{numVerticesPerObject} + 8 - 1) / 8 + 1$																																								
If Include Primitive ID is set, then add 1 to the value obtained by using the above																																								
5	<table border="1" style="width: 100%;"> <tr> <td style="width: 10%; text-align: right;">31:25</td> <td> <p><b>Maximum Number of Threads</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U7</td> </tr> <tr> <td>Format:</td> <td>U7-1 thread count</td> </tr> </table> <p>Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>indicating thread count of [1,16]</td> </tr> <tr> <td>[0,35]</td> <td>indicating thread count of [1,36]</td> </tr> </tbody> </table> </td> </tr> <tr> <td style="vertical-align: top;">24</td> <td> <p><b>Control Data Format</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U1</td> </tr> </table> <p>This field specifies the format of the control data header (if any).</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>GSCTL_CUT</td> <td>The control data header contains cut bits.</td> </tr> <tr> <td>1h</td> <td>GSCTL_SID</td> <td>The control data header contains StreamID bits. <b>Output Topology</b> must be set to POINTLIST, or behavior is UNDEFINED.</td> </tr> </tbody> </table> </td> </tr> <tr> <td style="vertical-align: top;">23:20</td> <td> <p><b>Control Data Header Size</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U4</td> </tr> </table> <p>Specifies the number of 32B units of control data header located at the start of the GS URB entry. The value 0 indicates there is no control data header, and Control Data Format is ignored. Software must ensure that the Control Data Header Size is sufficient to accommodate the maximum number of vertices output by the GS thread. It is UNDEFINED for a GS thread to report more output vertices than can be accommodated in a non-zero-sized header. (If the header size is zero, by definition neither cut nor StreamID bits are defined.)</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 40%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,8]</td> <td>32B units</td> </tr> </tbody> </table> </td> </tr> <tr> <td style="vertical-align: top;">19:15</td> <td> <p><b>Instance Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U5-1 in #instances</td> </tr> </table> <p>Specifies the number of instances (minus one) for each input object. To avoid confusion, this document uses the term <b>InstanceCount</b> to refer to InstanceControl+1, with a range of [1,32]. If <b>InstanceCount</b>&gt;1, DUAL_OBJECT mode is invalid. Software will likely want to use DUAL_INSTANCE mode for higher performance, but SINGLE mode is also supported. When <b>InstanceCount</b>=1 (one instance per object) software can decide which dispatch mode to use. DUAL_OBJECT mode would likely be the best choice for performance, followed by SINGLE mode. DUAL_INSTANCE mode is not recommended but is supported.</p> </td> </tr> <tr> <td style="vertical-align: top;">14:13</td> <td> <p><b>Default StreamID</b></p> </td> </tr> </table>	31:25	<p><b>Maximum Number of Threads</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U7</td> </tr> <tr> <td>Format:</td> <td>U7-1 thread count</td> </tr> </table> <p>Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>indicating thread count of [1,16]</td> </tr> <tr> <td>[0,35]</td> <td>indicating thread count of [1,36]</td> </tr> </tbody> </table>	Format:	U7	Format:	U7-1 thread count	Value	Name	[0,15]	indicating thread count of [1,16]	[0,35]	indicating thread count of [1,36]	24	<p><b>Control Data Format</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U1</td> </tr> </table> <p>This field specifies the format of the control data header (if any).</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>GSCTL_CUT</td> <td>The control data header contains cut bits.</td> </tr> <tr> <td>1h</td> <td>GSCTL_SID</td> <td>The control data header contains StreamID bits. <b>Output Topology</b> must be set to POINTLIST, or behavior is UNDEFINED.</td> </tr> </tbody> </table>	Format:	U1	Value	Name	Description	0h	GSCTL_CUT	The control data header contains cut bits.	1h	GSCTL_SID	The control data header contains StreamID bits. <b>Output Topology</b> must be set to POINTLIST, or behavior is UNDEFINED.	23:20	<p><b>Control Data Header Size</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U4</td> </tr> </table> <p>Specifies the number of 32B units of control data header located at the start of the GS URB entry. The value 0 indicates there is no control data header, and Control Data Format is ignored. Software must ensure that the Control Data Header Size is sufficient to accommodate the maximum number of vertices output by the GS thread. It is UNDEFINED for a GS thread to report more output vertices than can be accommodated in a non-zero-sized header. (If the header size is zero, by definition neither cut nor StreamID bits are defined.)</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 40%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,8]</td> <td>32B units</td> </tr> </tbody> </table>	Format:	U4	Value	Name	[0,8]	32B units	19:15	<p><b>Instance Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U5-1 in #instances</td> </tr> </table> <p>Specifies the number of instances (minus one) for each input object. To avoid confusion, this document uses the term <b>InstanceCount</b> to refer to InstanceControl+1, with a range of [1,32]. If <b>InstanceCount</b>&gt;1, DUAL_OBJECT mode is invalid. Software will likely want to use DUAL_INSTANCE mode for higher performance, but SINGLE mode is also supported. When <b>InstanceCount</b>=1 (one instance per object) software can decide which dispatch mode to use. DUAL_OBJECT mode would likely be the best choice for performance, followed by SINGLE mode. DUAL_INSTANCE mode is not recommended but is supported.</p>	Format:	U5-1 in #instances	14:13	<p><b>Default StreamID</b></p>
31:25	<p><b>Maximum Number of Threads</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U7</td> </tr> <tr> <td>Format:</td> <td>U7-1 thread count</td> </tr> </table> <p>Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>indicating thread count of [1,16]</td> </tr> <tr> <td>[0,35]</td> <td>indicating thread count of [1,36]</td> </tr> </tbody> </table>	Format:	U7	Format:	U7-1 thread count	Value	Name	[0,15]	indicating thread count of [1,16]	[0,35]	indicating thread count of [1,36]																													
Format:	U7																																							
Format:	U7-1 thread count																																							
Value	Name																																							
[0,15]	indicating thread count of [1,16]																																							
[0,35]	indicating thread count of [1,36]																																							
24	<p><b>Control Data Format</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U1</td> </tr> </table> <p>This field specifies the format of the control data header (if any).</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>GSCTL_CUT</td> <td>The control data header contains cut bits.</td> </tr> <tr> <td>1h</td> <td>GSCTL_SID</td> <td>The control data header contains StreamID bits. <b>Output Topology</b> must be set to POINTLIST, or behavior is UNDEFINED.</td> </tr> </tbody> </table>	Format:	U1	Value	Name	Description	0h	GSCTL_CUT	The control data header contains cut bits.	1h	GSCTL_SID	The control data header contains StreamID bits. <b>Output Topology</b> must be set to POINTLIST, or behavior is UNDEFINED.																												
Format:	U1																																							
Value	Name	Description																																						
0h	GSCTL_CUT	The control data header contains cut bits.																																						
1h	GSCTL_SID	The control data header contains StreamID bits. <b>Output Topology</b> must be set to POINTLIST, or behavior is UNDEFINED.																																						
23:20	<p><b>Control Data Header Size</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U4</td> </tr> </table> <p>Specifies the number of 32B units of control data header located at the start of the GS URB entry. The value 0 indicates there is no control data header, and Control Data Format is ignored. Software must ensure that the Control Data Header Size is sufficient to accommodate the maximum number of vertices output by the GS thread. It is UNDEFINED for a GS thread to report more output vertices than can be accommodated in a non-zero-sized header. (If the header size is zero, by definition neither cut nor StreamID bits are defined.)</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 40%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,8]</td> <td>32B units</td> </tr> </tbody> </table>	Format:	U4	Value	Name	[0,8]	32B units																																	
Format:	U4																																							
Value	Name																																							
[0,8]	32B units																																							
19:15	<p><b>Instance Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U5-1 in #instances</td> </tr> </table> <p>Specifies the number of instances (minus one) for each input object. To avoid confusion, this document uses the term <b>InstanceCount</b> to refer to InstanceControl+1, with a range of [1,32]. If <b>InstanceCount</b>&gt;1, DUAL_OBJECT mode is invalid. Software will likely want to use DUAL_INSTANCE mode for higher performance, but SINGLE mode is also supported. When <b>InstanceCount</b>=1 (one instance per object) software can decide which dispatch mode to use. DUAL_OBJECT mode would likely be the best choice for performance, followed by SINGLE mode. DUAL_INSTANCE mode is not recommended but is supported.</p>	Format:	U5-1 in #instances																																					
Format:	U5-1 in #instances																																							
14:13	<p><b>Default StreamID</b></p>																																							



<b>3DSTATE_GS</b>		
	Format:	U2
	When the GS is enabled, unless the GS output entry contains StreamID bits in the control header, this field specifies the default StreamID associated with any GS-thread output vertices. When the GS is disabled, StreamID will be output as 0.	
12:11	<b>Dispatch Mode</b>	
	Format:	U2
	This field specifies how the GS unit dispatches multiple instances and/or multiple objects.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	SINGLE      Each thread shades a single instance of one object.
	1h	DUAL_INSTANCE      Each thread shades possibly two instances of one object. If the InstanceCount is odd, a trailing dispatch of only one instance will be made for each object received. Not recommended if InstanceCount = 1, assuming a kernel optimized for SINGLE or DUAL_OBJECT dispatch would outperform a kernel compiled for DUAL_INSTANCE but only passed one instance. The GS must be allocated at least two URB handles or behavior is UNDEFINED.
	2h	DUAL_OBJECT      Each thread shades one instance of possibly two objects. The GS unit attempt to pair objects together into one dispatch, but under some circumstances only one object may be dispatched (as controlled by the DispatchMask generated by the GS unit). Not valid for objects with more than 16 vertices per object. Not valid if InstanceCount > 1 (more than one instance per object). The GS must be allocated at least two URB handles or behavior is UNDEFINED.
	3h	Reserved
10	<b>GS Statistics Enable</b>	
	This bit controls whether GS-unit-specific statistics register(s) can be incremented.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Disable      GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT cannot increment
	1h	Enable      GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT can increment
9:5	<b>GSInvocations Increment Value</b>	
	Format:	U5
	Specifies how much to increment the GS_INVOCATIONS_COUNT for each instance of each object. This control is provided to allow software to process multiple instances (from an API POV) in a single kernel invocation. In SINGLE dispatch mode, the counter will increment by this value for each dispatch (as it's only one instance of one object). In DUAL_INSTANCE mode, the counter will be incremented by the value if only one instance is included in the dispatch (i.e., the last odd instance), otherwise the counter will be incremented by twice this value. In DUAL_OBJECT dispatch mode, the counter will be incremented by the value if only one object is included in the dispatch (i.e., a forced dispatch of one object), otherwise the counter will be incremented by twice this value.	
	<b>Value</b>	<b>Name</b>

<b>3DSTATE_GS</b>			
	[0,31] indicating an increment of [1,32]		
4	<p><b>Include Primitive ID</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Boolean</td> </tr> </table> <p>If set, R1 of the payload is written with Primitive ID value(s). If clear, these Primitive ID values are not included in the payload R1.</p>	Format:	Boolean
Format:	Boolean		
3	<p><b>Hint</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U1</td> </tr> </table> <p>This state bit is simply passed in GS thread payloads for use by the GS kernel it has no other impact on hardware operation.</p>	Format:	U1
Format:	U1		
2	<p><b>Reorder Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit controls whether the GS unit reorders TRISTRIP/TRISTRIP_REV vertices passed in the GS thread payload.</p> <p>If ENABLED, the GS unit will reorder the vertices for odd-numbered triangles originating from TRISTRIP topologies and even-numbered triangles originating from TRISTRIP_REV topologies. (Note that the first triangle is considered triangle 0, which is even-numbered).</p> <p>With respect to the PrimType passed in the GS thread payload, the GS unit passes TRISTRIP when the vertices <u>are not</u> reordered, and TRISTRIP_REV when the vertices <u>are</u> reordered (regardless of whether a TRISTRIP or TRISTRIP_REV topology was being processed)</p> <p>If DISABLED, TRISTRIP/TRISTRIP_REV vertices are not reordered, and always passed in the order they are received from the pipeline. The GS unit will still toggle PrimType on alternating (as described above) so that the GS thread can perform the reordering internally (or do whatever is necessary to account for the non-reordering of its input).</p>	Format:	Enable
Format:	Enable		
1	<p><b>Discard Adjacency</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>When set, adjacent vertices <u>will not be passed</u> in the GS payload when objects with adjacency are processed. Instead, only the non-adjacent vertices will be passed in the same fashion as the without-adjacency form of the primitive. Software should set this bit whenever a GS kernel is used that <u>does not expect</u> adjacent vertices. This allows both with-adjacency/without-adjacency variants of the primitive to be submitted to the pipeline (via 3DPRIMITIVE) - the GS unit will silently discard any adjacent vertices and present the GS thread with only the internal object. When clear, adjacent vertices <u>will be passed</u> to the GS thread, as dictated by the incoming primitive type. Software should only clear this bit when a GS kernel is used that does expect adjacent vertices. E.g., if the GS kernel is compiled to expect a TRIANGLE_ADJ object, software must clear this bit. Software should also clear this bit if the GS kernel expects a POINT or PATCHLIST_n object (which don't have with-adjacency variants).</p> <p>The only hardware assistance is to allow the submission of a with-adjacency variant of a primitive when operating with a GS kernel that expects the without-adjacency variant of the object. (E.g., when the GS kernel is compiled to expect a TRIANGLE object,</p>	Format:	Enable
Format:	Enable		

<b>3DSTATE_GS</b>			
	<p>software should set this bit just in case a TRILIST_ADJ is submitted to the pipeline.) Note that the GS unit is otherwise not aware of the object type that is expected by the GS kernel. It is up to software to ensure that the submitted primitive type (in 3DPRIMITIVE) is otherwise compatible with the object type expected by the GS kernel. (E.g., if the GS kernel expects a LINE_ADJ object, only LINELIST_ADJ or LINESTRIP_ADJ should be submitted, otherwise the GS kernel will produce unpredictable results.) Also note that it is possible to craft a GS kernel which can accept any object type that's thrown at it by first examining the PrimType passed in the payload and then using this info to correctly interpret the number of vertices passed in the payload.</p>		
0	<p><b>GS Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>Specifies whether the GS stage is enabled or disabled (pass-through).</p>	Format:	Enable
Format:	Enable		
6	<p>31:12 <b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
	<p>11:0 <b>Semaphore Handle</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U12 Handle</td> </tr> </table> <p>This is the 512b-aligned URB handle pointing to the first of the GS semaphore DWords in the URB.</p> <p>Software is responsible for statically allocating combined GS and/or HS semaphore Dwords in a single contiguous region of the URB. The semaphores can be located in an unused area within a FF unit's URB fenced region or an unused area within the Push Constant region.</p>	Format:	U12 Handle
Format:	U12 Handle		

<b>3DSTATE_HIER_DEPTH_BUFFER</b>				
Source:	RenderCS			
Length Bias:	2			
<p>This command sets the surface state of the hierarchical depth buffer, delivered as a pipelined state command. However, the state change pipelining isn't completely transparent (see restriction below).</p>				
<b>Programming Notes</b>				
<p><b>Restriction: Prior to changing Depth/Stencil Buffer state (i.e., any combination of 3DSTATE_DEPTH_BUFFER, 3DSTATE_CLEAR_PARAMS, 3DSTATE_STENCIL_BUFFER, 3DSTATE_HIER_DEPTH_BUFFER) SW must first issue a pipelined depth stall (PIPE_CONTROL with Depth Stall bit set, followed by a pipelined depth cache flush (PIPE_CONTROL with Depth Flush Bit set, followed by another pipelined depth stall (PIPE_CONTROL with Depth Stall Bit set), unless SW can otherwise guarantee that the pipeline from WM onwards is already flushed (e.g., via a preceding MI_FLUSH).</b></p>				
<p>3DSTATE_HIER_DEPTH_BUFFER must always be programmed in the along with the other Depth/Stencil state commands(i.e. 3DSTATE_DEPTH_BUFFER, 3DSTATE_CLEAR_PARAMS, or 3DSTATE_STENCIL_BUFFER)</p>				
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value:	3h GFXPIPE	
		Format:	OpCode	
	28:27	<b>Command SubType</b>		
		Default Value:	3h GFXPIPE_3D	
	26:24	<b>3D Command Opcode</b>		
		Default Value:	0h 3DSTATE_PIPELINED	
23:16	<b>3D Command Sub Opcode</b>			
	Default Value:	07h 3DSTATE_HIER_DEPTH_BUFFER		
15:8	<b>Reserved</b>			
	Format:	MBZ		
7:0	<b>Dword Length</b>			
	Format:	=n Total Length - 2		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td>Excludes Dword (0,1) <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	1h
Value	Name			
1h	Excludes Dword (0,1) <b>[Default]</b>			
1	31:29	<b>Reserved</b>		
		Format:	MBZ	
28:25	<b>Hierarchical Depth Buffer Object Control State</b>			
	Format:	MEMORY_OBJECT_CONTROL_STATE		

<b>3DSTATE_HIER_DEPTH_BUFFER</b>															
	<table border="1"> <thead> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Specifies the memory object control state for the hierarchical depth buffer.</td> </tr> <tr> <td colspan="2">This field is not context save and restored by hardware. If this field is programmed to any value other than zero, it must be programmed after the following commands or events:</td> </tr> <tr> <td colspan="2"> <ul style="list-style-type: none"> <li>• MI_SET_CONTEXT</li> <li>• MI_WAIT_FOR_EVENT (Specifically waits on vblank or display flip)</li> <li>• Render engine goes IDLE due to head point equal to tail pointer</li> </ul> </td> </tr> </tbody> </table>	Description		Specifies the memory object control state for the hierarchical depth buffer.		This field is not context save and restored by hardware. If this field is programmed to any value other than zero, it must be programmed after the following commands or events:		<ul style="list-style-type: none"> <li>• MI_SET_CONTEXT</li> <li>• MI_WAIT_FOR_EVENT (Specifically waits on vblank or display flip)</li> <li>• Render engine goes IDLE due to head point equal to tail pointer</li> </ul>							
Description															
Specifies the memory object control state for the hierarchical depth buffer.															
This field is not context save and restored by hardware. If this field is programmed to any value other than zero, it must be programmed after the following commands or events:															
<ul style="list-style-type: none"> <li>• MI_SET_CONTEXT</li> <li>• MI_WAIT_FOR_EVENT (Specifically waits on vblank or display flip)</li> <li>• Render engine goes IDLE due to head point equal to tail pointer</li> </ul>															
24:17	<table border="1"> <thead> <tr> <th colspan="2">Reserved</th> </tr> </thead> <tbody> <tr> <td>Format:</td> <td>MBZ</td> </tr> </tbody> </table>	Reserved		Format:	MBZ										
Reserved															
Format:	MBZ														
16:0	<table border="1"> <thead> <tr> <th colspan="2">Surface Pitch</th> </tr> </thead> <tbody> <tr> <td>Format:</td> <td>U17-1 Pitch in Bytes</td> </tr> <tr> <td colspan="2">This field specifies the pitch of the hierarchical depth buffer in (#Bytes - 1).</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>[127, 3FFFFh]</td> <td>corresponding to [128B, 128KB] also restricted to a multiple of 128B</td> </tr> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">Since this surface is tiled, the pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB].</td> </tr> </tbody> </table>	Surface Pitch		Format:	U17-1 Pitch in Bytes	This field specifies the pitch of the hierarchical depth buffer in (#Bytes - 1).		Value	Name	[127, 3FFFFh]	corresponding to [128B, 128KB] also restricted to a multiple of 128B	Programming Notes		Since this surface is tiled, the pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB].	
Surface Pitch															
Format:	U17-1 Pitch in Bytes														
This field specifies the pitch of the hierarchical depth buffer in (#Bytes - 1).															
Value	Name														
[127, 3FFFFh]	corresponding to [128B, 128KB] also restricted to a multiple of 128B														
Programming Notes															
Since this surface is tiled, the pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB].															
2	<table border="1"> <thead> <tr> <th colspan="2">Surface Base Address</th> </tr> </thead> <tbody> <tr> <td>Format:</td> <td>GraphicsAddress[31:0]HierarchicalDepthBuffer</td> </tr> <tr> <td colspan="2">This field specifies the starting Dword address of the buffer in mapped Graphics Memory.</td> </tr> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">The Hierarchical Depth Buffer can only be mapped to Main Memory (uncached).</td> </tr> </tbody> </table>	Surface Base Address		Format:	GraphicsAddress[31:0]HierarchicalDepthBuffer	This field specifies the starting Dword address of the buffer in mapped Graphics Memory.		Programming Notes		The Hierarchical Depth Buffer can only be mapped to Main Memory (uncached).					
Surface Base Address															
Format:	GraphicsAddress[31:0]HierarchicalDepthBuffer														
This field specifies the starting Dword address of the buffer in mapped Graphics Memory.															
Programming Notes															
The Hierarchical Depth Buffer can only be mapped to Main Memory (uncached).															

<b>3DSTATE_HS</b>																									
Source: RenderCS																									
Length Bias: 2																									
Controls the HS stage hardware.																									
DWord	Bit	Description																							
0	31:29	<b>Command Type</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>3h GFXPIPE</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	3h GFXPIPE	Format:	OpCode																			
	Default Value:	3h GFXPIPE																							
	Format:	OpCode																							
	28:27	<b>Command SubType</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>3h GFXPIPE_3D</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	3h GFXPIPE_3D	Format:	OpCode																			
	Default Value:	3h GFXPIPE_3D																							
	Format:	OpCode																							
	26:24	<b>3D Command Opcode</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>0h 3DSTATE_PIPELINED</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	0h 3DSTATE_PIPELINED	Format:	OpCode																			
Default Value:	0h 3DSTATE_PIPELINED																								
Format:	OpCode																								
23:16	<b>3D Command Sub Opcode</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>1Bh 3DSTATE_HS</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	1Bh 3DSTATE_HS	Format:	OpCode																				
Default Value:	1Bh 3DSTATE_HS																								
Format:	OpCode																								
15:8	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																						
Format:	MBZ																								
7:0	<b>DWord Length</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>=n</td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">5</td> <td>Excludes DWord (0,1) <b>[Default]</b></td> </tr> </tbody> </table>	Format:	=n	Value	Name	5	Excludes DWord (0,1) <b>[Default]</b>																		
Format:	=n																								
Value	Name																								
5	Excludes DWord (0,1) <b>[Default]</b>																								
1	31:30	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																					
	Format:	MBZ																							
	29:27	<b>Sampler Count</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U3</td> </tr> </table> <p>Specifies how many samplers (in multiples of 4) the HS kernels use. Used only for prefetching the associated sampler state entries.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>No Samplers</td> <td>no samplers used</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>1-4 Samplers</td> <td>between 1 and 4 samplers used</td> </tr> <tr> <td style="text-align: center;">2h</td> <td>5-8 Samplers</td> <td>between 5 and 8 samplers used</td> </tr> <tr> <td style="text-align: center;">3h</td> <td>9-12 Samplers</td> <td>between 9 and 12 samplers used</td> </tr> <tr> <td style="text-align: center;">4h</td> <td>13-16 Samplers</td> <td>between 13 and 16 samplers used</td> </tr> <tr> <td style="text-align: center;">5h-7h</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Format:	U3	Value	Name	Description	0h	No Samplers	no samplers used	1h	1-4 Samplers	between 1 and 4 samplers used	2h	5-8 Samplers	between 5 and 8 samplers used	3h	9-12 Samplers	between 9 and 12 samplers used	4h	13-16 Samplers	between 13 and 16 samplers used	5h-7h	Reserved	Reserved
	Format:	U3																							
Value	Name	Description																							
0h	No Samplers	no samplers used																							
1h	1-4 Samplers	between 1 and 4 samplers used																							
2h	5-8 Samplers	between 5 and 8 samplers used																							
3h	9-12 Samplers	between 9 and 12 samplers used																							
4h	13-16 Samplers	between 13 and 16 samplers used																							
5h-7h	Reserved	Reserved																							
26	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																						
Format:	MBZ																								

<b>3DSTATE_HS</b>										
25:18	<p><b>Binding Table Entry Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U8</td> </tr> </table> <p>When HW Generated Binding Table is disabled:            Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state.            Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.</p>	Format:	U8							
Format:	U8									
17	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ									
16	<p><b>Floating Point Mode</b>            Specifies the initial floating point mode used by the dispatched thread.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>IEEE-754</td> <td>Use IEEE-754 Rules</td> </tr> <tr> <td>1h</td> <td>alternate</td> <td>Use alternate rules</td> </tr> </tbody> </table>	Value	Name	Description	0h	IEEE-754	Use IEEE-754 Rules	1h	alternate	Use alternate rules
Value	Name	Description								
0h	IEEE-754	Use IEEE-754 Rules								
1h	alternate	Use alternate rules								
15:14	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ									
13	<p><b>Illegal Opcode Exception Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.</p>	Format:	Enable							
Format:	Enable									
12	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ									
11:8	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ									
7	<p><b>Software Exception Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment.</p>	Format:	Enable							
Format:	Enable									
6:0	<p><b>Maximum Number of Threads</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td style="width: 60%;">U7-1 thread count</td> </tr> </table> <p>Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance. Limit is based on max number of HS URB handles.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>indicating a thread count of [1,16]</td> </tr> </tbody> </table>	Format:	U7-1 thread count	Value	Name	[0,15]	indicating a thread count of [1,16]			
Format:	U7-1 thread count									
Value	Name									
[0,15]	indicating a thread count of [1,16]									

<h2>3DSTATE_HS</h2>																																																
	<table border="1" style="width: 100%;"> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">A URB_FENCE command must be issued subsequent to any change to the value in this field and before any subsequent pipeline processing (e.g., via 3DPRIMITIVE or CONSTANT_BUFFER). See Graphics Processing Engine (Command Ordering Rules)</td> </tr> </table>	Programming Notes		A URB_FENCE command must be issued subsequent to any change to the value in this field and before any subsequent pipeline processing (e.g., via 3DPRIMITIVE or CONSTANT_BUFFER). See Graphics Processing Engine (Command Ordering Rules)																																												
Programming Notes																																																
A URB_FENCE command must be issued subsequent to any change to the value in this field and before any subsequent pipeline processing (e.g., via 3DPRIMITIVE or CONSTANT_BUFFER). See Graphics Processing Engine (Command Ordering Rules)																																																
2	<table border="1" style="width: 100%;"> <tr> <td style="width: 5%; text-align: center;">31</td> <td> <p><b>Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>Specifies whether the HS function is enabled or disabled (pass-through). If ENABLED MI_TOPOLOGY_FILTER must be used to silently discard any topologies that the HS kernel is not expecting. E.g., if the HS kernel is expecting PATCHLIST_32 topologies, MI_TOPOLOGY_FILTER must be set to PATCHLIST_32 so only those topologies can reach the enabled HS.</p> <table border="1" style="width: 100%;"> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.</td> </tr> </table> </td> </tr> <tr> <td>30</td> <td> <p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table> </td> </tr> <tr> <td>29</td> <td> <p><b>Statistics Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit controls whether HS-unit-specific statistics register(s) will increment (for each patch).</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>HS_INVOCATIONS_COUNT will not increment</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>HS_INVOCATIONS_COUNT will increment</td> </tr> </tbody> </table> </td> </tr> <tr> <td>28:18</td> <td> <p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table> </td> </tr> <tr> <td>17:8</td> <td> <p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table> </td> </tr> <tr> <td>7:4</td> <td> <p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table> </td> </tr> <tr> <td>3:0</td> <td> <p><b>Instance Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U4-1</td> </tr> </table> <p>This field determines the number of threads (minus one) spawned per input patch. If the HS kernel uses a barrier function, software must restrict the <b>Instance Count</b> to the number of threads that can be simultaneously active within a half-slice. Factors which must be considered includes scratch memory availability.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td></td> <td>representing [1,16] instances</td> </tr> </tbody> </table> </td> </tr> </table>	31	<p><b>Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>Specifies whether the HS function is enabled or disabled (pass-through). If ENABLED MI_TOPOLOGY_FILTER must be used to silently discard any topologies that the HS kernel is not expecting. E.g., if the HS kernel is expecting PATCHLIST_32 topologies, MI_TOPOLOGY_FILTER must be set to PATCHLIST_32 so only those topologies can reach the enabled HS.</p> <table border="1" style="width: 100%;"> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.</td> </tr> </table>	Format:	Enable	Programming Notes		The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.		30	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	29	<p><b>Statistics Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit controls whether HS-unit-specific statistics register(s) will increment (for each patch).</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>HS_INVOCATIONS_COUNT will not increment</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>HS_INVOCATIONS_COUNT will increment</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	HS_INVOCATIONS_COUNT will not increment	1h	Enable	HS_INVOCATIONS_COUNT will increment	28:18	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	17:8	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	7:4	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	3:0	<p><b>Instance Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U4-1</td> </tr> </table> <p>This field determines the number of threads (minus one) spawned per input patch. If the HS kernel uses a barrier function, software must restrict the <b>Instance Count</b> to the number of threads that can be simultaneously active within a half-slice. Factors which must be considered includes scratch memory availability.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td></td> <td>representing [1,16] instances</td> </tr> </tbody> </table>	Format:	U4-1	Value	Name	Description	[0,15]		representing [1,16] instances
	31	<p><b>Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>Specifies whether the HS function is enabled or disabled (pass-through). If ENABLED MI_TOPOLOGY_FILTER must be used to silently discard any topologies that the HS kernel is not expecting. E.g., if the HS kernel is expecting PATCHLIST_32 topologies, MI_TOPOLOGY_FILTER must be set to PATCHLIST_32 so only those topologies can reach the enabled HS.</p> <table border="1" style="width: 100%;"> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.</td> </tr> </table>	Format:	Enable	Programming Notes		The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.																																									
	Format:	Enable																																														
	Programming Notes																																															
	The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.																																															
	30	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																																												
	Format:	MBZ																																														
	29	<p><b>Statistics Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit controls whether HS-unit-specific statistics register(s) will increment (for each patch).</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>HS_INVOCATIONS_COUNT will not increment</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>HS_INVOCATIONS_COUNT will increment</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	HS_INVOCATIONS_COUNT will not increment	1h	Enable	HS_INVOCATIONS_COUNT will increment																																			
Format:	Enable																																															
Value	Name	Description																																														
0h	Disable	HS_INVOCATIONS_COUNT will not increment																																														
1h	Enable	HS_INVOCATIONS_COUNT will increment																																														
28:18	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																																													
Format:	MBZ																																															
17:8	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																																													
Format:	MBZ																																															
7:4	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																																													
Format:	MBZ																																															
3:0	<p><b>Instance Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U4-1</td> </tr> </table> <p>This field determines the number of threads (minus one) spawned per input patch. If the HS kernel uses a barrier function, software must restrict the <b>Instance Count</b> to the number of threads that can be simultaneously active within a half-slice. Factors which must be considered includes scratch memory availability.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td></td> <td>representing [1,16] instances</td> </tr> </tbody> </table>	Format:	U4-1	Value	Name	Description	[0,15]		representing [1,16] instances																																							
Format:	U4-1																																															
Value	Name	Description																																														
[0,15]		representing [1,16] instances																																														

| 3 | |         |   |         |                                   | |---------|---|---------|-----------------------------------| | 31:6    | <p><b>Kernel Start Pointer</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>InstructionBaseOffset[31:6]Kernel</td> </tr> </table> <p>This field specifies the starting location (1st GEN core instruction) of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the Instruction</p> | Format: | InstructionBaseOffset[31:6]Kernel | | Format: | InstructionBaseOffset[31:6]Kernel   |         |                                   | |



<b>3DSTATE_HS</b>												
	Base Address.											
5:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ											
4	<p>31:10 <b>Scratch Space Base Pointer</b></p> <table border="1"> <tr> <td>Format:</td> <td>GeneralStateOffset[31:10]</td> </tr> </table> <p>Specifies the location of the scratch space area allocated to this FF unit, specified as a 1KB-granular offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space.</p>	Format:	GeneralStateOffset[31:10]									
	Format:	GeneralStateOffset[31:10]										
	9:4	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											
3:0	<p><b>Per-Thread Scratch Space</b></p> <table border="1"> <tr> <td>Format:</td> <td>U4 power of 2 Bytes over 1K Bytes</td> </tr> </table> <p>Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,11]</td> <td>indicating [1K Bytes, 2M Bytes]</td> </tr> </tbody> </table>	Format:	U4 power of 2 Bytes over 1K Bytes	Value	Name	[0,11]	indicating [1K Bytes, 2M Bytes]					
Format:	U4 power of 2 Bytes over 1K Bytes											
Value	Name											
[0,11]	indicating [1K Bytes, 2M Bytes]											
5	31:28	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
	Format:	MBZ										
	27	<p><b>Single Program Flow</b></p> <p>Specifies the initial condition of the kernel program as either a single program flow (SIMD<sub>n</sub>x<sub>m</sub> with m = 1) or as multiple program flows (SIMD<sub>n</sub>x<sub>m</sub> with m &gt; 1). See CR0 description in ISA Execution Environment.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Reserved</td> <td></td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Single Program Flow enabled</td> </tr> </tbody> </table>	Value	Name	Description	0h	Reserved		1h	Enable	Single Program Flow enabled	
	Value	Name	Description									
	0h	Reserved										
1h	Enable	Single Program Flow enabled										
26	<p><b>Vector Mask Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1 FormatDesc: Enumerated Type</td> </tr> </table> <p>When SPF=0, VME specifies which mask to use to initialize the initial channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Dmask</td> <td>Channels are enabled based on the dispatch mask</td> </tr> <tr> <td>1h</td> <td>Vmask</td> <td>Channels are enabled based on the vector mask</td> </tr> </tbody> </table>	Format:	U1 FormatDesc: Enumerated Type	Value	Name	Description	0h	Dmask	Channels are enabled based on the dispatch mask	1h	Vmask	Channels are enabled based on the vector mask
Format:	U1 FormatDesc: Enumerated Type											
Value	Name	Description										
0h	Dmask	Channels are enabled based on the dispatch mask										
1h	Vmask	Channels are enabled based on the vector mask										
25	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ											
24	<p><b>Include Vertex Handles</b></p> <table border="1"> <tr> <td>Format:</td> <td>Boolean</td> </tr> </table> <p>If set, all the input Vertex URB handles are included in payloads. This field is ignored if HS</p>	Format:	Boolean									
Format:	Boolean											

<b>3DSTATE_HS</b>							
	Function Enable is DISABLED. Programming Restriction:This field must be set if value if Vertex URB Entry Read Length is cleared to zero.						
23:19	<p><b>Dispatch GRF Start Register For URB Data</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U5</td> </tr> </table> <p>Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. This field is ignored if HS Function Enable is DISABLED.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,31]</td> <td>indicating GRF [R0,R31]</td> </tr> </tbody> </table>	Format:	U5	Value	Name	[0,31]	indicating GRF [R0,R31]
Format:	U5						
Value	Name						
[0,31]	indicating GRF [R0,R31]						
18:17	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
16:11	<p><b>Vertex URB Entry Read Length</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U6</td> </tr> </table> <p>Specifies the amount of URB data read and passed in the thread payload for each Vertex URB entry, in 256-bit register increments. This field is ignored if HS Function Enable is DISABLED. Programming Restriction:This field must be a non-zero value if Include Vertex Handles is cleared to zero.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,63]</td> <td></td> </tr> </tbody> </table>	Format:	U6	Value	Name	[0,63]	
Format:	U6						
Value	Name						
[0,63]							
10	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
9:4	<p><b>Vertex URB Entry Read Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U6</td> </tr> </table> <p>Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread. This field is ignored if HS Function Enable is DISABLED.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,63]</td> <td></td> </tr> </tbody> </table>	Format:	U6	Value	Name	[0,63]	
Format:	U6						
Value	Name						
[0,63]							
3:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
6	<p>31:16 <b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ				
	Format:	MBZ					
	<p>15:13 <b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ				
	Format:	MBZ					
<p>12 <b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ					
Format:	MBZ						
<p>11:0 <b>Semaphore Handle</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">URBOffset[17:6]</td> </tr> </table> <p>This is the URB offset pointing to the first of the GS semaphore DWords in the URB. The size of the region is 32 DWs(16 - 512b URB entries). Software is responsible for allocating combined GS and/or HS semaphore Dwords in a single contiguous region of the URB. Software must also</p>	Format:	URBOffset[17:6]					
Format:	URBOffset[17:6]						

## 3DSTATE\_HS

		make sure the 3D pipeline is IDLE prior to allocating or deallocating the region. The semaphores can be located in an unused area within a FF unit's URB fenced region or an unused area within the Push Constant region.
--	--	---

<b>3DSTATE_HS</b>			
Source:		RenderCS	
Length Bias:		2	
Controls the HS stage hardware.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value: 3h GFXPIPE Format: OpCode	
	28:27	<b>Command SubType</b>	
		Default Value: 3h GFXPIPE_3D Format: OpCode	
	26:24	<b>3D Command Opcode</b>	
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode	
	23:16	<b>3D Command Sub Opcode</b>	
Default Value: 1Bh 3DSTATE_HS Format: OpCode			
15:8	<b>Reserved</b>		
7:0	Format: MBZ		
	<b>DWord Length</b>		
Default Value: 5 Excludes DWord (0,1) Format: =n			
1	31:30	<b>Reserved</b>	
		Format: MBZ	
	29:27	<b>Sampler Count</b>	
		Format: U3	
		Specifies how many samplers (in multiples of 4) the HS kernels use. Used only for prefetching the associated sampler state entries.	
<b>Value</b>		<b>Name</b>	<b>Description</b>
0h		No Samplers	no samplers used
1h		1-4 Samplers	between 1 and 4 samplers used
2h	5-8 Samplers	between 5 and 8 samplers used	
3h	9-12 Samplers	between 9 and 12 samplers used	
4h	13-16 Samplers	between 13 and 16 samplers used	
5h-7h	Reserved		
26	<b>Reserved</b>		
	Format: MBZ		
25:18	<b>Binding Table Entry Count</b>		
	Format: U8		

<b>3DSTATE_HS</b>										
	<p>When <b>HW Generated Binding Table</b> is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state.</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <th colspan="2">Programming Notes</th> </tr> <tr> <td colspan="2">For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.</td> </tr> </table>	Programming Notes		For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.						
Programming Notes										
For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.										
17	<p><b>Thread Priority</b> Specifies the priority of the thread for dispatch</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Normal Priority</td> </tr> <tr> <td>1h</td> <td>High Priority</td> </tr> </tbody> </table>	Value	Name	0h	Normal Priority	1h	High Priority			
Value	Name									
0h	Normal Priority									
1h	High Priority									
16	<p><b>Floating Point Mode</b> Specifies the initial floating point mode used by the dispatched thread.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>IEEE-754</td> <td>Use IEEE-754 Rules</td> </tr> <tr> <td>1h</td> <td>alternate</td> <td>Use alternate rules</td> </tr> </tbody> </table>	Value	Name	Description	0h	IEEE-754	Use IEEE-754 Rules	1h	alternate	Use alternate rules
Value	Name	Description								
0h	IEEE-754	Use IEEE-754 Rules								
1h	alternate	Use alternate rules								
15:14	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ									
13	<p><b>Illegal Opcode Exception Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit gets loaded into EU CR0.1[12] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i>.</p>	Format:	Enable							
Format:	Enable									
12	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ									
11:8	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ									
7	<p><b>Software Exception Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit gets loaded into EU CR0.1[13] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i>.</p>	Format:	Enable							
Format:	Enable									
6:0	<p><b>Maximum Number of Threads</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U7-1 Thread count</td> </tr> </table> <p>Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock. Limit is based on max number of HS URB handles.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>indicating thread count of [1,16]</td> </tr> </tbody> </table> <table border="1" style="width: 100%; text-align: center;"> <tr> <th colspan="2">Programming Notes</th> </tr> </table>	Format:	U7-1 Thread count	Value	Name	[0,15]	indicating thread count of [1,16]	Programming Notes		
Format:	U7-1 Thread count									
Value	Name									
[0,15]	indicating thread count of [1,16]									
Programming Notes										

		<b>3DSTATE_HS</b>										
		A URB_FENCE command must be issued subsequent to any change to the value in this field and before any subsequent pipeline processing (e.g., via 3DPRIMITIVE or CONSTANT_BUFFER). See <i>Graphics Processing Engine (Command Ordering Rules)</i>										
2	31	<p><b>HS Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Specifies whether the HS function is enabled or disabled (pass-through). If ENABLED MI_TOPOLOGY_FILTER must be used to silently discard any topologies that the HS kernel is not expecting. E.g., if the HS kernel is expecting PATCHLIST_32 topologies, MI_TOPOLOGY_FILTER must be set to PATCHLIST_32 so only those topologies can reach the enabled HS.</p> <table border="1"> <tr> <th colspan="3" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="3">The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.</td> </tr> </table>	Format:	Enable	Programming Notes			The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.				
	Format:	Enable										
	Programming Notes											
	The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.											
	30	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
	Format:	MBZ										
29	<p><b>HS Statistics Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit controls whether HS-unit-specific statistics register(s) will increment (for each patch).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>HS_INVOCATIONS_COUNT will not increment</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>HS_INVOCATIONS_COUNT will increment</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	HS_INVOCATIONS_COUNT will not increment	1h	Enable	HS_INVOCATIONS_COUNT will increment
Format:	Enable											
Value	Name	Description										
0h	Disable	HS_INVOCATIONS_COUNT will not increment										
1h	Enable	HS_INVOCATIONS_COUNT will increment										
28:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ											
7:0	<p><b>Instance Count</b></p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>This field determines the number of threads (minus one) spawned per input patch. If the HS kernel uses a barrier function, software must restrict the <b>Instance Count</b> to the number of threads that can be simultaneously active within a half-slice. Factors which must be considered includes scratch memory availability.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>representing [1,16] instances</td> </tr> </tbody> </table>	Format:	U8	Value	Name	[0,15]	representing [1,16] instances					
Format:	U8											
Value	Name											
[0,15]	representing [1,16] instances											
3	31:6	<p><b>Kernel Start Pointer</b></p> <table border="1"> <tr> <td>Format:</td> <td>InstructionBaseOffset[31:6]Kernel</td> </tr> </table> <p>This field specifies the starting location (1<sup>st</sup> GEN core instruction) of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the <b>Instruction Base Address</b>.</p>	Format:	InstructionBaseOffset[31:6]Kernel								
	Format:	InstructionBaseOffset[31:6]Kernel										
5:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ											
4	31:10	<p><b>Scratch Space Base Pointer</b></p> <table border="1"> <tr> <td>Format:</td> <td>GeneralStateOffset[31:10]</td> </tr> </table>	Format:	GeneralStateOffset[31:10]								
Format:	GeneralStateOffset[31:10]											

<b>3DSTATE_HS</b>																																	
	<p>Specifies the location of the scratch space area allocated to this FF unit, specified as a 1KB-granular offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space.</p>																																
9:4	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																														
Format:	MBZ																																
3:0	<p><b>Per-Thread Scratch Space</b></p> <table border="1"> <tr> <td>Format:</td> <td>U4 power of 2 Bytes over 1K Bytes</td> </tr> </table> <p>Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,11]</td> <td></td> <td>indicating [1K Bytes, 2M Bytes]</td> </tr> </tbody> </table>	Format:	U4 power of 2 Bytes over 1K Bytes	Value	Name	Description	[0,11]		indicating [1K Bytes, 2M Bytes]																								
Format:	U4 power of 2 Bytes over 1K Bytes																																
Value	Name	Description																															
[0,11]		indicating [1K Bytes, 2M Bytes]																															
5	<p>31:28 <b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table> <p>27 <b>Single Program Flow (SPF)</b></p> <p>Specifies the initial condition of the kernel program as either a single program flow (SIMDn<sub>xm</sub> with m = 1) or as multiple program flows (SIMDn<sub>xm</sub> with m &gt; 1). See CR0 description in <i>ISA Execution Environment</i>.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Reserved</td> <td></td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Single Program Flow enabled</td> </tr> </tbody> </table> <p>26 <b>Vector Mask Enable (VME)</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1 Enumerated Type</td> </tr> </table> <p>When SPF=0, VME specifies which mask to use to initialize the initial channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Dmask</td> <td>Channels are enabled based on the dispatch mask</td> </tr> <tr> <td>1h</td> <td>Vmask</td> <td>Channels are enabled based on the vector mask</td> </tr> </tbody> </table> <p>25 <b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table> <p>24 <b>Include Vertex Handles</b></p> <table border="1"> <tr> <td>Format:</td> <td>Boolean</td> </tr> </table> <p>If set, all the input Vertex URB handles are included in payloads. This field is ignored if <b>HS Function Enable</b> is DISABLED.</p> <table border="1"> <thead> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">This field must be set if value if <b>Vertex URB Entry Read Length</b> is cleared to zero.</td> </tr> </tbody> </table> <p>23:19 <b>Dispatch GRF Start Register for URB Data</b></p> <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <p>Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the</p>	Format:	MBZ	Value	Name	Description	0h	Reserved		1h	Enable	Single Program Flow enabled	Format:	U1 Enumerated Type	Value	Name	Description	0h	Dmask	Channels are enabled based on the dispatch mask	1h	Vmask	Channels are enabled based on the vector mask	Format:	MBZ	Format:	Boolean	Programming Notes		This field must be set if value if <b>Vertex URB Entry Read Length</b> is cleared to zero.		Format:	U5
Format:	MBZ																																
Value	Name	Description																															
0h	Reserved																																
1h	Enable	Single Program Flow enabled																															
Format:	U1 Enumerated Type																																
Value	Name	Description																															
0h	Dmask	Channels are enabled based on the dispatch mask																															
1h	Vmask	Channels are enabled based on the vector mask																															
Format:	MBZ																																
Format:	Boolean																																
Programming Notes																																	
This field must be set if value if <b>Vertex URB Entry Read Length</b> is cleared to zero.																																	
Format:	U5																																

<b>3DSTATE_HS</b>					
	<p>thread payload. This field is ignored if <b>HS Function Enable</b> is DISABLED.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,31]</td> <td>indicating GRF [R0,R31]</td> </tr> </tbody> </table>	Value	Name	[0,31]	indicating GRF [R0,R31]
Value	Name				
[0,31]	indicating GRF [R0,R31]				
18:17	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ				
16:11	<p><b>Vertex URB Entry Read Length</b> Specifies the amount of URB data read and passed in the thread payload <u>for each Vertex URB entry</u>, in 256-bit register increments. This field is ignored if HS Function Enable is DISABLED.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,63]</td> <td></td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This field must be a non-zero value if <b>Include Vertex Handles</b> is cleared to zero.</p>	Value	Name	[0,63]	
Value	Name				
[0,63]					
10	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ				
9:4	<p><b>Vertex URB Entry Read Offset</b> Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread. This field is ignored if HS Function Enable is DISABLED.</p>				
3:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ				
6	<p>31:12 <b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ			
<p>11:0 <b>Semaphore Handle</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>U12 Handle</td> </tr> </table> <p>This is the 512b-aligned URB handle pointing to the first of the 32 HS semaphore DWords in the URB. Software is responsible for statically allocating combined HS and/or GS semaphore Dwords in a single contiguous region of the URB. The semaphores can be located in an unused area within a FF unit's URB fenced region or an unused area within the Push Constant region. This field is ignored if <b>HS Function Enable</b> is DISABLED.</p>	Format:	U12 Handle			
Format:	U12 Handle				



<b>3DSTATE_INDEX_BUFFER</b>						
Source:	RenderCS					
Length Bias:	2					
<p>This command is used to specify the current IB state used by the VF function. At most one IB is defined and active at any given time.</p> <p>NOTES: The IB must be specified before any RANDOM 3D_PRIMITIVE commands are issued. It is possible to have vertex elements source completely from generated ID values and therefore not require any Index Buffer accesses. In this case, VF function will simply ignore the Index Buffer state.</p>						
DWord	Bit	Description				
0	31:29	<b>Command Type</b>				
		Default Value:	3h GFXPIPE			
		Format:	OpCode			
	28:27	<b>Command SubType</b>				
		Default Value:	3h GFXPIPE_3D			
		Format:	OpCode			
	26:24	<b>3D Command Opcode</b>				
		Default Value:	0h 3DSTATE_PIPELINED			
		Format:	OpCode			
	23:16	<b>3D Command Sub Opcode</b>				
		Default Value:	0Ah 3DSTATE_INDEX_BUFFER			
		Format:	OpCode			
15:12	<b>Index Buffer Memory Object Control State</b>					
	Format:	MEMORY_OBJECT_CONTROL_STATE				
		Specifies the memory object control state for this index buffer.				
11	<b>Reserved</b>					
	Format:	MBZ				
10	<b>Cut Index Enable</b>					
	Format:	Enable				
	<p>If ENABLED, the largest index value (0xFF, 0xFFFF, 0xFFFFFFFF, depending on Index Format) is interpreted as the "cut" index. (See description of this elsewhere in this section).</p> <p>(Expected OpenGL driver usage). This field can only be enabled for certain primitive topology types. Refer to the table later in this section for details.</p>					
9:8	<b>Index Format</b>					
	Format:	U2 enumerated type				
	This field specifies the data format of the index buffer. All index values are UNSIGNED.					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>INDEX_BYTE</td> </tr> </tbody> </table>	Value	Name	0h	INDEX_BYTE
Value	Name					
0h	INDEX_BYTE					

<b>3DSTATE_INDEX_BUFFER</b>											
	<table border="1"> <tr> <td>1h</td> <td>INDEX_WORD</td> </tr> <tr> <td>2h</td> <td>INDEX_DWORD</td> </tr> </table>	1h	INDEX_WORD	2h	INDEX_DWORD						
1h	INDEX_WORD										
2h	INDEX_DWORD										
	<table border="1"> <tr> <td>7:0</td> <td><b>DWord Length</b></td> </tr> <tr> <td></td> <td>Default Value: 1h Excludes DWord (0,1)</td> </tr> <tr> <td></td> <td>Format: =n Total Length - 2</td> </tr> </table>	7:0	<b>DWord Length</b>		Default Value: 1h Excludes DWord (0,1)		Format: =n Total Length - 2				
7:0	<b>DWord Length</b>										
	Default Value: 1h Excludes DWord (0,1)										
	Format: =n Total Length - 2										
1	<table border="1"> <tr> <td>31:0</td> <td><b>Buffer Starting Address</b></td> </tr> <tr> <td></td> <td>Format: GraphicsAddress[31:0]Index_Buffer_Entry</td> </tr> <tr> <td colspan="2"> <p>This field contains the size-aligned (as specified by Index Format) Graphics Address of the first element of interest within the index buffer. Software must program this value with the combination (sum) of the base address of the memory resource and the byte offset from the base address to the starting structure within the buffer.</p> </td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Programming Notes</b></td> </tr> <tr> <td colspan="2">Index Buffers can only be allocated in linear (not tiled) graphics memory.</td> </tr> </table>	31:0	<b>Buffer Starting Address</b>		Format: GraphicsAddress[31:0]Index_Buffer_Entry	<p>This field contains the size-aligned (as specified by Index Format) Graphics Address of the first element of interest within the index buffer. Software must program this value with the combination (sum) of the base address of the memory resource and the byte offset from the base address to the starting structure within the buffer.</p>		<b>Programming Notes</b>		Index Buffers can only be allocated in linear (not tiled) graphics memory.	
31:0	<b>Buffer Starting Address</b>										
	Format: GraphicsAddress[31:0]Index_Buffer_Entry										
<p>This field contains the size-aligned (as specified by Index Format) Graphics Address of the first element of interest within the index buffer. Software must program this value with the combination (sum) of the base address of the memory resource and the byte offset from the base address to the starting structure within the buffer.</p>											
<b>Programming Notes</b>											
Index Buffers can only be allocated in linear (not tiled) graphics memory.											
2	<table border="1"> <tr> <td>31:0</td> <td><b>Buffer Ending Address</b></td> </tr> <tr> <td></td> <td>Format: GraphicsAddress[31:0]</td> </tr> <tr> <td colspan="2"> <p>If non-zero, this field contains the address of the last valid byte in the index buffer. Any index buffer reads past this address returns an index value of 0 (as if the index buffer was zero-extended). Software must guarantee that the buffer ends on an index boundary (e.g., for an INDEX_DWORD buffer, Bits [1:0] == 11b).</p> </td> </tr> </table>	31:0	<b>Buffer Ending Address</b>		Format: GraphicsAddress[31:0]	<p>If non-zero, this field contains the address of the last valid byte in the index buffer. Any index buffer reads past this address returns an index value of 0 (as if the index buffer was zero-extended). Software must guarantee that the buffer ends on an index boundary (e.g., for an INDEX_DWORD buffer, Bits [1:0] == 11b).</p>					
31:0	<b>Buffer Ending Address</b>										
	Format: GraphicsAddress[31:0]										
<p>If non-zero, this field contains the address of the last valid byte in the index buffer. Any index buffer reads past this address returns an index value of 0 (as if the index buffer was zero-extended). Software must guarantee that the buffer ends on an index boundary (e.g., for an INDEX_DWORD buffer, Bits [1:0] == 11b).</p>											

<b>3DSTATE_LINE_STIPPLE</b>			
Source:	RenderCS		
Length Bias:	2		
The 3DSTATE_LINE_STIPPLE command is used to specify state variables used in the Line Stipple function.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	1h 3DSTATE_NONPIPELINED
		Format:	OpCode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		08h 3DSTATE_LINE_STIPPLE	
Format:		OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>Dword Length</b>		
	Default Value:	1h Excludes Dword (0,1)	
	Format:	=n Total Length - 2	
1	31	<b>Modify Enable (Current Repeat Counter, Current Stipple Index)</b>	
		Format:	Enable
		Modify enable for <b>Current Repeat Counter</b> and <b>Current Stipple Index</b> fields.	
	<b>Programming Notes</b>		
	Software should never set this field to enabled. It is provided only for HW-generated commands as part of context save/restore.		
	30	<b>Reserved</b>	
Format:		MBZ	
29:21	<b>Current Repeat Counter</b>		
	Format:	U9	
This field sets the HW-internal repeat counter state. Note: Software should never attempt to set this value - this state is only provided for HW-generated commands as part of context save/restore.			
20	<b>Reserved</b>		
	Format:	MBZ	
19:16	<b>Current Stipple Index</b>		
	Format:	U4	

<b>3DSTATE_LINE_STIPPLE</b>						
	<p>This field sets the HW-internal stipple pattern index.                      Note: Software should never attempt to set this value - this state is only provided for HW-generated commands as part of context save/restore.</p>					
15:0	<p><b>Line Stipple Pattern</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 10%;">Format:</td> <td>16 bit mask Bit 15 = most significant bit, Bit 0 = least significant bit</td> </tr> </table> <p>Specifies a pattern used to mask out bit specific pixels while rendering lines.</p>	Format:	16 bit mask Bit 15 = most significant bit, Bit 0 = least significant bit			
Format:	16 bit mask Bit 15 = most significant bit, Bit 0 = least significant bit					
2	<p>31:15 <b>Line Stipple Inverse Repeat Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 10%;">Format:</td> <td>U1.16</td> </tr> </table> <p>Range: [0.00390625, 1.0]</p> <p>Specifies the inverse (truncated) of the repeat count for the line stipple function.</p>	Format:	U1.16			
	Format:	U1.16				
	<p>14:9 <b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 10%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
	Format:	MBZ				
<p>8:0 <b>Line Stipple Repeat Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 10%;">Format:</td> <td>U9</td> </tr> </table> <p>Specifies the repeat count for the line stipple function.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[1, 256]</td> <td></td> </tr> </tbody> </table>	Format:	U9	Value	Name	[1, 256]	
Format:	U9					
Value	Name					
[1, 256]						

<b>3DSTATE_MONOFILTER_SIZE</b>			
Source: RenderCS			
Length Bias: 2			
This state specifies the size of the filter which is used when filtering in MAPFILTER_MONO mode.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value: 3h GFXPIPE	
		Format: OpCode	
	28:27	<b>Command SubType</b>	
		Default Value: 3h GFXPIPE_3D	
		Format: OpCode	
	26:24	<b>3D Command Opcode</b>	
		Default Value: 1h 3DSTATE_NONPIPELINED	
		Format: OpCode	
	23:16	<b>3D Command Sub Opcode</b>	
Default Value: 11h 3DSTATE_MONOFILTER_SIZE			
Format: OpCode			
15:8	<b>Reserved</b>		
	Format: MBZ		
7:0	<b>DWord Length</b>		
	Default Value: 0h Excludes DWord (0,1)		
	Format: =n		
	Total Length - 2		
1	31:6	<b>Reserved</b>	
		Format: MBZ	
	5:3	<b>Monochrome Filter Width</b>	
		Format: U3	
		This field specifies the width of the monochrome filter. It is ignored if the monochrome filter is not enabled.	
		<b>Value</b>	<b>Name</b>
	[1,7]		
	2:0	<b>Monochrome Filter Height</b>	
		Format: U3	
		This field specifies the height of the monochrome filter. It is ignored if the monochrome filter is not enabled.	
<b>Value</b>		<b>Name</b>	
[1,7]			

## 3DSTATE\_MULTISAMPLE

Source: RenderCS  
 Length Bias: 2

The 3DSTATE\_MULTISAMPLE command is used to specify multisample state associated with the current render target/depth buffer. This is non-pipelined state.

**Programming Restriction:**

Driver must hierarchy that all the caches in the depth pipe are flushed before this command is parsed. This requires driver to send a PIPE\_CONTROL with a CS stall along with a Depth Flush prior to this command.

When this command is issued, the currently active depth buffer, hierarchical depth buffer, stencil buffer, and render target(s) must be cleared (meaning that every pixel must be overwritten). Alternatively, other surfaces can be activated before issuing the next 3DPRIMITIVE that were previously rendered with the same values of all state fields in this command. In other words, it is illegal to render to these surfaces with multiple different values of the state fields in this command.

### Programming Notes

When programming the sample offsets (for NUMSAMPLES\_4 or \_8 and MSRASTMODE\_XXX\_PATTERN), the order of the samples 0 to 3 (or 7 for 8X) must have monotonically increasing distance from the pixel center. This is required to get the correct centroid computation in the device.

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE
		Format: OpCode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D
	26:24	<b>3D Command Opcode</b>
		Default Value: 1h 3DSTATE_NONPIPELINED
23:16	<b>3D Command Sub Opcode</b>	
	Default Value: 0Dh 3DSTATE_MULTISAMPLE	
15:8	<b>Reserved</b>	
	Format: MBZ	
7:0	<b>Dword Length</b>	
	Format: =n Total Length - 2	
	Excludes Dword (0,1)	
1	31:6	<b>Reserved</b>
		Format: MBZ

<b>3DSTATE_MULTISAMPLE</b>																			
5	<b>Reserved</b>																		
	Format: MBZ																		
4	<b>Pixel Location</b>																		
	Format: U1																		
	This field specifies where the device evaluates "pixel" (vs. centroid or sample) values/attributes.																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>PIXLOC_CENTER</td> <td>Use the pixel center (0.5, 0.5 offset)</td> </tr> <tr> <td>1h</td> <td>PIXLOC_UL_CORNER</td> <td>Use the pixel upper-left corner</td> </tr> </tbody> </table>		Value	Name	Description	0h	PIXLOC_CENTER	Use the pixel center (0.5, 0.5 offset)	1h	PIXLOC_UL_CORNER	Use the pixel upper-left corner								
Value	Name	Description																	
0h	PIXLOC_CENTER	Use the pixel center (0.5, 0.5 offset)																	
1h	PIXLOC_UL_CORNER	Use the pixel upper-left corner																	
<b>Programming Notes</b>																			
The programming of this field is assumed to be a function of the API being supported. Specifically, it is expected that OpenGL and DX10+ APIs require CENTER selection, while DX9-APIs require UL_CORNER selection.																			
3:1	<b>Number of Multisamples</b>																		
	Format: U3 enumerated value																		
	This field specifies how many samples/pixel exist in all RTs and the Depth Buffer, as log2(#samples). This field is valid regardless of the setting of <b>Multisample Rasterization Mode</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>NUMSAMPLES_1</td> <td>1 sample/pixel</td> </tr> <tr> <td>1h</td> <td>Reserved</td> <td></td> </tr> <tr> <td>2h</td> <td>NUMSAMPLES_4</td> <td>4 samples/pixel</td> </tr> <tr> <td>3h</td> <td>NUMSAMPLES_8</td> <td>8 samples/pixel</td> </tr> <tr> <td>[4h,7h]</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>		Value	Name	Description	0h	NUMSAMPLES_1	1 sample/pixel	1h	Reserved		2h	NUMSAMPLES_4	4 samples/pixel	3h	NUMSAMPLES_8	8 samples/pixel	[4h,7h]	Reserved
Value	Name	Description																	
0h	NUMSAMPLES_1	1 sample/pixel																	
1h	Reserved																		
2h	NUMSAMPLES_4	4 samples/pixel																	
3h	NUMSAMPLES_8	8 samples/pixel																	
[4h,7h]	Reserved																		
<b>Programming Notes</b>																			
Setting <b>Multisample Rasterization Mode</b> to MSRASTMODE_xxx_PATTERN when <b>Number of Multisamples</b> == NUMSAMPLES_1 is UNDEFINED. The setting of this field must match the <b>Number of Multisamples</b> field in SURFACE_STATE of all bound render targets.																			
0	<b>Reserved</b>																		
	Format: MBZ																		
2	31:28	<b>Sample3 X Offset</b>																	
		Format: U0.4																	
		<table border="1"> <thead> <tr> <th>Description</th> </tr> </thead> <tbody> <tr> <td>Subpixel X offset of Sample 3 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.</td> </tr> <tr> <td>Valid when NUMSAMPLES_1</td> </tr> </tbody> </table>	Description	Subpixel X offset of Sample 3 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.	Valid when NUMSAMPLES_1														
Description																			
Subpixel X offset of Sample 3 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.																			
Valid when NUMSAMPLES_1																			

<b>3DSTATE_MULTISAMPLE</b>										
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </tbody> </table>	Value	Name	[0,15]	[0,0.9375]					
Value	Name									
[0,15]	[0,0.9375]									
27:24	<p><b>Sample3 Y Offset</b></p> <table border="1"> <tr> <td>Format:</td> <td style="text-align: center;">U0.4</td> </tr> </table> <table border="1"> <thead> <tr> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>Subpixel Y offset of Sample 3 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.</td> </tr> <tr> <td>Valid when NUMSAMPLES_1</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </tbody> </table>	Format:	U0.4	Description	Subpixel Y offset of Sample 3 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.	Valid when NUMSAMPLES_1	Value	Name	[0,15]	[0,0.9375]
Format:	U0.4									
Description										
Subpixel Y offset of Sample 3 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.										
Valid when NUMSAMPLES_1										
Value	Name									
[0,15]	[0,0.9375]									
23:20	<p><b>Sample2 X Offset</b></p> <table border="1"> <tr> <td>Format:</td> <td style="text-align: center;">U0.4</td> </tr> </table> <table border="1"> <thead> <tr> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>Subpixel X offset of Sample 2 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.</td> </tr> <tr> <td>Valid when NUMSAMPLES_1</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </tbody> </table>	Format:	U0.4	Description	Subpixel X offset of Sample 2 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.	Valid when NUMSAMPLES_1	Value	Name	[0,15]	[0,0.9375]
Format:	U0.4									
Description										
Subpixel X offset of Sample 2 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.										
Valid when NUMSAMPLES_1										
Value	Name									
[0,15]	[0,0.9375]									
19:16	<p><b>Sample2 Y Offset</b></p> <table border="1"> <tr> <td>Format:</td> <td style="text-align: center;">U0.4</td> </tr> </table> <table border="1"> <thead> <tr> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>Subpixel Y offset of Sample 2 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.</td> </tr> <tr> <td>Valid when NUMSAMPLES_1</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </tbody> </table>	Format:	U0.4	Description	Subpixel Y offset of Sample 2 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.	Valid when NUMSAMPLES_1	Value	Name	[0,15]	[0,0.9375]
Format:	U0.4									
Description										
Subpixel Y offset of Sample 2 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.										
Valid when NUMSAMPLES_1										
Value	Name									
[0,15]	[0,0.9375]									
15:12	<p><b>Sample1 X Offset</b></p> <table border="1"> <tr> <td>Format:</td> <td style="text-align: center;">U0.4</td> </tr> </table> <table border="1"> <thead> <tr> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>Subpixel X offset of Sample 1 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_XXX_PATTERN</td> </tr> </tbody> </table>	Format:	U0.4	Description	Subpixel X offset of Sample 1 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_XXX_PATTERN					
Format:	U0.4									
Description										
Subpixel X offset of Sample 1 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_XXX_PATTERN										



<b>3DSTATE_MULTISAMPLE</b>													
	<table border="1"> <tr> <td colspan="2">mode.</td> </tr> <tr> <td colspan="2">Valid when NUMSAMPLES_1</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </table>	mode.		Valid when NUMSAMPLES_1		Value	Name	[0,15]	[0,0.9375]				
mode.													
Valid when NUMSAMPLES_1													
Value	Name												
[0,15]	[0,0.9375]												
11:8	<p><b>Sample1 Y Offset</b></p> <table border="1"> <tr> <td>Format:</td> <td>U0.4</td> </tr> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> <tr> <td colspan="2">Subpixel Y offset of Sample <u>1</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.</td> </tr> <tr> <td colspan="2">Valid when NUMSAMPLES_1</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </table>	Format:	U0.4	Description		Subpixel Y offset of Sample <u>1</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.		Valid when NUMSAMPLES_1		Value	Name	[0,15]	[0,0.9375]
Format:	U0.4												
Description													
Subpixel Y offset of Sample <u>1</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.													
Valid when NUMSAMPLES_1													
Value	Name												
[0,15]	[0,0.9375]												
7:4	<p><b>Sample0 X Offset</b></p> <table border="1"> <tr> <td>Format:</td> <td>U0.4</td> </tr> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> <tr> <td colspan="2">Subpixel X offset of Sample <u>0</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.</td> </tr> <tr> <td colspan="2">Valid when NUMSAMPLES_1</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </table>	Format:	U0.4	Description		Subpixel X offset of Sample <u>0</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.		Valid when NUMSAMPLES_1		Value	Name	[0,15]	[0,0.9375]
Format:	U0.4												
Description													
Subpixel X offset of Sample <u>0</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.													
Valid when NUMSAMPLES_1													
Value	Name												
[0,15]	[0,0.9375]												
3:0	<p><b>Sample0 Y Offset</b></p> <table border="1"> <tr> <td>Format:</td> <td>U0.4</td> </tr> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> <tr> <td colspan="2">Subpixel Y offset of Sample <u>0</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.</td> </tr> <tr> <td colspan="2">Valid when NUMSAMPLES_1</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </table>	Format:	U0.4	Description		Subpixel Y offset of Sample <u>0</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.		Valid when NUMSAMPLES_1		Value	Name	[0,15]	[0,0.9375]
Format:	U0.4												
Description													
Subpixel Y offset of Sample <u>0</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.													
Valid when NUMSAMPLES_1													
Value	Name												
[0,15]	[0,0.9375]												
3	<p>31:28 <b>Sample7 X Offset</b></p> <table border="1"> <tr> <td>Format:</td> <td>U0.4</td> </tr> <tr> <td colspan="2">Subpixel X offset of Sample <u>7</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8.</td> </tr> </table>	Format:	U0.4	Subpixel X offset of Sample <u>7</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8.									
Format:	U0.4												
Subpixel X offset of Sample <u>7</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8.													

<b>3DSTATE_MULTISAMPLE</b>							
	<p>Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </tbody> </table>	Value	Name	[0,15]	[0,0.9375]		
Value	Name						
[0,15]	[0,0.9375]						
27:24	<p><b>Sample7 Y Offset</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U0.4</td> </tr> </table> <p>Subpixel Y offset of Sample <u>7</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </tbody> </table>	Format:	U0.4	Value	Name	[0,15]	[0,0.9375]
Format:	U0.4						
Value	Name						
[0,15]	[0,0.9375]						
23:20	<p><b>Sample6 X Offset</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U0.4</td> </tr> </table> <p>Subpixel X offset of Sample <u>6</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </tbody> </table>	Format:	U0.4	Value	Name	[0,15]	[0,0.9375]
Format:	U0.4						
Value	Name						
[0,15]	[0,0.9375]						
19:16	<p><b>Sample6 Y Offset</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U0.4</td> </tr> </table> <p>Subpixel Y offset of Sample <u>6</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </tbody> </table>	Format:	U0.4	Value	Name	[0,15]	[0,0.9375]
Format:	U0.4						
Value	Name						
[0,15]	[0,0.9375]						
15:12	<p><b>Sample5 X Offset</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U0.4</td> </tr> </table> <p>Subpixel X offset of Sample <u>5</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </tbody> </table>	Format:	U0.4	Value	Name	[0,15]	[0,0.9375]
Format:	U0.4						
Value	Name						
[0,15]	[0,0.9375]						
11:8	<p><b>Sample5 Y Offset</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U0.4</td> </tr> </table> <p>Subpixel Y offset of Sample <u>5</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </tbody> </table>	Format:	U0.4	Value	Name	[0,15]	[0,0.9375]
Format:	U0.4						
Value	Name						
[0,15]	[0,0.9375]						
7:4	<p><b>Sample4 X Offset</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U0.4</td> </tr> </table> <p>Subpixel X offset of Sample <u>4</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_XXX_PATTERN mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,15]</td> <td style="text-align: center;">[0,0.9375]</td> </tr> </tbody> </table>	Format:	U0.4	Value	Name	[0,15]	[0,0.9375]
Format:	U0.4						
Value	Name						
[0,15]	[0,0.9375]						
3:0	<p><b>Sample4 Y Offset</b></p>						

<b>3DSTATE_MULTISAMPLE</b>									
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U0.4</td> </tr> <tr> <td colspan="2">Subpixel Y offset of Sample 4 relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>[0,15]</td> <td>[0,0.9375]</td> </tr> </table>	Format:	U0.4	Subpixel Y offset of Sample 4 relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.		Value	Name	[0,15]	[0,0.9375]
Format:	U0.4								
Subpixel Y offset of Sample 4 relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.									
Value	Name								
[0,15]	[0,0.9375]								

<b>3DSTATE_POLY_STIPPLE_OFFSET</b>					
Source:	RenderCS				
Length Bias:	2				
The 3DSTATE_POLY_STIPPLE_OFFSET command is used to specify the origin of the repeated screen-space Polygon Stipple Pattern as an X,Y offset from the Color Buffer origin.					
DWord	Bit	Description			
0	31:29	<b>Command Type</b>			
		Default Value: 3h GFXPIPE			
		Format: OpCode			
	28:27	<b>Command SubType</b>			
		Default Value: 3h GFXPIPE_3D			
		Format: OpCode			
	26:24	<b>3D Command Opcode</b>			
Default Value: 1h 3DSTATE_NONPIPELINED					
Format: OpCode					
23:16	<b>3D Command Sub Opcode</b>				
	Default Value: 06h 3DSTATE_POLY_STIPPLE_OFFSET				
	Format: OpCode				
15:8	<b>Reserved</b>				
	Format: MBZ				
7:0	<b>Dword Length</b>				
	Default Value: 0h Excludes Dword (0,1)				
	Format: =n Total Length - 2				
1	31:13	<b>Reserved</b>			
		Format: MBZ			
	12:8	<b>Polygon Stipple X Offset</b>			
		Format: U5			
		Specifies a 5 bit x address offset in the poly stipple pattern			
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,31]</td> <td></td> </tr> </tbody> </table>		Value	Name	[0,31]	
Value	Name				
[0,31]					
7:5	<b>Reserved</b>				
	Format: MBZ				
4:0	<b>Polygon Stipple Y Offset</b>				
	Format: U5				
	Specifies a 5 bit y address offset in the poly stipple pattern				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,31]</td> <td></td> </tr> </tbody> </table>		Value	Name	[0,31]	
Value	Name				
[0,31]					

<b>3DSTATE_POLY_STIPPLE_PATTERN</b>		
Source:	RenderCS	
Length Bias:	2	
The 3DSTATE_POLY_STIPPLE_PATTERN command is used to specify the 32x32 Polygon Stipple Pattern used in the Polygon Stipple function of the WM unit.		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE Format: OpCode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D Format: OpCode
	26:24	<b>3D Command Opcode</b>
		Default Value: 1h 3DSTATE_NONPIPELINED Format: OpCode
	23:16	<b>3D Command Sub Opcode</b>
Default Value: 07h 3DSTATE_POLY_STIPPLE_PATTERN Format: OpCode		
15:8	<b>Reserved</b>	
7:0	<b>Dword Length</b>	Format: MBZ
		Default Value: 1Fh Excludes Dword (0,1)
		Format: =n Total Length - 2
1	31:0	<b>Polygon Stipple Pattern Row 1 (top most)</b> Format: 32 bit mask Bit 31 = upper left corner, Bit 0 = upper right corner of first row. Specifies a pattern used by Polygon Stipple to mask out specific pixels of every 32x32 area rendered.
2..32	31:0	<b>Polygon Stipple Pattern Rows 2-32 (bottom most)</b> Format: 32 bit mask Bit 31 = upper left corner, Bit 0 = upper right corner of first row. Specifies a pattern used by Polygon Stipple to mask out specific pixels of every 32x32 area rendered.

<b>3DSTATE_PS</b>											
Source:		RenderCS									
Length Bias:		2									
DWord	Bit	Description									
0	31:29	<b>Command Type</b>									
		Default Value: 3h GFXPIPE Format: OpCode									
	28:27	<b>Command SubType</b>									
		Default Value: 3h GFXPIPE_3D Format: OpCode									
	26:24	<b>3D Command Opcode</b>									
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode									
	23:16	<b>3D Command Sub Opcode</b>									
Default Value: 20h 3DSTATE_PS Format: OpCode											
15:8	<b>Reserved</b>										
	Format: MBZ										
7:0	<b>DWord Length</b>										
	Default Value: 06h Excludes DWord (0,1) Format: =n										
	Total Length - 2										
1	31:6	<b>Kernel Start Pointer[0]</b>									
	Format: InstructionBaseOffset[31:6]Kernel Specifies the 64-byte aligned address offset of the first instruction in the kernel[0]. This pointer is relative to the Instruction Base Address.										
5:0	<b>Reserved</b>										
	Format: MBZ										
2	31	<b>Single Program Flow (SPF)</b>									
	Specifies the initial condition of the kernel program as either a single program flow (SIMDn <sub>xm</sub> with m = 1) or as multiple program flows (SIMDn <sub>xm</sub> with m > 1). See CR0 description in ISA Execution Environment.										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Multiple</td> <td>Multiple Program Flows</td> </tr> <tr> <td>1h</td> <td>Single</td> <td>Single Program Flows</td> </tr> </tbody> </table>	Value	Name	Description	0h	Multiple	Multiple Program Flows	1h	Single	Single Program Flows
Value	Name	Description									
0h	Multiple	Multiple Program Flows									
1h	Single	Single Program Flows									
	30	<b>Vector Mask Enable (VME)</b>									
	Format: U1 Enumerated Type When SPF=0, VME specifies which mask to use to initialize the initial channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.										

<b>3DSTATE_PS</b>																										
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Dmask</td> <td>Channels are enabled based on the dispatch mask</td> </tr> <tr> <td>1h</td> <td>Vmask</td> <td>Channels are enabled based on the vector mask</td> </tr> </tbody> </table>	Value	Name	Description	0h	Dmask	Channels are enabled based on the dispatch mask	1h	Vmask	Channels are enabled based on the vector mask																
Value	Name	Description																								
0h	Dmask	Channels are enabled based on the dispatch mask																								
1h	Vmask	Channels are enabled based on the vector mask																								
29:27	<p><b>Sampler Count</b></p> <p>Format: <span style="float: right;">U3</span></p> <p>Specifies how many samplers (in multiples of 4) the pixel shader 0 kernel uses. Used only for prefetching the associated sampler state entries.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,4]</td> <td></td> <td></td> </tr> <tr> <td>0h</td> <td></td> <td>no samplers used</td> </tr> <tr> <td>1h</td> <td></td> <td>between 1 and 4 samplers used</td> </tr> <tr> <td>2h</td> <td></td> <td>between 5 and 8 samplers used</td> </tr> <tr> <td>3h</td> <td></td> <td>between 9 and 12 samplers used</td> </tr> <tr> <td>4h</td> <td></td> <td>between 13 and 16 samplers used</td> </tr> <tr> <td>5h-7h</td> <td></td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	[0,4]			0h		no samplers used	1h		between 1 and 4 samplers used	2h		between 5 and 8 samplers used	3h		between 9 and 12 samplers used	4h		between 13 and 16 samplers used	5h-7h		Reserved	
Value	Name	Description																								
[0,4]																										
0h		no samplers used																								
1h		between 1 and 4 samplers used																								
2h		between 5 and 8 samplers used																								
3h		between 9 and 12 samplers used																								
4h		between 13 and 16 samplers used																								
5h-7h		Reserved																								
26	<p><b>Denormal Mode</b></p> <p>Specifies the denormal mode used by the dispatched thread.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>FTZ</td> <td>Denormals are flushed to zero</td> </tr> <tr> <td>1h</td> <td>RET</td> <td>Denormals are retained</td> </tr> </tbody> </table>	Value	Name	Description	0h	FTZ	Denormals are flushed to zero	1h	RET	Denormals are retained																
Value	Name	Description																								
0h	FTZ	Denormals are flushed to zero																								
1h	RET	Denormals are retained																								
25:18	<p><b>Binding Table Entry Count</b></p> <p>Format: <span style="float: right;">U8</span></p> <p>Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be advantageous to set this field to zero to avoid prefetching too many entries and thrashing the state cache.</p> <p>This field is ignored if [PS Function Enable] is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,255]</td> <td></td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.</p>	Value	Name	[0,255]																						
Value	Name																									
[0,255]																										
17	<p><b>Reserved</b></p> <p>Format: <span style="float: right;">MBZ</span></p>																									
16	<p><b>Floating Point Mode</b></p> <p>Specifies the floating point mode used by the dispatched thread.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>IEEE-754</td> <td>Use IEEE-754 rules</td> </tr> <tr> <td>1h</td> <td>Alt</td> <td>Use alternate rules</td> </tr> </tbody> </table>	Value	Name	Description	0h	IEEE-754	Use IEEE-754 rules	1h	Alt	Use alternate rules																
Value	Name	Description																								
0h	IEEE-754	Use IEEE-754 rules																								
1h	Alt	Use alternate rules																								

<b>3DSTATE_PS</b>																
15:14	<p><b>Rounding Mode</b> Specifies the rounding mode used by the dispatched thread.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>RTNE</td> <td>Round to Nearest Even</td> </tr> <tr> <td>1h</td> <td>RU</td> <td>Round toward +infinity</td> </tr> <tr> <td>2h</td> <td>RD</td> <td>Round toward -infinity</td> </tr> <tr> <td>3h</td> <td>RTZ</td> <td>Round toward zero</td> </tr> </tbody> </table>	Value	Name	Description	0h	RTNE	Round to Nearest Even	1h	RU	Round toward +infinity	2h	RD	Round toward -infinity	3h	RTZ	Round toward zero
	Value	Name	Description													
	0h	RTNE	Round to Nearest Even													
	1h	RU	Round toward +infinity													
	2h	RD	Round toward -infinity													
	3h	RTZ	Round toward zero													
	13	<p><b>Illegal Opcode Exception Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.</p>	Format:	Enable												
	Format:	Enable														
	12	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ												
	Format:	MBZ														
11	<p><b>Mask Stack Exception Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.</p>	Format:	Enable													
Format:	Enable															
10:8	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ													
Format:	MBZ															
7	<p><b>Software Exception Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment.</p>	Format:	Enable													
Format:	Enable															
6:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ													
Format:	MBZ															
3	<p>31:10 <b>Scratch Space Base Pointer</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Format:</td> <td>GeneralStateOffset[31:10]ScratchSpace</td> </tr> </table> <p>Specifies the 1k-byte aligned address offset to scratch space for use by the kernel. This pointer is relative to the <b>General State Base Address</b>.</p>	Format:	GeneralStateOffset[31:10]ScratchSpace													
	Format:	GeneralStateOffset[31:10]ScratchSpace														
	9:4	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ												
Format:	MBZ															
3:0	<p><b>Per Thread Scratch Space</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td>U4</td> </tr> </table> <p>Specifies the amount of scratch space allowed to be used by each thread. The driver must allocate enough contiguous scratch space, pointed to by the Scratch Space Pointer, to ensure that the Maximum Number of Threads each get Per Thread Scratch Space size without exceeding the driver-allocated scratch space.</p>	Format:	U4													
Format:	U4															



<b>3DSTATE_PS</b>																							
	<b>Value</b>	<b>Name</b>																					
	[0,11]	indicating [1k bytes, 2M bytes] in powers of two																					
4	31:24	<p><b>Maximum Number of Threads</b></p> <p>Format: U8-1 representing thread count</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th colspan="3">Description</th> </tr> </thead> <tbody> <tr> <td colspan="3">                     Range:                      WIZ Hashing Disable in GT_MODE register enabled: Range = [7,171] --&gt; [8,172] threads. Only odd values are allowed (resulting in even max number of threads)                      WIZ Hashing Disable in GT_MODE register disabled: Range = [3,85] --&gt; [4,86] threads. Only odd values are allowed (resulting in even max number of threads)                 </td> </tr> <tr> <td colspan="3">                     Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock.                 </td> </tr> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> <tr> <td>[3h,1fh]</td> <td>Range</td> <td>[4,32] threads</td> </tr> </tbody> </table> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th colspan="3">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="3">                     If this field is changed between 3DPRIMITIVE commands, a PIPE_CONTROL command with <b>Stall at Pixel Scoreboard</b> set is required to be issued. This field must have an odd value so that the max number of PS threads is even.                 </td> </tr> </tbody> </table>	Description			Range: WIZ Hashing Disable in GT_MODE register enabled: Range = [7,171] --> [8,172] threads. Only odd values are allowed (resulting in even max number of threads) WIZ Hashing Disable in GT_MODE register disabled: Range = [3,85] --> [4,86] threads. Only odd values are allowed (resulting in even max number of threads)			Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock.			Value	Name	Description	[3h,1fh]	Range	[4,32] threads	Programming Notes			If this field is changed between 3DPRIMITIVE commands, a PIPE_CONTROL command with <b>Stall at Pixel Scoreboard</b> set is required to be issued. This field must have an odd value so that the max number of PS threads is even.		
	Description																						
	Range: WIZ Hashing Disable in GT_MODE register enabled: Range = [7,171] --> [8,172] threads. Only odd values are allowed (resulting in even max number of threads) WIZ Hashing Disable in GT_MODE register disabled: Range = [3,85] --> [4,86] threads. Only odd values are allowed (resulting in even max number of threads)																						
	Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock.																						
	Value	Name	Description																				
	[3h,1fh]	Range	[4,32] threads																				
Programming Notes																							
If this field is changed between 3DPRIMITIVE commands, a PIPE_CONTROL command with <b>Stall at Pixel Scoreboard</b> set is required to be issued. This field must have an odd value so that the max number of PS threads is even.																							
23:12	<p><b>Reserved</b></p> <p>Format: MBZ</p>																						
11	<p><b>Push Constant Enable</b></p> <p>Format: Enable</p> <p>This field must be enabled if the sum of the PS Constant Buffer [3:0] Read Length fields in 3DSTATE_CONSTANT_PS is nonzero, and must be disabled if the sum is zero.</p>																						
10	<p><b>Attribute Enable</b></p> <p>Format: Enable</p> <p>This field must be enabled if the Number of SF Output Attributes field in 3DSTATE_SBE is nonzero, and must be disabled if that field is zero.</p>																						
9	<p><b>oMask Present to RenderTarget</b></p> <p>Format: Enable</p> <p>This bit is inserted in the PS payload header and made available to the DataPort (either via the message header or via header bypass) to indicate that oMask data (one or two phases) is included in Render Target Write messages. If present, the oMask data is used to mask off samples.</p>																						
8	<p><b>Render Target Fast Clear Enable</b></p> <p>Format: Enable</p>																						

<b>3DSTATE_PS</b>																		
	This field is set to enable fast clear of the bound render targets. See "Render Target Fast Clear" for restrictions on enabling this field.																	
7	<p><b>Dual Source Blend Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field is set if dual source blend is enabled. If this bit is disabled, the data port dual source message reverts to a single source message using source 0.</p>	Format:	Enable															
Format:	Enable																	
6	<p><b>Render Target Resolve Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field is set to enable clear value resolve on non-multisampled render targets. See "Render Target Resolve" for restrictions on enabling this field.</p>	Format:	Enable															
Format:	Enable																	
5	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ															
Format:	MBZ																	
4:3	<p><b>Position XY Offset Select</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U2 Enumerated Type</td> </tr> </table> <p>This field specifies if/what Position XY Offset values are passed in the PS payload. Note that these are per-slot (pixel sample) offsets, and therefore separate from the subspan XY coordinates passed in R1.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>POSOFFSET_NONE</td> <td>No Position XY Offsets are included in the PS payload.</td> </tr> <tr> <td>1h</td> <td>Reserved</td> <td></td> </tr> <tr> <td>2h</td> <td>POSOFFSET_CENTROID</td> <td>Position XY Offsets will be passed in the PS payload, and these will reflect the Centroid position(s).</td> </tr> <tr> <td>3h</td> <td>POSOFFSET_SAMPLE</td> <td>Position XY Offsets will be passed in the PS payload, and these will reflect the multisample position(s).</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>SW Recommendation: If the PS kernel needs the Position Offsets to compute a Position XY value, this field should match Position ZW Interpolation Mode to ensure a consistent position.xyzw computation</p> <p>If the PS kernel does not need the Position XY Offsets to compute a Position Value, then this field should be programmed to POSOFFSET_NONE, as the PS kernel should be using the various barycentric inputs to evaluate other-than-position attributes.</p> <p>MSDISPMODE_PERSAMPLE is required in order to select POSOFFSET_SAMPLE.</p>	Format:	U2 Enumerated Type	Value	Name	Description	0h	POSOFFSET_NONE	No Position XY Offsets are included in the PS payload.	1h	Reserved		2h	POSOFFSET_CENTROID	Position XY Offsets will be passed in the PS payload, and these will reflect the Centroid position(s).	3h	POSOFFSET_SAMPLE	Position XY Offsets will be passed in the PS payload, and these will reflect the multisample position(s).
Format:	U2 Enumerated Type																	
Value	Name	Description																
0h	POSOFFSET_NONE	No Position XY Offsets are included in the PS payload.																
1h	Reserved																	
2h	POSOFFSET_CENTROID	Position XY Offsets will be passed in the PS payload, and these will reflect the Centroid position(s).																
3h	POSOFFSET_SAMPLE	Position XY Offsets will be passed in the PS payload, and these will reflect the multisample position(s).																
2	<p><b>32 Pixel Dispatch Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Enables the Windower to dispatch 8 subspans in one payload.</p> <p>Note: See Note: in the table below, the Valid column indicates which products that</p>	Format:	Enable															
Format:	Enable																	

<b>3DSTATE_PS</b>			
	<p>combination is supported on. Combinations of dispatch enables not listed in the table are not available on any product.</p> <p>A: Valid on all products            B: Valid.            C: Not valid.            D: Valid on all products, except when in non-1x PERSAMPLE mode.            E: Valid on all products, except when in PERSAMPLE mode with number of multisamples <math>\geq 8</math>.            F: Valid on all products.</p> <p>Each of the three KSP values are separately specified.</p> <p>In addition, each kernel has a separately-specified GRF register count.</p> <p>Variable Pixel Dispatch Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.</p>		
1	<p><b>16 Pixel Dispatch Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Enables the Windower to dispatch 4 subspans in one payload.</p> <p>Note: See Note: in the table below, the Valid column indicates which products that combination is supported on. Combinations of dispatch enables not listed in the table are not available on any product.</p> <p>A: Valid on all products            B: Valid.            C: Not valid.            D: Valid on all products, except when in non-1x PERSAMPLE mode.            E: Valid on all products, except when in PERSAMPLE mode with number of multisamples <math>\geq 8</math>.            F: Valid on all products.</p> <p>Each of the three KSP values are separately specified.</p> <p>In addition, each kernel has a separately-specified GRF register count.</p> <p>Variable Pixel Dispatch Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.</p>	Format:	Enable
Format:	Enable		
0	<p><b>8 Pixel Dispatch Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Enables the Windower to dispatch 2 subspans in one payload.</p> <p>Note: See Note: in the table below, the Valid column indicates which products that combination is supported on. Combinations of dispatch enables not listed in the table are not available on any product.</p> <p>A: Valid on all products            B: Valid.</p>	Format:	Enable
Format:	Enable		

<b>3DSTATE_PS</b>								
		<p>C: Not valid.                      D: Valid on all products, except when in non-1x PERSAMPLE mode.                      E: Valid on all products, except when in PERSAMPLE mode with number of multisamples &gt;= 8.                      F: Valid on all products.</p> <p>Each of the three KSP values are separately specified.</p> <p>In addition, each kernel has a separately-specified GRF register count.</p> <p>Variable Pixel Dispatch Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.</p>						
5	31:23	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
	Format:	MBZ						
	22:16	<p><b>Dispatch GRF Start Register for Constant/Setup Data [0]</b></p> <table border="1"> <tr> <td>Format:</td> <td>U7</td> </tr> </table> <p>Specifies the starting GRF register number for the Constant/Setup portion of the thread payload for kernel[0].</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,127]</td> <td></td> </tr> </tbody> </table>	Format:	U7	Value	Name	[0,127]	
	Format:	U7						
	Value	Name						
[0,127]								
15	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ					
Format:	MBZ							
14:8	<p><b>Dispatch GRF Start Register for Constant/Setup Data [1]</b></p> <table border="1"> <tr> <td>Format:</td> <td>U7</td> </tr> </table> <p>Specifies the starting GRF register number for the Constant/Setup portion of the thread payload for kernel[1].</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,127]</td> <td></td> </tr> </tbody> </table>	Format:	U7	Value	Name	[0,127]		
Format:	U7							
Value	Name							
[0,127]								
7	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ					
Format:	MBZ							
6:0	<p><b>Dispatch GRF Start Register for Constant/Setup Data [2]</b></p> <table border="1"> <tr> <td>Format:</td> <td>U7</td> </tr> </table> <p>Specifies the starting GRF register number for the Constant/Setup portion of the thread payload for kernel[2].</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,127]</td> <td></td> </tr> </tbody> </table>	Format:	U7	Value	Name	[0,127]		
Format:	U7							
Value	Name							
[0,127]								
6	31:6	<p><b>Kernel Start Pointer[1]</b></p> <table border="1"> <tr> <td>Format:</td> <td>InstructionBaseOffset[31:6]Kernel</td> </tr> </table> <p>Specifies the 64-byte aligned address offset of the first instruction in kernel[1]. This pointer is relative to the Instruction Base Address.</p>	Format:	InstructionBaseOffset[31:6]Kernel				
	Format:	InstructionBaseOffset[31:6]Kernel						
5:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ					
Format:	MBZ							

<b>3DSTATE_PS</b>				
7	31:6	<p><b>Kernel Start Pointer[2]</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>InstructionBaseOffset[31:6]Kernel</td> </tr> </table> <p>Specifies the 64-byte aligned address offset of the first instruction in kernel[2]. This pointer is relative to the <b>Instruction Base Address</b>.</p>	Format:	InstructionBaseOffset[31:6]Kernel
	Format:	InstructionBaseOffset[31:6]Kernel		
5:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			

## 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_DS

Source: RenderCS  
 Length Bias: 2

This command sets up the URB configuration for DS Push Constant Buffer.

### Programming Notes

Programming Restriction:

- The sum of the Constant Buffer Offset and the Constant Buffer Size may not exceed the maximum value of the Constant Buffer Size.
- The sum of the constant length programmed in 3DSTATE\_CONSTANT\_DS must be equal or smaller then the size of the allocated space in the URB including the buffering for half cachelines. See **Push Constant URB Allocation section for more details.**
- The 3DSTATE\_CONSTANT\_DS must be reprogrammed prior to the next 3DPRIMITIVE command after programming the 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_DS.

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE
		Format: OpCode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D
		Format: OpCode
	26:24	<b>3D Command Opcode</b>
Default Value: 1h 3DSTATE_NONPIPELINED		
Format: OpCode		
23:16	<b>3D Command Sub Opcode</b>	
	Default Value: 14h 3DSTATE_PUSH_CONSTANT_ALLOC_DS	
	Format: OpCode	
15:8	<b>Reserved</b>	
	Format: MBZ	
7:0	<b>DWord Length</b>	
	Default Value: 0h Excludes DWord (0,1)	
	Format: =n Total Length - 2	
1	31:20	<b>Reserved</b>
		Format: MBZ
	19:16	<b>Constant Buffer Offset</b>
Format: U4		
Specifies the offset of the DS constant buffer into the URB.		
	<b>Value</b>	<b>Name</b>
	[0,15]	(0KB - 15KB)

<b>3DSTATE_PUSH_CONSTANT_ALLOC_DS</b>									
	<table border="1"> <tr> <td>0h</td> <td>0KB <b>[Default]</b></td> </tr> </table>	0h	0KB <b>[Default]</b>						
0h	0KB <b>[Default]</b>								
15:5	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ								
4:0	<p><b>Constant Buffer Size</b></p> <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <p>Specifies the size of the DS constant buffer. This value will determine the amount of data the command stream can pre-fetch before the buffer is full. Value of zero is only valid when constants are not enabled for DS.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>(0KB - 15KB) Increments of 1KB</td> </tr> <tr> <td>0h</td> <td>0KB <b>[Default]</b></td> </tr> </tbody> </table>	Format:	U5	Value	Name	[0,15]	(0KB - 15KB) Increments of 1KB	0h	0KB <b>[Default]</b>
Format:	U5								
Value	Name								
[0,15]	(0KB - 15KB) Increments of 1KB								
0h	0KB <b>[Default]</b>								

## 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_GS

Source: RenderCS  
 Length Bias: 2

This command sets up the URB configuration for GS Push Constant Buffer.

### Programming Notes

- The sum of the Constant Buffer Offset and the Constant Buffer Size may not exceed the maximum value of the Constant Buffer Size.
- The sum of the constant length programmed in 3DSTATE\_CONSTANT\_GS must be equal or smaller then the size of the allocated space in the URB including the buffering for half cachelines.
- The 3DSTATE\_CONSTANT\_GS must be reprogrammed prior to the next 3DPRIMITIVE command after programming the 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_GS.

See Push Constant URB Allocation section for more details.

DWord	Bit	Description						
0	31:29	<b>Command Type</b>						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>3h GFXPIPE</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	3h GFXPIPE	Format:	OpCode		
	Default Value:	3h GFXPIPE						
	Format:	OpCode						
	28:27	<b>Command SubType</b>						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>3h GFXPIPE_3D</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	3h GFXPIPE_3D	Format:	OpCode		
	Default Value:	3h GFXPIPE_3D						
Format:	OpCode							
26:24	<b>3D Command Opcode</b>							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Default Value:</td> <td>1h 3DSTATE_NONPIPELINED</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	1h 3DSTATE_NONPIPELINED	Format:	OpCode			
Default Value:	1h 3DSTATE_NONPIPELINED							
Format:	OpCode							
23:16	<b>3D Command Sub Opcode</b>							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>15h 3DSTATE_PUSH_CONSTANT_ALLOC_GS</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	15h 3DSTATE_PUSH_CONSTANT_ALLOC_GS	Format:	OpCode			
Default Value:	15h 3DSTATE_PUSH_CONSTANT_ALLOC_GS							
Format:	OpCode							
15:8	<b>Reserved</b>							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ					
Format:	MBZ							
7:0	<b>DWord Length</b>							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td>=n</td> </tr> </table>	Format:	=n					
	Format:	=n						
Total Length - 2								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>3DSTATE_PUSH_CONSTANT_ALLOC_GS <b>[Default]</b></td> <td>Excludes DWord (0,1)</td> </tr> </tbody> </table>	Value	Name	Description	0h	3DSTATE_PUSH_CONSTANT_ALLOC_GS <b>[Default]</b>	Excludes DWord (0,1)
Value	Name	Description						
0h	3DSTATE_PUSH_CONSTANT_ALLOC_GS <b>[Default]</b>	Excludes DWord (0,1)						
1	31:20	<b>Reserved</b>						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ							
19:16	<b>Constant Buffer Offset</b>							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>U4</td> </tr> </table>	Format:	U4					
Format:	U4							
		Specifies the offset of the GS constant buffer into the URB.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> </tbody> </table>	Value	Name				
Value	Name							



<b>3DSTATE_PUSH_CONSTANT_ALLOC_GS</b>									
	<table border="1"> <tr> <td>[0,15]</td> <td>(0KB - 15KB)</td> </tr> <tr> <td>0h</td> <td>0KB <b>[Default]</b></td> </tr> </table>	[0,15]	(0KB - 15KB)	0h	0KB <b>[Default]</b>				
[0,15]	(0KB - 15KB)								
0h	0KB <b>[Default]</b>								
15:5	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ								
4:0	<p><b>Constant Buffer Size</b></p> <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <p>Specifies the size of the GS constant buffer. This value will determine the amount of data the command stream can pre-fetch before the buffer is full. Value of zero is only valid when constants are not enabled for GS.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>(0KB - 15KB) Increments of 1KB</td> </tr> <tr> <td>0h</td> <td>0KB <b>[Default]</b></td> </tr> </tbody> </table>	Format:	U5	Value	Name	[0,15]	(0KB - 15KB) Increments of 1KB	0h	0KB <b>[Default]</b>
Format:	U5								
Value	Name								
[0,15]	(0KB - 15KB) Increments of 1KB								
0h	0KB <b>[Default]</b>								

## 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_HS

Source: RenderCS  
 Length Bias: 2

This command sets up the URB configuration for HS Push Constant Buffer.

### Programming Notes

Programming Restriction:

- The sum of the Constant Buffer Offset and the Constant Buffer Size may not exceed the maximum value of the Constant Buffer Size.
- The sum of the constant length programmed in 3DSTATE\_CONSTANT\_HS must be equal or smaller then the size of the allocated space in the URB including the buffering for half cachelines. See **Push Constant URB Allocation section for more details.**
- The 3DSTATE\_CONSTANT\_HS must be reprogrammed prior to the next 3DPRIMITIVE command after programming the 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_HS.

DWord	Bit	Description				
0	31:29	<b>Command Type</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>3h GFXPIPE</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	3h GFXPIPE	Format:	OpCode
	Default Value:	3h GFXPIPE				
	Format:	OpCode				
	28:27	<b>Command SubType</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>3h GFXPIPE_3D</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	3h GFXPIPE_3D	Format:	OpCode
	Default Value:	3h GFXPIPE_3D				
	Format:	OpCode				
	26:24	<b>3D Command Opcode</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>1h 3DSTATE_NONPIPELINED</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	1h 3DSTATE_NONPIPELINED	Format:	OpCode
Default Value:	1h 3DSTATE_NONPIPELINED					
Format:	OpCode					
23:16	<b>3D Command Sub Opcode</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>13h 3DSTATE_PUSH_CONSTANT_ALLOC_HS</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	13h 3DSTATE_PUSH_CONSTANT_ALLOC_HS	Format:	OpCode	
Default Value:	13h 3DSTATE_PUSH_CONSTANT_ALLOC_HS					
Format:	OpCode					
15:8	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					
7:0	<b>DWord Length</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>0h Excludes DWord (0,1)</td> </tr> <tr> <td>Format:</td> <td>=n Total Length - 2</td> </tr> </table>	Default Value:	0h Excludes DWord (0,1)	Format:	=n Total Length - 2	
Default Value:	0h Excludes DWord (0,1)					
Format:	=n Total Length - 2					
1	31:20	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
	19:16	<b>Constant Buffer Offset</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>U4</td> </tr> </table> Specifies the offset of the HS constant buffer into the URB.	Format:	U4		
Format:	U4					
[0,15]	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">(0KB - 15KB)</td> <td></td> </tr> </tbody> </table>	Value	Name	(0KB - 15KB)		
Value	Name					
(0KB - 15KB)						

<b>3DSTATE_PUSH_CONSTANT_ALLOC_HS</b>									
	<table border="1"> <tr> <td>0h</td> <td>0KB <b>[Default]</b></td> </tr> </table>	0h	0KB <b>[Default]</b>						
0h	0KB <b>[Default]</b>								
15:5	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ								
4:0	<p><b>Constant Buffer Size</b></p> <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <p>Specifies the size of the HS constant buffer. This value will determine the amount of data the command stream can pre-fetch before the buffer is full. Value of zero is only valid when constants are not enabled for HS.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>(0KB - 15KB) Increments of 1KB</td> </tr> <tr> <td>0h</td> <td>0KB <b>[Default]</b></td> </tr> </tbody> </table>	Format:	U5	Value	Name	[0,15]	(0KB - 15KB) Increments of 1KB	0h	0KB <b>[Default]</b>
Format:	U5								
Value	Name								
[0,15]	(0KB - 15KB) Increments of 1KB								
0h	0KB <b>[Default]</b>								

## 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_PS

Source: RenderCS  
 Length Bias: 2

Description
This command sets up the URB configuration for PS Push Constant Buffer.
A PIPE_CONTROL command with the CS Stall bit set must be programmed in the ring after this instruction.

Programming Notes
Restriction: <ul style="list-style-type: none"> <li>The sum of the Constant Buffer Offset and the Constant Buffer Size may not exceed the maximum value of the Constant Buffer Size.</li> <li>The sum of the constant length programmed in 3DSTATE_CONSTANT_PS must be equal or smaller than the size of the allocated space in the URB including the buffering for half cachelines. See <b>Push Constant URB Allocation</b> section for more details.</li> <li>The 3DSTATE_CONSTANT_PS must be reprogrammed prior to the next 3DPRIMITIVE command after programming the 3DSTATE_PUSH_CONSTANT_ALLOC_PS.</li> </ul>

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value: 3h GFXPIPE	
		Format: OpCode	
	28:27		<b>Command SubType</b>
			Default Value: 3h GFXPIPE_3D
			Format: OpCode
	26:24		<b>3D Command Opcode</b>
Default Value: 1h 3DSTATE_NONPIPELINED			
Format: OpCode			
23:16		<b>3D Command Sub Opcode</b>	
		Default Value: 16h 3DSTATE_PUSH_CONSTANT_ALLOC_PS	
		Format: OpCode	
15:8		<b>Reserved</b>	
		Format: MBZ	
7:0		<b>Dword Length</b>	
		Default Value: 0h Excludes Dword (0,1)	
		Format: =n Total Length - 2	
1	31:20	<b>Reserved</b>	
		Format: MBZ	
19:16		<b>Constant Buffer Offset</b>	
		Format: U4	

<b>3DSTATE_PUSH_CONSTANT_ALLOC_PS</b>									
	<p>Specifies the offset of the PS constant buffer into the URB.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>(0KB - 15KB)</td> </tr> <tr> <td>0h</td> <td>0KB <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	[0,15]	(0KB - 15KB)	0h	0KB <b>[Default]</b>		
Value	Name								
[0,15]	(0KB - 15KB)								
0h	0KB <b>[Default]</b>								
15:5	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ								
4:0	<p><b>Constant Buffer Size</b></p> <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <p>Specifies the size of the PS constant buffer. This value will determine the amount of data the command stream can pre-fetch before the buffer is full. Value of zero is only valid when constants are not enabled for PS.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>(0KB - 15KB) Increments of 1KB</td> </tr> <tr> <td>0h</td> <td>0KB <b>[Default]</b></td> </tr> </tbody> </table>	Format:	U5	Value	Name	[0,15]	(0KB - 15KB) Increments of 1KB	0h	0KB <b>[Default]</b>
Format:	U5								
Value	Name								
[0,15]	(0KB - 15KB) Increments of 1KB								
0h	0KB <b>[Default]</b>								

# 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_VS

Source: RenderCS  
 Length Bias: 2

This command sets up the URB configuration for VS Push Constant Buffer.

### Programming Notes

Programming Restriction:

- The sum of the Constant Buffer Offset and the Constant Buffer Size may not exceed the maximum value of the Constant Buffer Size.
- The sum of the constant length programmed in 3DSTATE\_CONSTANT\_VS must be equal or smaller then the size of the allocated space in the URB including the buffering for half cachelines. See **Push Constant URB Allocation section for more details.**
- The 3DSTATE\_CONSTANT\_VS must be reprogrammed prior to the next 3DPRIMITIVE command after programming the 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_VS.

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE
		Format: OpCode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D
		Format: OpCode
	26:24	<b>3D Command Opcode</b>
Default Value: 1h 3DSTATE_NONPIPELINED		
Format: OpCode		
23:16	<b>3D Command Sub Opcode</b>	
	Default Value: 12h 3DSTATE_PUSH_CONSTANT_ALLOC_VS	
	Format: OpCode	
15:8	<b>Reserved</b>	
	Format: MBZ	
7:0	<b>DWord Length</b>	
	Default Value: 0h Excludes DWord (0,1)	
	Format: =n Total Length - 2	
1	31:20	<b>Reserved</b>
		Format: MBZ
	19:16	<b>Constant Buffer Offset</b>
Format: U4		
Specifies the offset of the VS constant buffer into the URB.		
	<b>Value</b>	<b>Name</b>
	[0,15]	(0KB - 15KB)

<b>3DSTATE_PUSH_CONSTANT_ALLOC_VS</b>									
	<table border="1"> <tr> <td>0h</td> <td>0KB <b>[Default]</b></td> </tr> </table>	0h	0KB <b>[Default]</b>						
0h	0KB <b>[Default]</b>								
15:5	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ								
4:0	<p><b>Constant Buffer Size</b></p> <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <p>Specifies the size of the VS constant buffer. This value will determine the amount of data the command stream can pre-fetch before the buffer is full. Value of zero is only valid when constants are not enabled for VS.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>(0KB - 15KB) Increments of 1KB</td> </tr> <tr> <td>0h</td> <td>0KB <b>[Default]</b></td> </tr> </tbody> </table>	Format:	U5	Value	Name	[0,15]	(0KB - 15KB) Increments of 1KB	0h	0KB <b>[Default]</b>
Format:	U5								
Value	Name								
[0,15]	(0KB - 15KB) Increments of 1KB								
0h	0KB <b>[Default]</b>								

<b>3DSTATE_SAMPLE_MASK</b>					
Source:		RenderCS			
Length Bias:		2			
DWord	Bit	Description			
0	31:29	<b>Command Type</b>			
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>3h GFXPIPE</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	3h GFXPIPE	Format:
	Default Value:	3h GFXPIPE			
	Format:	OpCode			
	28:27	<b>Command SubType</b>			
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>3h GFXPIPE_3D</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	3h GFXPIPE_3D	Format:
	Default Value:	3h GFXPIPE_3D			
Format:	OpCode				
26:24	<b>3D Command Opcode</b>				
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>0h 3DSTATE_PIPELINED</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	0h 3DSTATE_PIPELINED	Format:	OpCode
Default Value:	0h 3DSTATE_PIPELINED				
Format:	OpCode				
23:16	<b>3D Command Sub Opcode</b>				
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>18h 3DSTATE_SAMPLE_MASK</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	18h 3DSTATE_SAMPLE_MASK	Format:	OpCode
Default Value:	18h 3DSTATE_SAMPLE_MASK				
Format:	OpCode				
15:8	<b>Reserved</b>				
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ				
7:0	<b>Dword Length</b>				
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>0h Excludes Dword (0,1)</td> </tr> <tr> <td>Format:</td> <td>=n Total Length - 2</td> </tr> </table>	Default Value:	0h Excludes Dword (0,1)	Format:	=n Total Length - 2
Default Value:	0h Excludes Dword (0,1)				
Format:	=n Total Length - 2				
1	31:8	<b>Reserved</b>			
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ				
7:0	<b>Sample Mask</b>				
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>8 bit mask Right-justified bitmask (Bit 0 = Sample0). Number of bits that are used is determined by Num Multisamples (3DSTATE_MULTISAMPLE)</td> </tr> </table> <p>A per-multisample-position mask state variable that is immediately and unconditionally ANDed with the sample coverage mask as part of the rasterization process. This mask is applied prior to centroid selection.</p>	Format:	8 bit mask Right-justified bitmask (Bit 0 = Sample0). Number of bits that are used is determined by Num Multisamples (3DSTATE_MULTISAMPLE)		
Format:	8 bit mask Right-justified bitmask (Bit 0 = Sample0). Number of bits that are used is determined by Num Multisamples (3DSTATE_MULTISAMPLE)				
		<b>Programming Notes</b>			
		<ul style="list-style-type: none"> <li>• If <b>Number of Multisamples</b> is NUMSAMPLES_1, bits 7:1 of this field must be zero.</li> <li>• If <b>Number of Multisamples</b> is NUMSAMPLES_4, bits 7:4 of this field must be zero.</li> </ul>			



<b>3DSTATE_SAMPLER_PALETTE_LOAD0</b>		
Source:	RenderCS	
Length Bias:	2	
<b>Description</b>		
<p>The 3DSTATE_SAMPLER_PALETTE_LOAD0 instruction is used to load 32-bit values into the first texture palette. The texture palette is used whenever a texture with a paletted format (containing "Px [palette0]") is referenced by the sampler.</p> <p>This instruction is used to load all or a subset of the 256 entries of the first palette. Partial loads always start from the first (index 0) entry.</p>		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE
		Format: Opcode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D
		Format: Opcode
	26:24	<b>3D Command Opcode</b>
Default Value: 1h 3DSTATE		
Format: Opcode		
23:16	<b>3D Command Sub Opcode</b>	
	Default Value: 02h 3DSTATE_SAMPLER_PALETTE_LOAD0	
	Format: Opcode	
15:8	<b>Reserved</b>	
	Format: MBZ	
7:0	<b>DWord Length</b>	Default Value: 0h Excludes DWord (0,1)
		Format: =n
	Total Length - 2	
1..n	31:24	<b>Palette Alpha[0:N-1]</b>
		Format: U8
	Alpha channel loaded into the Nth entry of the texture color palette.	
	23:16	<b>Palette Red[0:N-1]</b>
		Format: U8
	Alpha channel loaded into the Nth entry of the texture color palette.	
	15:8	<b>Palette Green[0:N-1]</b>
		Format: U8
	Alpha channel loaded into the Nth entry of the texture color palette.	

<b>3DSTATE_SAMPLER_PALETTE_LOAD0</b>				
	7:0	<p><b>Palette Blue[0:N-1]</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td style="width: 20%;">U8</td> </tr> </table> <p>Alpha channel loaded into the Nth entry of the texture color palette.</p>	Format:	U8
Format:	U8			

<b>3DSTATE_SAMPLER_PALETTE_LOAD1</b>					
Source:	RenderCS				
Length Bias:	2				
<p>The 3DSTATE_SAMPLER_PALETTE_LOAD1 instruction is used to load 32-bit values into the second texture palette. The second texture palette is used whenever a texture with a paletted format (containing "Px...[palette1]") is referenced by the sampler. This instruction is used to load all or a subset of the 256 entries of the second palette. Partial loads always start from the first (index 0) entry.</p>					
DWord	Bit	Description			
0	31:29	<b>Command Type</b>			
		<table border="1"> <tr> <td>Default Value:</td> <td>3h GFXPIPE</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	3h GFXPIPE	Format:
	Default Value:	3h GFXPIPE			
	Format:	OpCode			
	28:27	<b>Command SubType</b>			
		<table border="1"> <tr> <td>Default Value:</td> <td>3h GFXPIPE_3D</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	3h GFXPIPE_3D	Format:
	Default Value:	3h GFXPIPE_3D			
Format:	OpCode				
26:24	<b>3D Command Opcode</b>				
	<table border="1"> <tr> <td>Default Value:</td> <td>1h 3DSTATE</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	1h 3DSTATE	Format:	OpCode
Default Value:	1h 3DSTATE				
Format:	OpCode				
23:16	<b>3D Command Sub Opcode</b>				
	<table border="1"> <tr> <td>Default Value:</td> <td>0Ch 3DSTATE_SAMPLER_PALETTE_LOAD1</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	0Ch 3DSTATE_SAMPLER_PALETTE_LOAD1	Format:	OpCode
Default Value:	0Ch 3DSTATE_SAMPLER_PALETTE_LOAD1				
Format:	OpCode				
15:8	<b>Reserved</b>				
7:0	<b>DWord Length</b>				
1..n	31:24	<b>Palette Alpha[0:N-1]</b>			
		<table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Alpha channel loaded into the Nth entry of the texture color palette.</p>	Format:	U8	
		Format:	U8		
		23:16	<b>Palette Red[0:N-1]</b>		
<table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Alpha channel loaded into the Nth entry of the texture color palette.</p>	Format:		U8		
Format:	U8				
15:8	<b>Palette Green[0:N-1]</b>				
	<table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Alpha channel loaded into the Nth entry of the texture color palette.</p>	Format:	U8		
Format:	U8				
7:0	<b>Palette Blue[0:N-1]</b>				
		<table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Alpha channel loaded into the Nth entry of the texture color palette.</p>	Format:	U8	
Format:	U8				

<b>3DSTATE_SAMPLER_STATE_POINTERS_DS</b>			
Source:		RenderCS	
Length Bias:		2	
<p>The 3DSTATE_SAMPLER_STATE_POINTERS_DS command is used to define the location of DS SAMPLER_STATE table. Only some of the fixed functions utilize sampler state tables.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		2Dh 3DSTATE_SAMPLER_STATE_POINTERS_DS	
Format:		OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	0h DWORD_COUNT_n	
	Format:	=n	
1	31:5	<b>Pointer to DS Sampler State</b>	
		Format: DynamicStateOffset[31:5]SAMPLER_STATE*16	
	Specifies the 32-byte aligned address offset of the DS function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.		
4:0	<b>Reserved</b>		
	Format:	MBZ	

<b>3DSTATE_SAMPLER_STATE_POINTERS_GS</b>			
Source:	RenderCS		
Length Bias:	2		
<p>The 3DSTATE_SAMPLER_STATE_POINTERS_GS command is used to define the location of GS SAMPLER_STATE table. Only some of the fixed functions utilize sampler state tables.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		2Eh 3DSTATE_SAMPLER_STATE_POINTERS_GS	
Format:		OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	0h DWORD_COUNT_n	
	Format:	=n	
1	31:5	<b>Pointer to GS Sampler State</b>	
		Format: DynamicStateOffset[31:5]SAMPLER_STATE*16	
	<p>Specifies the 32-byte aligned address offset of the GS function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.</p>		
4:0	<b>Reserved</b>		
	Format:	MBZ	

<b>3DSTATE_SAMPLER_STATE_POINTERS_HS</b>			
Source:	RenderCS		
Length Bias:	2		
The 3DSTATE_SAMPLER_STATE_POINTERS_HS command is used to define the location of HS SAMPLER_STATE table. Only some of the fixed functions utilize sampler state tables.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		2Ch 3DSTATE_SAMPLER_STATE_POINTERS_HS	
Format:		OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	0h DWORD_COUNT_n	
	Format:	=n	
1	31:5	<b>Pointer to HS Sampler State</b>	
		Format: DynamicStateOffset[31:5]SAMPLER_STATE*16	
	Specifies the 32-byte aligned address offset of the HS function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.		
4:0	<b>Reserved</b>		
	Format:	MBZ	

<b>3DSTATE_SAMPLER_STATE_POINTERS_PS</b>			
Source:	RenderCS		
Length Bias:	2		
The 3DSTATE_SAMPLER_STATE_POINTERS_PS command is used to define the location of PS SAMPLER_STATE table. Only some of the fixed functions utilize sampler state tables.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		2Fh 3DSTATE_SAMPLER_STATE_POINTERS_PS	
Format:		OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	0h DWORD_COUNT_n	
	Format:	=n	
1	31:5	<b>Pointer to PS Sampler State</b>	
		Format: DynamicStateOffset[31:5]SAMPLER_STATE*16 Specifies the 32-byte aligned address offset of the PS function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.	
	4:0	<b>Reserved</b>	
		Format: MBZ	

<b>3DSTATE_SAMPLER_STATE_POINTERS_VS</b>			
Source:	RenderCS		
Length Bias:	2		
<p>The 3DSTATE_SAMPLER_STATE_POINTERS_VS command is used to define the location of VS SAMPLER_STATE table. Only some of the fixed functions utilize sampler state tables.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		2Bh 3DSTATE_SAMPLER_STATE_POINTERS_VS	
Format:		OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	0h DWORD_COUNT_n	
	Format:	=n	
1	31:5	<b>Pointer to VS Sampler State</b>	
		Format: DynamicStateOffset[31:5]SAMPLER_STATE*16	
	<p>Specifies the 32-byte aligned address offset of the VS function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.</p>		
4:0	<b>Reserved</b>		
	Format:	MBZ	



<b>3DSTATE_SBE</b>								
Source:		RenderCS						
Length Bias:		2						
DWord	Bit	Description						
0	31:29	<b>Command Type</b>						
		Default Value:	3h GFXPIPE					
		Format:	OpCode					
	28:27	<b>Command SubType</b>						
		Default Value:	3h GFXPIPE_3D					
		Format:	OpCode					
	26:24	<b>3D Command Opcode</b>						
		Default Value:	0h 3DSTATE_PIPELINED					
		Format:	OpCode					
	23:16	<b>3D Command Sub Opcode</b>						
Default Value:		1Fh 3DSTATE_SBE						
Format:		OpCode						
15:8	<b>Reserved</b>							
	Format:	MBZ						
7:0	<b>DWord Length</b>							
	Default Value:	0Ch Excludes DWord (0,1)						
	Format:	=n						
	Total Length - 2							
1	31:29	<b>Reserved</b>						
		Format:	MBZ					
1	28	<b>Attribute Swizzle Control Mode</b>						
		Format:	U1 enumerated type					
<p>When Attribute Swizzle Enable is ENABLED, this bit controls whether attributes 0-15 or 16-31 are subject to the following swizzle controls:</p> <ul style="list-style-type: none"> <li>• Attribute n Component Override X/Y/Z/W</li> <li>• Attribute n Constant Source</li> <li>• Attribute n Swizzle Select</li> <li>• Attribute n Source Attribute</li> <li>• Attribute n Wrap Shortest Enables</li> </ul> <p>Note that the Number of SF Output Attributes field specifies how many attributes are output.</p> <p><b>Note:</b> This field does not impact any functions which provide separate states for all 32 attributes (e.g., Point sprite, Constant interpolation).</p>								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td> </td> <td> </td> <td> </td> </tr> </tbody> </table>	Value	Name	Description			
Value	Name	Description						

<b>3DSTATE_SBE</b>			
	0h	SWIZ_0_15	Attributes 0-15 are subject to swizzling, and attributes 16-31 are not.
	1h	SWIZ_16_31	Attributes 16-31 are subject to swizzling, and attributes 0-15 are not. Only valid when 16 or more attributes are output.
27:22	<b>Number of SF Output Attributes</b>		
	Format:	U6 count of attributes	
	Specifies the number of vertex attributes passed from the SF stage to the WM stage (does not include Position).		
	<b>Value</b>	<b>Name</b>	
	[0,32]		
21	<b>Attribute Swizzle Enable</b>		
	Format:	Enable	
	Enables the SF to perform swizzling on (up to the first 16) vertex attributes. If DISABLED, all vertex attributes are passed through.		
20	<b>Point Sprite Texture Coordinate Origin</b>		
	Format:	U1 enumerated type	
	This state controls how Point Sprite Texture Coordinates are generated (when enabled on a per-attribute basis by Point Sprite Texture Coordinate Enable).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	UPPERLEFT	Top Left = (0,0,0,1)Bottom Left = (0,1,0,1)Bottom Right = (1,1,0,1)
	1h	LOWERLEFT	Top Left = (0,1,0,1)Bottom Left = (0,0,0,1)Bottom Right = (1,0,0,1)
19:16	<b>Reserved</b>		
	Format:	MBZ	
15:11	<b>Vertex URB Entry Read Length</b>		
	Format:	U5 Specifies the amount of URB data read for each Vertex URB entry, in 256-bit register increments.	
	<b>Value</b>	<b>Name</b>	
	[1,16]		
	<b>Programming Notes</b>		
	It is UNDEFINED to set this field to 0 indicating no Vertex URB data to be read. This field should be set to the minimum length required to read the maximum source attribute. The maximum source attribute is indicated by the maximum value of the enabled Attribute # Source Attribute if Attribute Swizzle Enable is set, Number of Output Attributes-1 if enable is not set. read_length = ceiling((max_source_attr+1)/2)		
10	<b>Reserved</b>		
9:4	<b>Vertex URB Entry Read Offset</b>		
	Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB.		
3:0	<b>Reserved</b>		

<b>3DSTATE_SBE</b>																
		Format: MBZ														
2..9	31	<b>Attribute [2n+1] Component Override W</b> Format: Enable If set, the W component of output Attribute 1 is overridden by the W component of the constant vector specified by ConstantSource[1].														
	30	<b>Attribute [2n+1] Component Override Z</b> Format: Enable If set, the Z component of output Attribute 1 is overridden by the Z component of the constant vector specified by ConstantSource[1].														
	29	<b>Attribute [2n+1] Component Override Y</b> Format: Enable If set, the Y component of output Attribute 1 is overridden by the Y component of the constant vector specified by ConstantSource[1].														
	28	<b>Attribute [2n+1] Component Override X</b> Format: Enable If set, the X component of output Attribute 1 is overridden by the X component of the constant vector specified by ConstantSource[1].														
	27	<b>Reserved</b> Format: MBZ														
26:25	<b>Attribute [2n+1] Constant Source</b> Format: U2 enumerated type This state selects a constant vector which can be used to override individual components of Attribute 1 <table border="1" style="margin-top: 10px;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>CONST_0000</td> <td>Constant.xyzw = 0.0,0.0,0.0,0.0</td> </tr> <tr> <td>1h</td> <td>CONST_0001_FLOAT</td> <td>Constant.xyzw = 0.0,0.0,0.0,1.0</td> </tr> <tr> <td>2h</td> <td>CONST_1111_FLOAT</td> <td>Constant.xyzw = 1.0,1.0,1.0,1.0</td> </tr> <tr> <td>3h</td> <td>PRIM_ID</td> <td>Constant.xyzw = PrimID (replicated)</td> </tr> </tbody> </table>	Value	Name	Description	0h	CONST_0000	Constant.xyzw = 0.0,0.0,0.0,0.0	1h	CONST_0001_FLOAT	Constant.xyzw = 0.0,0.0,0.0,1.0	2h	CONST_1111_FLOAT	Constant.xyzw = 1.0,1.0,1.0,1.0	3h	PRIM_ID	Constant.xyzw = PrimID (replicated)
Value	Name	Description														
0h	CONST_0000	Constant.xyzw = 0.0,0.0,0.0,0.0														
1h	CONST_0001_FLOAT	Constant.xyzw = 0.0,0.0,0.0,1.0														
2h	CONST_1111_FLOAT	Constant.xyzw = 1.0,1.0,1.0,1.0														
3h	PRIM_ID	Constant.xyzw = PrimID (replicated)														
24	<b>Reserved</b> Format: MBZ															
23:22	<b>Attribute [2n+1] Swizzle Select</b> Format: U2 enumerated type This state, along with Attribute 1 Source Attribute, specifies the source for output Attribute 1. <table border="1" style="margin-top: 10px;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>INPUTATTR</td> <td>This attribute is sourced from AttrInputReg[SourceAttribute]</td> </tr> <tr> <td>1h</td> <td>INPUTATTR FACING</td> <td>If the object is front-facing, this attribute is sourced</td> </tr> </tbody> </table>	Value	Name	Description	0h	INPUTATTR	This attribute is sourced from AttrInputReg[SourceAttribute]	1h	INPUTATTR FACING	If the object is front-facing, this attribute is sourced						
Value	Name	Description														
0h	INPUTATTR	This attribute is sourced from AttrInputReg[SourceAttribute]														
1h	INPUTATTR FACING	If the object is front-facing, this attribute is sourced														

<b>3DSTATE_SBE</b>			
			from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1].
	2h	INPUTATTR_W	This attribute is sourced from AttrInputReg[SourceAttribute]. The W component is copied to the X component.
	3h	INPUTATTR_FACING_W	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1]. The W component is copied to the X component.
21	<b>Reserved</b>		
	Format:		MBZ
20:16	<b>Attribute [2n+1] Source Attribute</b>		
	Format:		U5
	This field selects the source attribute for Attribute 1. Source attribute 0 corresponds to the first 128 bits of data indicated by Vertex URB Entry Read Offset		
15	<b>Attribute [2n] Component Override W</b>		
	Format:		Enable
	If set, the W component of output Attribute 0 is overridden by the W component of the constant vector specified by ConstantSource[1].		
14	<b>Attribute [2n] Component Override Z</b>		
	Format:		Enable
	If set, the Z component of output Attribute 0 is overridden by the Z component of the constant vector specified by ConstantSource[1].		
13	<b>Attribute [2n] Component Override Y</b>		
	Format:		Enable
	If set, the Y component of output Attribute 0 is overridden by the Y component of the constant vector specified by ConstantSource[1].		
12	<b>Attribute [2n] Component Override X</b>		
	Format:		Enable
	If set, the X component of output Attribute 0 is overridden by the X component of the constant vector specified by ConstantSource[1].		
11	<b>Reserved</b>		
	Format:		MBZ
10:9	<b>Attribute [2n] Constant Source</b>		
	Format:		U2 enumerated type
	This state selects a constant vector which can be used to override individual components of		

<b>3DSTATE_SBE</b>																	
	<b>Attribute 0</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>CONST_0000</td> <td>Constant.xyzw = 0.0,0.0,0.0,0.0</td> </tr> <tr> <td>1h</td> <td>CONST_0001_FLOAT</td> <td>Constant.xyzw = 0.0,0.0,0.0,1.0</td> </tr> <tr> <td>2h</td> <td>CONST_1111_FLOAT</td> <td>Constant.xyzw = 1.0,1.0,1.0,1.0</td> </tr> <tr> <td>3h</td> <td>PRIM_ID</td> <td>Constant.xyzw = PrimID (replicated)</td> </tr> </tbody> </table>		Value	Name	Description	0h	CONST_0000	Constant.xyzw = 0.0,0.0,0.0,0.0	1h	CONST_0001_FLOAT	Constant.xyzw = 0.0,0.0,0.0,1.0	2h	CONST_1111_FLOAT	Constant.xyzw = 1.0,1.0,1.0,1.0	3h	PRIM_ID	Constant.xyzw = PrimID (replicated)
Value	Name	Description															
0h	CONST_0000	Constant.xyzw = 0.0,0.0,0.0,0.0															
1h	CONST_0001_FLOAT	Constant.xyzw = 0.0,0.0,0.0,1.0															
2h	CONST_1111_FLOAT	Constant.xyzw = 1.0,1.0,1.0,1.0															
3h	PRIM_ID	Constant.xyzw = PrimID (replicated)															
8	<b>Reserved</b> Format: _____ MBZ																
7:6	<b>Attribute [2n] Swizzle Select</b> Format: _____ U2 enumerated type This state, along with Attribute 0 Source Attribute, specifies the source for output Attribute 0. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>INPUTATTR</td> <td>This attribute is sourced from AttrInputReg[SourceAttribute]</td> </tr> <tr> <td>1h</td> <td>INPUTATTR_FACING</td> <td>If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1].</td> </tr> <tr> <td>2h</td> <td>INPUTATTR_W</td> <td>This attribute is sourced from AttrInputReg[SourceAttribute]. The W component is copied to the X component.</td> </tr> <tr> <td>3h</td> <td>INPUTATTR_FACING_W</td> <td>If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1]. The W component is copied to the X component.</td> </tr> </tbody> </table>		Value	Name	Description	0h	INPUTATTR	This attribute is sourced from AttrInputReg[SourceAttribute]	1h	INPUTATTR_FACING	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1].	2h	INPUTATTR_W	This attribute is sourced from AttrInputReg[SourceAttribute]. The W component is copied to the X component.	3h	INPUTATTR_FACING_W	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1]. The W component is copied to the X component.
Value	Name	Description															
0h	INPUTATTR	This attribute is sourced from AttrInputReg[SourceAttribute]															
1h	INPUTATTR_FACING	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1].															
2h	INPUTATTR_W	This attribute is sourced from AttrInputReg[SourceAttribute]. The W component is copied to the X component.															
3h	INPUTATTR_FACING_W	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1]. The W component is copied to the X component.															
5	<b>Reserved</b> Format: _____ MBZ																
4:0	<b>Attribute [2n] Source Attribute</b> Format: _____ U5 This field selects the source attribute for Attribute 0. Source attribute 0 corresponds to the first 128 bits of data indicated by Vertex URB Entry Read Offset																
10	31:0	<b>Point Sprite Texture Coordinate Enable</b> Format: _____ 32-bit bitmask  <table border="1"> <thead> <tr> <th>Description</th> </tr> </thead> <tbody> <tr> <td>When processing point primitives, the attributes from the incoming point vertex are typically copied to the point object corner vertices. However, if a bit is set in this field, the corresponding Attribute is selected as a Point Sprite Texture Coordinate, in which case each corner vertex is assigned a pre-defined texture coordinate as defined by</td> </tr> </tbody> </table>	Description	When processing point primitives, the attributes from the incoming point vertex are typically copied to the point object corner vertices. However, if a bit is set in this field, the corresponding Attribute is selected as a Point Sprite Texture Coordinate, in which case each corner vertex is assigned a pre-defined texture coordinate as defined by													
Description																	
When processing point primitives, the attributes from the incoming point vertex are typically copied to the point object corner vertices. However, if a bit is set in this field, the corresponding Attribute is selected as a Point Sprite Texture Coordinate, in which case each corner vertex is assigned a pre-defined texture coordinate as defined by																	

<b>3DSTATE_SBE</b>				
		<p>the Point Sprite Texture Coordinate Origin state bit. Bit 0 corresponds to output Attribute 0.</p> <p>This field must be programmed to 0 when non-point primitives are rendered.</p>		
11	31:0	<p><b>Constant Interpolation Enable[31:0]</b>                      This field is a bitmask containing a Constant Interpolation Enable bit for each corresponding attribute. If a bit is set, that attribute will undergo constant interpolation, and the corresponding WrapShortest Enable bits (if defined) will be ignored. If a bit is clear, components which are not enabled for WrapShortest interpolation (if defined) will be linearly interpolated.</p>		
12	31:28	<p><b>Attribute 7 WrapShortest Enables</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">Enable[4]</td> </tr> </table> <p>This state selects which components (if any) of Attribute 7 are to be interpolated in a "wrap shortest" fashion. Operation is UNDEFINED if any of these bits are set and the Constant Interpolation Enable bit associated with this attribute is set. Note that wrap-shortest interpolation is only supported for Attributes 0-15. Bit 0: WrapShortest X Component                      Bit 1: WrapShortest Y Component                      Bit 2: WrapShortest Z Component                      Bit 3: WrapShortest W Component</p>	Format:	Enable[4]
	Format:	Enable[4]		
	27:24	<p><b>Attribute 6 WrapShortest Enables</b>                      (See above).</p>		
	23:20	<p><b>Attribute 5 WrapShortest Enables</b>                      (See above).</p>		
	19:16	<p><b>Attribute 4 WrapShortest Enables</b>                      (See above).</p>		
	15:12	<p><b>Attribute 3 WrapShortest Enables</b>                      (See above).</p>		
	11:8	<p><b>Attribute 2 WrapShortest Enables</b>                      (See above).</p>		
	7:4	<p><b>Attribute 1 WrapShortest Enables</b>                      (See above).</p>		
3:0	<p><b>Attribute 0 WrapShortest Enables</b>                      (See above).</p>			
13	31:28	<p><b>Attribute 15 WrapShortest Enables</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">Enable[4]</td> </tr> </table> <p>This state selects which components (if any) of Attribute 15 are to be interpolated in a "wrap shortest" fashion. Operation is UNDEFINED if any of these bits are set and the Constant Interpolation Enable bit associated with this attribute is set. Bit 0: WrapShortest X Component                      Bit 1: WrapShortest Y Component                      Bit 2: WrapShortest Z Component                      Bit 3: WrapShortest W Component</p>	Format:	Enable[4]
	Format:	Enable[4]		
	27:24	<p><b>Attribute 14 WrapShortest Enables</b>                      (See above).</p>		
	23:20	<p><b>Attribute 13 WrapShortest Enables</b>                      (See above).</p>		
	19:16	<p><b>Attribute 12 WrapShortest Enables</b></p>		

<b>3DSTATE_SBE</b>		
		(See above).
15:12	<b>Attribute 11 WrapShortest Enables</b>	(See above).
11:8	<b>Attribute 10 WrapShortest Enables</b>	(See above).
7:4	<b>Attribute 9 WrapShortest Enables</b>	(See above).
3:0	<b>Attribute 8 WrapShortest Enables</b>	(See above).

<b>3DSTATE_SCISSOR_STATE_POINTERS</b>			
Source:	RenderCS		
Length Bias:	2		
The 3DSTATE_SCISSOR_STATE_POINTERS command is used to define the location of the indirect SCISSOR_RECT state.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		0Fh 3DSTATE_SCISSOR_STATE_POINTERS	
Format:		OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	0h DWORD_COUNT_n	
	Format:	=n	
1	31:5	<b>Scissor Rect Pointer</b>	
		Format: DynamicStateOffset[31:5]SCISSOR_RECT*16	
	Specifies the 32-byte aligned address offset of the SCISSOR_RECT state. This offset is relative to the <b>Dynamic State Base Address</b>		
4:0	<b>Reserved</b>		
	Format:	MBZ	



<b>3DSTATE_SF</b>																										
Source:		RenderCS																								
Length Bias:		2																								
DWord	Bit	Description																								
0	31:29	<b>Command Type</b>																								
		Default Value: 3h GFXPIPE																								
		Format: OpCode																								
	28:27	<b>Command SubType</b>																								
		Default Value: 3h GFXPIPE_3D																								
		Format: OpCode																								
	26:24	<b>3D Command Opcode</b>																								
Default Value: 0h 3DSTATE																										
Format: OpCode																										
23:16	<b>3D Command Sub Opcode</b>																									
	Default Value: 13h 3DSTATE_SF																									
	Format: OpCode																									
15:8	<b>Reserved</b>																									
	Format: MBZ																									
7:0	<b>DWord Length</b>																									
	Default Value: 5h Excludes DWord (0,1)																									
	Format: =n Total Length - 2																									
1	31:15	<b>Reserved</b>																								
		Format: MBZ																								
	14:12	<b>Depth Buffer Surface Format</b>																								
		Format: U3 Enumerated Type																								
Specifies the format of the depth buffer. This must exactly match the Surface Format programmed via 3DSTATE_DEPTH_BUFFER. The SF requires this information in order to compute Global Depth Bias.																										
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>D32_FLOAT_S8X24_UINT</td> <td>D32_FLOAT_S8X24_UINT</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>D32_FLOAT</td> <td>D32_FLOAT</td> </tr> <tr> <td style="text-align: center;">2h</td> <td>D24_UNORM_S8_UINT</td> <td>D24_UNORM_S8_UINT</td> </tr> <tr> <td style="text-align: center;">3h</td> <td>D24_UNORM_X8_UINT</td> <td>D24_UNORM_X8_UINT</td> </tr> <tr> <td style="text-align: center;">4h</td> <td>Reserved</td> <td>Reserved</td> </tr> <tr> <td style="text-align: center;">5h</td> <td>D16_UNORM</td> <td>D16_UNORM</td> </tr> <tr> <td style="text-align: center;">6h-7h</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	0h	D32_FLOAT_S8X24_UINT	D32_FLOAT_S8X24_UINT	1h	D32_FLOAT	D32_FLOAT	2h	D24_UNORM_S8_UINT	D24_UNORM_S8_UINT	3h	D24_UNORM_X8_UINT	D24_UNORM_X8_UINT	4h	Reserved	Reserved	5h	D16_UNORM	D16_UNORM	6h-7h	Reserved	Reserved
Value	Name	Description																								
0h	D32_FLOAT_S8X24_UINT	D32_FLOAT_S8X24_UINT																								
1h	D32_FLOAT	D32_FLOAT																								
2h	D24_UNORM_S8_UINT	D24_UNORM_S8_UINT																								
3h	D24_UNORM_X8_UINT	D24_UNORM_X8_UINT																								
4h	Reserved	Reserved																								
5h	D16_UNORM	D16_UNORM																								
6h-7h	Reserved	Reserved																								
11	<b>Legacy Global Depth Bias Enable</b>																									
	Format: Enable																									
Enables the SF to use the Global Depth Offset Constant state unmodified. If this bit is not set, the																										

<b>3DSTATE_SF</b>													
	<p>SF will scale the Global Depth Offset Constant as described in section Error! Reference source not found. of this document.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This bit should be set whenever non zero depth bias (Slope, Bias) values are used. Setting this bit may have some degradation of performance for some workloads.</p>												
10	<p><b>Statistics Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>If ENABLED, this FF unit will increment CL_PRIMITIVES_COUNT on behalf of the CLIP stage. If DISABLED, CL_PRIMITIVES_COUNT will be left unchanged.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This bit should be set whenever clipping is enabled and the Statistics Enable bit is set in CLIP_STATE. It should be cleared if clipping is disabled or Statistics Enable in CLIP_STATE is clear.</p>		Format:	Enable									
Format:	Enable												
9	<p><b>Global Depth Offset Enable Solid</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>Enables computation and application of Global Depth Offset for SOLID objects.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This bit should be set whenever non zero depth bias (Slope, Bias) values are used. Setting this bit may have some degradation of performance for some workloads.</p>		Format:	Enable									
Format:	Enable												
8	<p><b>Global Depth Offset Enable Wireframe</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>Enables computation and application of Global Depth Offset when triangles are rendered in WIREFRAME mode.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This bit should be set whenever non zero depth bias (Slope, Bias) values are used. Setting this bit may have some degradation of performance for some workloads.</p>		Format:	Enable									
Format:	Enable												
7	<p><b>Global Depth Offset Enable Point</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>Enables computation and application of Global Depth Offset when triangles are rendered in POINT mode.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This bit should be set whenever non zero depth bias (Slope, Bias) values are used. Setting this bit may have some degradation of performance for some workloads.</p>		Format:	Enable									
Format:	Enable												
6:5	<p><b>FrontFace Fill Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U2 enumerated type</td> </tr> </table> <p>This state controls how front-facing triangle and rectangle objects are rendered.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>SOLID</td> <td>Any triangle or rectangle object found to be front-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects.</td> </tr> <tr> <td>1h</td> <td>WIREFRAME</td> <td>Any triangle object found to be front-facing is rendered as a series of lines along the triangle boundaries (as determined by</td> </tr> </tbody> </table>		Format:	U2 enumerated type	Value	Name	Description	0h	SOLID	Any triangle or rectangle object found to be front-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects.	1h	WIREFRAME	Any triangle object found to be front-facing is rendered as a series of lines along the triangle boundaries (as determined by
Format:	U2 enumerated type												
Value	Name	Description											
0h	SOLID	Any triangle or rectangle object found to be front-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects.											
1h	WIREFRAME	Any triangle object found to be front-facing is rendered as a series of lines along the triangle boundaries (as determined by											

<b>3DSTATE_SF</b>		
		the topology type and controlled by the vertex EdgeFlags).
	2h	POINT Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags). NOTE: If the triangle is clipped, points will not be rendered at clip-inserted vertices. Point will only be rendered at original vertices (if visible).
	3h	Reserved
4:3	<b>BackFace Fill Mode</b>	
	Format:	U2 enumerated type
	This state controls how back-facing triangle and rectangle objects are rendered.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects.
	1h	WIREFRAME Any triangle object found to be back-facing is rendered as a series of lines along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags).
	2h	POINT Any triangle object found to be back-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags). NOTE: If the triangle is clipped, points will not be rendered at clip-inserted vertices. Point will only be rendered at original vertices (if visible).
	3h	Reserved
2	<b>Reserved</b>	
	Format:	MBZ
1	<b>View Transform Enable</b>	
	Format:	Enable
	This bit controls the Viewport Transform function.	
0	<b>Front Winding</b>	
	Determines whether a triangle object is considered "front facing" if the screen space vertex positions, when traversed in the order, result in a clockwise (CW) or counter-clockwise (CCW) winding order. Does not apply to points or lines.	
2	31	<b>Anti-Aliasing Enable</b>
	Format:	Enable
	This field enables "alpha-based" line anti-aliasing.	
	<b>Programming Notes</b>	
	This field must be disabled if any of the render targets have integer (UINT or SINT) surface format.	
	30:29	<b>Cull Mode</b>
	Format:	3D_CullMode
	Controls removal (culling) of triangle objects based on orientation. The cull mode only applies to	

<b>3DSTATE_SF</b>																		
	<p>triangle objects and does not apply to lines, points or rectangles.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>CULLMODE_BOTH</td> <td>All triangles are discarded (i.e., no triangle objects are drawn)</td> </tr> <tr> <td>1h</td> <td>CULLMODE_NONE</td> <td>No triangles are discarded due to orientation</td> </tr> <tr> <td>2h</td> <td>CULLMODE_FRONT</td> <td>Triangles with a front-facing orientation are discarded</td> </tr> <tr> <td>3h</td> <td>CULLMODE_BACK</td> <td>Triangles with a back-facing orientation are discarded</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Orientation determination is based on the setting of the Front Winding state.</p>	Value	Name	Description	0h	CULLMODE_BOTH	All triangles are discarded (i.e., no triangle objects are drawn)	1h	CULLMODE_NONE	No triangles are discarded due to orientation	2h	CULLMODE_FRONT	Triangles with a front-facing orientation are discarded	3h	CULLMODE_BACK	Triangles with a back-facing orientation are discarded		
Value	Name	Description																
0h	CULLMODE_BOTH	All triangles are discarded (i.e., no triangle objects are drawn)																
1h	CULLMODE_NONE	No triangles are discarded due to orientation																
2h	CULLMODE_FRONT	Triangles with a front-facing orientation are discarded																
3h	CULLMODE_BACK	Triangles with a back-facing orientation are discarded																
28	<b>Reserved</b>																	
27:18	<p><b>Line Width</b></p> <table border="1"> <tr> <td>Format:</td> <td>U3.7</td> </tr> </table> <p>Range: [0.0, 7.9921875]</p> <p>Controls width of line primitives. Setting a Line Width of 0.0 specifies the rasterization of the "thinnest" (one-pixel-wide), non-antialiased lines. Note that this effectively overrides the effect of AAEnable (though the AAEnable state variable is not modified).</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Software must not program a value of 0.0 when running in MSRASTMODE_ON_XXX modes - zero-width lines are not available when multisampling rasterization is enabled.</p>	Format:	U3.7															
Format:	U3.7																	
17:16	<p><b>Line End Cap Antialiasing Region Width</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>This field specifies the distances over which the coverage of anti-aliased line end caps are computed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>0.5 pixels</td> </tr> <tr> <td>1h</td> <td></td> <td>1.0 pixels</td> </tr> <tr> <td>2h</td> <td></td> <td>2.0 pixels</td> </tr> <tr> <td>3h</td> <td></td> <td>4.0 pixels</td> </tr> </tbody> </table>	Format:	U2	Value	Name	Description	0h		0.5 pixels	1h		1.0 pixels	2h		2.0 pixels	3h		4.0 pixels
Format:	U2																	
Value	Name	Description																
0h		0.5 pixels																
1h		1.0 pixels																
2h		2.0 pixels																
3h		4.0 pixels																
15	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ															
Format:	MBZ																	
14	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ															
Format:	MBZ																	
13	<b>Reserved</b>																	
12	<b>Reserved</b>																	
11	<p><b>Scissor Rectangle Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable															
Format:	Enable																	

<b>3DSTATE_SF</b>																	
	Enables operation of Scissor Rectangle.																
10	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ														
Format:	MBZ																
9:8	<p><b>Multisample Rasterization Mode</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2 enumerated type</td> </tr> </table> <p>This state is duplicated in 3DSTATE_WM and both must be set to the same value. See the field in 3DSTATE_WM for definition details.</p>	Format:	U2 enumerated type														
Format:	U2 enumerated type																
7:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ														
Format:	MBZ																
3	<p>31 <b>Last Pixel Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If ENABLED, the last pixel of a diamond line will be lit. This state will only affect the rasterization of Diamond lines (will not affect wide lines or anti-aliased lines).</p> <table border="1" style="background-color: #e6f2ff;"> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">Last pixel is applied to all lines of a LINELIST, and only the last line of a LINESTRIP.</td> </tr> </table>	Format:	Enable	Programming Notes		Last pixel is applied to all lines of a LINELIST, and only the last line of a LINESTRIP.											
	Format:	Enable															
	Programming Notes																
	Last pixel is applied to all lines of a LINELIST, and only the last line of a LINESTRIP.																
<p>30:29 <b>Triangle Strip/List Provoking Vertex Select</b></p> <table border="1"> <tr> <td>Format:</td> <td>0-based vertex index</td> </tr> </table> <p>Selects which vertex of a triangle (in a triangle strip or list primitive) is considered the "provoking vertex". Used for flat shading of primitives. Does current implementation send provoking vertex first?</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Vertex 0</td> </tr> <tr> <td>1h</td> <td>Vertex 1</td> </tr> <tr> <td>2h</td> <td>Vertex 2</td> </tr> <tr> <td>3h</td> <td>Reserved</td> </tr> </tbody> </table>	Format:	0-based vertex index	Value	Name	0h	Vertex 0	1h	Vertex 1	2h	Vertex 2	3h	Reserved					
Format:	0-based vertex index																
Value	Name																
0h	Vertex 0																
1h	Vertex 1																
2h	Vertex 2																
3h	Reserved																
<p>28:27 <b>Line Strip/List Provoking Vertex Select</b></p> <table border="1"> <tr> <td>Format:</td> <td>0-based vertex index</td> </tr> </table> <p>Selects which vertex of a line (in a line strip or list primitive) is considered the "provoking vertex".</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>Vertex 0</td> </tr> <tr> <td>1h</td> <td></td> <td>Vertex 1</td> </tr> <tr> <td>2h</td> <td></td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td></td> <td>Reserved</td> </tr> </tbody> </table>	Format:	0-based vertex index	Value	Name	Description	0h		Vertex 0	1h		Vertex 1	2h		Reserved	3h		Reserved
Format:	0-based vertex index																
Value	Name	Description															
0h		Vertex 0															
1h		Vertex 1															
2h		Reserved															
3h		Reserved															
<p>26:25 <b>Triangle Fan Provoking Vertex Select</b></p> <table border="1"> <tr> <td>Format:</td> <td>0-based vertex index</td> </tr> </table> <p>Selects which vertex of a triangle (in a triangle fan primitive) is considered the "provoking vertex".</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Vertex 0</td> </tr> </tbody> </table>	Format:	0-based vertex index	Value	Name	0h	Vertex 0											
Format:	0-based vertex index																
Value	Name																
0h	Vertex 0																

		<b>3DSTATE_SF</b>	
		1h	Vertex 1
		2h	Vertex 2
		3h	Reserved
	24:15	<b>Reserved</b>	
		Format:	MBZ
	14	<b>AA Line Distance Mode</b>	
		Format:	U1
		This bit controls the distance computation for antialiased lines.	
		<b>Value</b>	<b>Name</b> <b>Description</b>
		0h	Reserved      Reserved
		1h	AALINEDISTANCE_TRUE      True distance computation. This is the normal setting which should yield WHQL compliance.
	13	<b>Reserved</b>	
		Format:	MBZ
	12	<b>Vertex Sub Pixel Precision Select</b>	
		Format:	U1
		Selects the number of fractional bits maintained in the vertex data	
		<b>Value</b>	<b>Name</b> <b>Description</b>
		0h	Disable      8 sub pixel precision bits maintained
		1h	Enable      4 sub pixel precision bits maintained
	11	<b>Use Point Width State</b>	
		Format:	U1
		Controls whether the point width passed on the vertex or from state is used for rendering point primitives.	
		<b>Value</b>	<b>Name</b> <b>Description</b>
		0h	Use Point Width on Vertex
		1h	Use Point Width from State
	10:0	<b>Point Width</b>	
		Format:	U8.3
		Range: [0.125, 255.875] pixels	
		This field specifies the size (width) of point primitives in pixels. This field is overridden (though not overwritten) whenever point width information is passed in the FVF	
4	31:0	<b>Global Depth Offset Constant</b>	
		Format:	IEEE_FP
		Specifies the constant term in the Global Depth Offset function.	
5	31:0	<b>Global Depth Offset Scale</b>	
		Format:	IEEE_FP
		Specifies the scale term used in the Global Depth Offset function.	

<b>3DSTATE_SF</b>				
6	31:0	<p><b>Global Depth Offset Clamp</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>IEEE_FP</td> </tr> </table> <p>Specifies the clamp term used in the Global Depth Offset function.</p>	Format:	IEEE_FP
Format:	IEEE_FP			

<b>3DSTATE_SO_BUFFER</b>		
Source:		RenderCS
Length Bias:		2
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE Format: OpCode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D Format: OpCode
	26:24	<b>3D Command Opcode</b>
		Default Value: 1h 3DSTATE_NONPIPELINED Format: OpCode
	23:16	<b>3D Command Sub Opcode</b>
		Default Value: 18h 3DSTATE_SO_BUFFER Format: OpCode
	15:8	<b>Reserved</b>
		Format: MBZ
7:0	<b>DWord Length</b>	
	Default Value: 2h Excludes DWord (0,1) Format: =n	
	Total Length - 2	
1	31	<b>Reserved</b>
		Format: MBZ
	30:29	<b>SO Buffer Index</b>
		Format: U2 Specifies which of the four SO Buffers is being defined.
	28:25	<b>SO Buffer Object Control State</b>
		Format: MEMORY_OBJECT_CONTROL_STATE Specifies the memory object control state for the SO buffer.
24:22	<b>Reserved</b>	
	Format: MBZ	
21:12	<b>Reserved</b>	
	Format: MBZ	
11:0	<b>Surface Pitch</b>	
	Format: U12 Pitch in Bytes This field specifies the pitch of the SO buffer in #Bytes.	



<b>3DSTATE_SO_BUFFER</b>		
	<b>Value</b>	<b>Name</b>
	[0,2048]	Must be 0 or a multiple of 4 Bytes.
<b>Programming Notes</b>		
A Surface Pitch of 0 indicates an un-bound buffer. No writes are performed. Surface Base Address is ignored.		
2	31:2	<b>Surface Base Address</b> Format: GraphicsAddress[31:2] This field specifies the starting DWord address LSBs of the buffer in Graphics Memory.
	1:0	<b>Reserved</b> Format: MBZ
3	31:2	<b>Surface End Address</b> Format: GraphicsAddress[31:2] This field specifies the ending DWord address of the buffer in Graphics Memory.
	1:0	<b>Reserved</b> Format: MBZ

<b>3DSTATE_SO_DECL_LIST</b>						
Source:		RenderCS				
Length Bias:		2				
DWord	Bit	Description				
0	31:29	<b>Command Type</b>				
		Default Value: 3h GFXPIPE Format: OpCode				
	28:27	<b>Command SubType</b>				
		Default Value: 3h GFXPIPE_3D Format: OpCode				
	26:24	<b>3D Command Opcode</b>				
		Default Value: 1h 3DSTATE_NONPIPELINED Format: OpCode				
	23:16	<b>3D Command Sub Opcode</b>				
		Default Value: 17h 3DSTATE_SO_DECL_LIST Format: OpCode				
	15:9	<b>Reserved</b>				
		Format: MBZ				
8:0	<b>DWord Length</b>					
	Format: =n Total Length - 2 Format: Q1					
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">3h</td> <td>Excludes DWord (0,1) <b>[Default]</b></td> <td>Default value = 2(N-1)+3 h</td> </tr> </tbody> </table>	Value	Name	Description	3h	Excludes DWord (0,1) <b>[Default]</b>
Value	Name	Description				
3h	Excludes DWord (0,1) <b>[Default]</b>	Default value = 2(N-1)+3 h				
1	31:16	<b>Reserved</b>				
		Format: MBZ				
	15:12	<b>Stream to Buffer Selects [3]</b>				
		Format: U4 bitmask Index of SO Stream Identifies to which SO Buffers stream 3 outputs. See Stream To Buffer Selects [0] field description.				
	11:8	<b>Stream to Buffer Selects [2]</b>				
Format: U4 bitmask Identifies to which SO Buffers stream 2 outputs. See Stream To Buffer Selects [0] field description.						
7:4	<b>Stream to Buffer Selects [1]</b>					
	Format: U4 bitmask Identifies to which SO Buffers stream 1 outputs. See Stream To Buffer Selects [0] field description.					

<b>3DSTATE_SO_DECL_LIST</b>													
3:0	<p><b>Stream to Buffer Selects [0]</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U4 bitmask</td> </tr> </table> <p>Identifies to which SO Buffers stream 0 outputs (irrespective of whether those buffers are enabled via 3DSTATE_STREAMOUT). Software is required to scan the SO_DECL list in order to provide this summary information.</p> <p>Note: For "inactive" streams, software must program this field to all zero (no buffers written to) and the corresponding Num Entries field to zero (no valid SO_DECLs).</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>1xxx</td> <td>SO Buffer 3</td> </tr> <tr> <td>x1xx</td> <td>SO Buffer 2</td> </tr> <tr> <td>xx1x</td> <td>SO Buffer 1</td> </tr> <tr> <td>xxx1</td> <td>SO Buffer 0</td> </tr> </tbody> </table>	Format:	U4 bitmask	Value	Name	1xxx	SO Buffer 3	x1xx	SO Buffer 2	xx1x	SO Buffer 1	xxx1	SO Buffer 0
	Format:	U4 bitmask											
	Value	Name											
	1xxx	SO Buffer 3											
	x1xx	SO Buffer 2											
xx1x	SO Buffer 1												
xxx1	SO Buffer 0												
2	31:24 <p><b>Num Entries [3]</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U8 #entries</td> </tr> </table> <p>Specifies the number of valid SO_DECL entries for Stream 3. (See notes in Num Entries [0] field description).</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,128]</td> <td>entries</td> </tr> </tbody> </table>	Format:	U8 #entries	Value	Name	[0,128]	entries						
	Format:	U8 #entries											
	Value	Name											
[0,128]	entries												
23:16 <p><b>Num Entries [2]</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U8 #entries</td> </tr> </table> <p>Specifies the number of valid SO_DECL entries for Stream 2. (See notes in Num Entries [0] field description).</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,128]</td> <td>entries</td> </tr> </tbody> </table>	Format:	U8 #entries	Value	Name	[0,128]	entries							
Format:	U8 #entries												
Value	Name												
[0,128]	entries												
15:8 <p><b>Num Entries [1]</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U8 #entries</td> </tr> </table> <p>Specifies the number of valid SO_DECL entries for Stream 1. (See notes in Num Entries [0] field description).</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,128]</td> <td>entries</td> </tr> </tbody> </table>	Format:	U8 #entries	Value	Name	[0,128]	entries							
Format:	U8 #entries												
Value	Name												
[0,128]	entries												
7:0 <p><b>Num Entries [0]</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U8 #entries</td> </tr> </table> <p>Specifies the number of valid SO_DECL entries for Stream 0. Note that the SO_DECLs are programmed in groups of four (one SO_DECL for each of the four streams). Therefore the number of 2-DWord groups of SO_DECLs supplied in this command is derived from the stream(s) with the most valid SO_DECLs. The NumEntries value specific to each stream will indicate how many SO_DECLs are valid for that particular stream. Any trailing invalid SO_DECLs supplied for streams with fewer valid SO_DECLs will be ignored. It is legal to specify Num Entries = 0 for all four streams simultaneously. In this case there will be no SO_DECLs included in the command (only DW 0-2). Note that all Stream to Buffer Selects bits must be zero in this case (as no streams produce output).</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td> </td> <td> </td> </tr> </tbody> </table>	Format:	U8 #entries	Value	Name									
Format:	U8 #entries												
Value	Name												

<b>3DSTATE_SO_DECL_LIST</b>	
	[0,128] entries
3..n	<b>63:48 SO_DECL[3,n]</b> Format: SO_DECL This field contains Stream 3 SO_DECL [n]
	<b>47:32 SO_DECL[2,n]</b> Format: SO_DECL This field contains Stream 2 SO_DECL [n]
	<b>31:16 SO_DECL[1,n]</b> Format: SO_DECL This field contains Stream 1 SO_DECL [n]
	<b>15:0 SO_DECL[0,n]</b> Format: SO_DECL This field contains Stream 0 SO_DECL [n]

<b>3DSTATE_STENCIL_BUFFER</b>					
Source:	RenderCS				
Length Bias:	2				
This command sets the surface state of the separate stencil buffer, delivered as a pipelined state command. However, the state change pipelining isn't completely transparent (see restriction below).					
<b>Programming Notes</b>					
Restriction: Prior to changing Depth/Stencil Buffer state (i.e., any combination of 3DSTATE_DEPTH_BUFFER, 3DSTATE_CLEAR_PARAMS, 3DSTATE_STENCIL_BUFFER, 3DSTATE_HIER_DEPTH_BUFFER) SW must first issue a pipelined depth stall (PIPE_CONTROL with Depth Stall bit set, followed by a pipelined depth cache flush (PIPE_CONTROL with Depth Flush Bit set, followed by another pipelined depth stall (PIPE_CONTROL with Depth Stall Bit set), unless SW can otherwise guarantee that the pipeline from WM onwards is already flushed (e.g., via a preceding MI_FLUSH).					
3DSTATE_STENCIL_BUFFER must always be programmed in the along with the other Depth/Stencil state commands(i.e. 3DSTATE_DEPTH_BUFFER, 3DSTATE_CLEAR_PARAMS, or 3DSTATE_HIER_DEPTH_BUFFER)					
The stencil buffer is always Tile-Y					
DWord	Bit	Description			
0	31:29	<b>Command Type</b>			
		Default Value: 3h GFXPIPE Format: OpCode			
	28:27	<b>Command SubType</b>			
		Default Value: 3h GFXPIPE_3D Format: OpCode			
	26:24	<b>3D Command Opcode</b>			
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode			
	23:16	<b>3D Command Sub Opcode</b>			
		Default Value: 06h 3DSTATE_STENCIL_BUFFER Format: OpCode			
	15:8	<b>Reserved</b>			
		Format: MBZ			
7:0	<b>Dword Length</b>	Format: =n Total Length - 2			
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td>Excludes Dword (0,1) <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	1h
	Value	Name			
1h	Excludes Dword (0,1) <b>[Default]</b>				
1	31	<b>Reserved</b> Format: MBZ			
	30:29	<b>Reserved</b>			

<b>3DSTATE_STENCIL_BUFFER</b>															
	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ												
Format:	MBZ														
28:25	<p><b>Stencil Buffer Object Control State</b></p> <table border="1"> <tr> <td>Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Specifies the memory object control state for the stencil buffer. Stencil Buffer Object Control State [3:0]</td> </tr> <tr> <td colspan="2">This field is not context save and restored by hardware. If this field is programmed to any value other than zero, it must be programmed after the following commands or events:                             <ul style="list-style-type: none"> <li>• MI_SET_CONTEXT</li> <li>• MI_WAIT_FOR_EVENT (Specifically waits on vblank or display flip)</li> <li>• Render engine goes IDLE due to head point equal to tail pointer</li> </ul> </td> </tr> </tbody> </table>	Format:	MEMORY_OBJECT_CONTROL_STATE	Description		Specifies the memory object control state for the stencil buffer. Stencil Buffer Object Control State [3:0]		This field is not context save and restored by hardware. If this field is programmed to any value other than zero, it must be programmed after the following commands or events: <ul style="list-style-type: none"> <li>• MI_SET_CONTEXT</li> <li>• MI_WAIT_FOR_EVENT (Specifically waits on vblank or display flip)</li> <li>• Render engine goes IDLE due to head point equal to tail pointer</li> </ul>							
Format:	MEMORY_OBJECT_CONTROL_STATE														
Description															
Specifies the memory object control state for the stencil buffer. Stencil Buffer Object Control State [3:0]															
This field is not context save and restored by hardware. If this field is programmed to any value other than zero, it must be programmed after the following commands or events: <ul style="list-style-type: none"> <li>• MI_SET_CONTEXT</li> <li>• MI_WAIT_FOR_EVENT (Specifically waits on vblank or display flip)</li> <li>• Render engine goes IDLE due to head point equal to tail pointer</li> </ul>															
24:22	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ												
Format:	MBZ														
21:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ												
Format:	MBZ														
16:0	<p><b>Surface Pitch</b></p> <table border="1"> <tr> <td>Format:</td> <td>U17-1 Pitch in Bytes</td> </tr> </table> <p>This field specifies the pitch of the stencil buffer in (#Bytes - 1).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[127, 3FFFFh]</td> <td></td> <td>corresponding to [128B, 128KB]also restricted to a multiple of 128B</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">Since this surface is tiled, the pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB].</td> </tr> <tr> <td colspan="2">The pitch must be set to 2x the value computed based on width, as the stencil buffer is stored with two rows interleaved. For details on the separate stencil buffer storage format in memory, see GPU Overview (vol1a), Memory Data Formats, Surface Layout, 2D Surfaces, Stencil Buffer Layout (section 8.20.4.8).</td> </tr> </tbody> </table>	Format:	U17-1 Pitch in Bytes	Value	Name	Description	[127, 3FFFFh]		corresponding to [128B, 128KB]also restricted to a multiple of 128B	Programming Notes		Since this surface is tiled, the pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB].		The pitch must be set to 2x the value computed based on width, as the stencil buffer is stored with two rows interleaved. For details on the separate stencil buffer storage format in memory, see GPU Overview (vol1a), Memory Data Formats, Surface Layout, 2D Surfaces, Stencil Buffer Layout (section 8.20.4.8).	
Format:	U17-1 Pitch in Bytes														
Value	Name	Description													
[127, 3FFFFh]		corresponding to [128B, 128KB]also restricted to a multiple of 128B													
Programming Notes															
Since this surface is tiled, the pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB].															
The pitch must be set to 2x the value computed based on width, as the stencil buffer is stored with two rows interleaved. For details on the separate stencil buffer storage format in memory, see GPU Overview (vol1a), Memory Data Formats, Surface Layout, 2D Surfaces, Stencil Buffer Layout (section 8.20.4.8).															
2	<p>31:0 <b>Surface Base Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:0]Stencil_Buffer</td> </tr> </table> <p>This field specifies the starting Dword address of the buffer in mapped Graphics Memory.</p> <table border="1"> <thead> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">The Stencil Buffer can only be mapped to Main Memory (uncached).</td> </tr> </tbody> </table>	Format:	GraphicsAddress[31:0]Stencil_Buffer	Programming Notes		The Stencil Buffer can only be mapped to Main Memory (uncached).									
Format:	GraphicsAddress[31:0]Stencil_Buffer														
Programming Notes															
The Stencil Buffer can only be mapped to Main Memory (uncached).															

<b>3DSTATE_STREAMOUT</b>			
Source:		RenderCS	
Length Bias:		2	
This command contains pipelined state required by the SOL unit.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		1Eh 3DSTATE_STREAMOUT	
Format:		OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>	Default Value:	1h
		Format:	=n
		Total Length - 2	
	31	<b>SO Function Enable</b>	
1	31	Format:	U1
		If set, the SO function is enabled. Vertex data will be streamed out to memory (subject to overflow detection) as controlled by the various SO-related state variables. If clear, the SO function is disabled, and therefore no vertex data will be streamed out to memory. However, the Rendering Disable and Render Stream Select fields will still be used to determine which vertices (if any) are forwarded down the pipeline for (possible) rendering.	
		30	<b>Rendering Disable</b>
1	30	Format:	U1
		If set, the SO stage will not forward any topologies down the pipeline. If clear, the SO stage will forward topologies associated with Render Stream Select down the pipeline. This bit is used even if SO Function Enable is DISABLED.	
		29	<b>Reserved</b>
1	29	Format:	MBZ
		28:27	<b>Render Stream Select</b>

<b>3DSTATE_STREAMOUT</b>												
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U2</td> </tr> </table> <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">This field specifies which stream has been selected to be forwarded down the pipeline for possible rendering. Topologies from other streams will not be passed down the pipeline. If Rendering Disable is set, this field is ignored, as no topologies are sent down the pipeline.</td> </tr> <tr> <td colspan="2">This bit is used even if <b>SO Function Enable</b> is DISABLED.</td> </tr> </tbody> </table>	Format:	U2	Description		This field specifies which stream has been selected to be forwarded down the pipeline for possible rendering. Topologies from other streams will not be passed down the pipeline. If Rendering Disable is set, this field is ignored, as no topologies are sent down the pipeline.		This bit is used even if <b>SO Function Enable</b> is DISABLED.				
Format:	U2											
Description												
This field specifies which stream has been selected to be forwarded down the pipeline for possible rendering. Topologies from other streams will not be passed down the pipeline. If Rendering Disable is set, this field is ignored, as no topologies are sent down the pipeline.												
This bit is used even if <b>SO Function Enable</b> is DISABLED.												
26	<p><b>Reorder Mode</b> This bit controls how vertices of triangle objects in TRISTRIP[_ADJ] and TRISTRIP_REV are reordered for the purposes of stream-out only (does not impact rendering). See table in Input Buffering.</p> <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>LEADING</td> <td>Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.</td> </tr> <tr> <td>1h</td> <td>TRAILING</td> <td>Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.</td> </tr> </tbody> </table>	Value	Name	Description	0h	LEADING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.	1h	TRAILING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.		
Value	Name	Description										
0h	LEADING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.										
1h	TRAILING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.										
25	<p><b>SO Statistics Enable</b></p> <table border="1" style="width: 100%; margin-top: 5px;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>This bit controls whether StreamOutput statistics register(s) can be incremented.</p> <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers cannot increment.</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers can increment.</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers cannot increment.	1h	Enable	SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers can increment.
Format:	Enable											
Value	Name	Description										
0h	Disable	SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers cannot increment.										
1h	Enable	SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers can increment.										
24:23	<p><b>Reserved</b></p> <table border="1" style="width: 100%; margin-top: 5px;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ											
22:12	<p><b>Reserved</b></p> <table border="1" style="width: 100%; margin-top: 5px;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ											
11	<p><b>SO Buffer Enable [3]</b></p> <table border="1" style="width: 100%; margin-top: 5px;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U1</td> </tr> </table> <p>(See SO Buffer Enable [0] )</p>	Format:	U1									
Format:	U1											
10	<p><b>SO Buffer Enable [2]</b></p> <table border="1" style="width: 100%; margin-top: 5px;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U1</td> </tr> </table> <p>(See SO Buffer Enable [0] )</p>	Format:	U1									
Format:	U1											
9	<p><b>SO Buffer Enable [1]</b></p>											



<b>3DSTATE_STREAMOUT</b>				
		<table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> (See SO Buffer Enable [0] )	Format:	U1
Format:	U1			
8	<b>SO Buffer Enable [0]</b>	<table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> If set, stream output to SO Buffer 0 is enabled. If clear, SO Buffer 0 is considered "not bound" and effectively treated as a zero-length buffer for the purposes of SO output and overflow detection. If an enabled stream's Stream to Buffer Selects includes this buffer it is by definition an overflow condition. That stream will cause no writes to occur, and only SO_PRIM_STORAGE_NEEDED[<stream>] will increment. This bit is ignored if SO Function Enable is DISABLED.	Format:	U1
Format:	U1			
7:0	<b>Reserved</b>	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
2	31:30	<b>Reserved</b>		
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	29	<b>Stream 3 Vertex Read Offset</b>		
		<table border="1"> <tr> <td>Format:</td> <td>U1 count of 256-bit units</td> </tr> </table> Specifies amount of data to skip over before reading back Stream 3 vertex data. (See <b>Stream 0 Vertex Read Offset</b> )	Format:	U1 count of 256-bit units
	Format:	U1 count of 256-bit units		
	28:24	<b>Stream 3 Vertex Read Length</b>		
		<table border="1"> <tr> <td>Format:</td> <td>U5-1 count of 256-bit units</td> </tr> </table> (See Stream 0 Vertex Read Length)	Format:	U5-1 count of 256-bit units
	Format:	U5-1 count of 256-bit units		
23:22	<b>Reserved</b>			
	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
21	<b>Stream 2 Vertex Read Offset</b>			
	<table border="1"> <tr> <td>Format:</td> <td>U1 count of 256-bit units</td> </tr> </table> Specifies amount of data to skip over before reading back Stream 2 vertex data. (See Stream 0 Vertex Read Offset)	Format:	U1 count of 256-bit units	
Format:	U1 count of 256-bit units			
20:16	<b>Stream 2 Vertex Read Length</b>			
	<table border="1"> <tr> <td>Format:</td> <td>U5-1 count of 256-bit units</td> </tr> </table>	Format:	U5-1 count of 256-bit units	
Format:	U5-1 count of 256-bit units			
15:14	<b>Reserved</b>			
	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
13	<b>Stream 1 Vertex Read Offset</b>			
	<table border="1"> <tr> <td>Format:</td> <td>U1 count of 256-bit units</td> </tr> </table> Specifies amount of data to skip over before reading back Stream 1 vertex data. (See Stream 0 Vertex Read Offset)	Format:	U1 count of 256-bit units	
Format:	U1 count of 256-bit units			
12:8	<b>Stream 1 Vertex Read Length</b>			

<b>3DSTATE_STREAMOUT</b>			
	<table border="1"> <tr> <td>Format:</td> <td>U5-1 count of 256-bit units</td> </tr> </table> <p>(See Stream 0 Vertex Read Length)</p>	Format:	U5-1 count of 256-bit units
Format:	U5-1 count of 256-bit units		
7:6	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
5	<p><b>Stream 0 Vertex Read Offset</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1 count of 256-bit units</td> </tr> </table> <p>Specifies amount of data to skip over before reading back Stream 0 vertex data. Must be zero if the GS is enabled and the Output Vertex Size field in 3DSTATE_GS is programmed to 0 (i.e., one 16B unit).</p>	Format:	U1 count of 256-bit units
Format:	U1 count of 256-bit units		
4:0	<p><b>Stream 0 Vertex Read Length</b></p> <table border="1"> <tr> <td>Format:</td> <td>U5-1 count of 256-bit units</td> </tr> </table> <p>Specifies amount of vertex data to read back for Stream 0 vertices, starting at the Stream 0 Vertex Read Offset location. Maximum readback is 17 256-bit units (34 128-bit vertex attributes). Read data past the end of the valid vertex data has undefined contents, and therefore shouldn't be used to source stream out data.</p> <p>Must be zero (i.e., read length = 256b) if the GS is enabled and the Output Vertex Size field in 3DSTATE_GS is programmed to 0 (i.e., one 16B unit).</p>	Format:	U5-1 count of 256-bit units
Format:	U5-1 count of 256-bit units		

<b>3DSTATE_TE</b>			
Source:		RenderCS	
Length Bias:		2	
The state used by TE is defined with this inline state packet.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	<b>3D Command Sub Opcode</b>	
Default Value:		1Ch 3DSTATE_TE	
Format:		OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	2h Excludes DWord (0,1)	
	Format:	=n Total Length - 2	
1	31:19	<b>Reserved</b>	
		Format:	MBZ
	18:16	<b>Reserved</b>	
		Format:	MBZ
	15:14	<b>Reserved</b>	
		Format:	MBZ
	13:12	<b>Partitioning</b>	
Format:		U2	
This field specifies how edges are partitioned based on tessellation factor.			
<b>Value</b>		<b>Name</b>	<b>Description</b>
0h		INTEGER	Outside/inside edges are divided into an integer number of equal-sized segments.
1h	ODD_FRACTIONAL	Outside/inside edges are divided into an odd number of possibly-unequal-sized segments.	
2h	EVEN_FRACTIONAL	Outside/inside edges are divided into an even number of possibly-unequal-sized segments.	
11:10	<b>Reserved</b>		

<b>3DSTATE_TE</b>		
	Format:	MBZ
9:8	<b>Output Topology</b>	
	Format:	U2
	This field specifies which primitive types are to be output.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	POINT      Points are output (as POINTLIST topologies)
	1h	LINE      Lines are output (as LINESTRIP topologies). Only valid if ISOLINE domain is selected.
	2h	TRI_CW      Clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.
	3h	TRI_CCW      Count-clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.
7:6	<b>Reserved</b>	
	Format:	MBZ
5:4	<b>TE Domain</b>	
	Format:	U2
	This field specifies which type of domain is to be tessellated.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	QUAD      2D (U,V) domain is tessellated
	1h	TRI      Triangular (U,V,W) domain is tessellated
	2h	ISOLINE      2D (U,V) domain is tessellated.
3	<b>Reserved</b>	
	Format:	MBZ
2:1	<b>TE Mode</b>	
	Format:	U2
	When TE Enable is ENABLED, this field specifies the overall operation of the TE stage. This field is ignored if TE Enable is DISABLED.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	HW_TESS      Normal HW Tessellation Mode. The TessFactors are read from the patch URB entry, and are used to perform fixed-function hardware tessellation of the specified domain.
	1h	SW_TESS      Software Tessellation Mode. The TE unit will pass down HS-thread-generated tessellated domain points instead of generating them itself from TessFactors. The TE unit will read the Domain Point Count and Domain Point Buffer Starting Address fields from the patch header, and if the count is 0 it will consider the patch culled and discard it. Otherwise the address is used to start fetching DOMAIN_POINT structures from memory and passing them down the pipeline to DS.

<b>3DSTATE_TE</b>			
		2h	Reserved
		3h	Reserved
	0	<b>TE Enable</b>	
		Format:	Enable
		If ENABLED, the TE stage will perform tessellation processing on incoming patch primitives. The TE Mode field determines how this tessellation operation proceeds. If DISABLED, the TE goes into pass-through mode. All other state fields are ignored.	
		<b>Programming Notes</b>	
		The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.	
2	31:0	<b>Maximum Tessellation Factor Odd</b>	
		Format:	IEEE_Float
		This field specifies the maximum TessFactor for ODD_FRACTIONAL partitioning when in HW_TESS mode.	
		<b>Value</b>	<b>Name</b>
		<b>Description</b>	
		427c0000h	63
		Per API Spec, For normal operation software should set this value to 63.0	
		[40400000h,427c0000h]	Reserved
		Reserved.	
		<b>Programming Notes</b>	
		Note that ISOLINE's LineDensity TF is always subjected to INTEGER partitioning regardless of the Partitioning state.	
3	31:0	<b>Maximum Tessellation Factor Not Odd</b>	
		Format:	IEEE_Float
		This field specifies the maximum TessFactor for EVEN_FRACTIONAL or INTEGER partitioning when in HW_TESS mode.	
		<b>Value</b>	<b>Name</b>
		<b>Description</b>	
		42800000h	64
		Per API Spec, For normal operation software should set this value to 64.0	
		[40000000h,42800000h]	Reserved
		Reserved	
		<b>Programming Notes</b>	
		Note that ISOLINE's LineDensity TF is always subjected to INTEGER partitioning regardless of the Partitioning state.	

<b>3DSTATE_URB_DS</b>		
Source:	RenderCS	
Length Bias:	2	
This command may not overlap with the push constants in the URB defined by the 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, and 3DSTATE_PUSH_CONSTANT_ALLOC_GS commands.		
<b>Programming Notes</b>		
3DSTATE_URB_VS, 3DSTATE_URB_HS, and 3DSTATE_URB_GS must also be programmed in order for the programming of this state to be valid.		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE Format: OpCode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D Format: OpCode
	26:24	<b>3D Command Opcode</b>
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode
	23:16	<b>3D Command Sub Opcode</b>
Default Value: 32h 3DSTATE_URB_DS Format: OpCode		
15:8	<b>Reserved</b>	
7:0	<b>DWord Length</b>	
	Default Value: 0h DWORD_COUNT_n Format: =n	
1	31	<b>Reserved</b>
		Format: MBZ
	30	<b>Reserved</b>
		Format: MBZ
	29:25	<b>DS URB Starting Address</b>
	Format: U5	
	Offset from the start of the URB memory where DS starts its allocation, specified in multiples of 8 KB.	
	<b>Value</b>	<b>Name</b>
	[0,11]	
24:16	<b>DS URB Entry Allocation Size</b>	
	Format: U9-1 Count of 512-bit units	
	Specifies the length of each URB entry owned by DS. This field is always used (even if DS	

<b>3DSTATE_URB_DS</b>										
	<p>Function Enable is DISABLED).</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,9]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,9]						
Value	Name									
[0,9]										
15:0	<p><b>DS Number of URB Entries</b></p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>Specifies the number of URB entries that are used by DS. This field is always used (even if DS Function Enable is DISABLED).</td> </tr> <tr> <td>If Domain Shader Thread Dispatch is Enabled then the minimum number of handles that must be allocated is 10 URB entries.</td> </tr> </tbody> </table> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,288]</td> <td></td> </tr> </tbody> </table> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td>DS Number of URB Entries must be divisible by 8 if the DS URB Entry Allocation Size is programmed to a value less than 9, which is 10 512-bit URB entries. "2:0" = reserved "000"</td> </tr> </tbody> </table>	Description	Specifies the number of URB entries that are used by DS. This field is always used (even if DS Function Enable is DISABLED).	If Domain Shader Thread Dispatch is Enabled then the minimum number of handles that must be allocated is 10 URB entries.	Value	Name	[0,288]		Programming Notes	DS Number of URB Entries must be divisible by 8 if the DS URB Entry Allocation Size is programmed to a value less than 9, which is 10 512-bit URB entries. "2:0" = reserved "000"
Description										
Specifies the number of URB entries that are used by DS. This field is always used (even if DS Function Enable is DISABLED).										
If Domain Shader Thread Dispatch is Enabled then the minimum number of handles that must be allocated is 10 URB entries.										
Value	Name									
[0,288]										
Programming Notes										
DS Number of URB Entries must be divisible by 8 if the DS URB Entry Allocation Size is programmed to a value less than 9, which is 10 512-bit URB entries. "2:0" = reserved "000"										

## 3DSTATE\_URB\_GS

Source: RenderCS  
 Length Bias: 2

This command may not overlap with the push constants in the URB defined by the 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_VS, 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_DS, 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_HS, and 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_GS commands.

### Programming Notes

3DSTATE\_URB\_VS, 3DSTATE\_URB\_HS, and 3DSTATE\_URB\_DS must also be programmed in order for the programming of this state to be valid.

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE
		Format: OpCode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D
		Format: OpCode
	26:24	<b>3D Command Opcode</b>
Default Value: 0h 3DSTATE_PIPELINED		
Format: OpCode		
23:16	<b>3D Command Sub Opcode</b>	
	Default Value: 33h 3DSTATE_URB_GS	
	Format: OpCode	
15:8	<b>Reserved</b>	
	Format: MBZ	
7:0	<b>DWord Length</b>	
	Default Value: 0h DWORD_COUNT_n	
	Format: =n	
1	31	<b>Reserved</b>
		Format: MBZ
	30	<b>Reserved</b>
		Format: MBZ
	29:25	<b>GS URB Starting Address</b>
Format: U5		
Offset from the start of the URB memory where GS starts its allocation, specified in multiples of 8 KB.		
24:16	<b>GS URB Entry Allocation Size</b>	
	Format: U9-1 512-bit units	
	Specifies the length of each URB entry owned by GS. This field is always used (even if GS	



<b>3DSTATE_URB_GS</b>					
	Function Enable is DISABLED).				
15:0	<p><b>GS Number of URB Entries</b> Specifies the number of URB entries that are used by GS. This field is always used (even if GS Function Enable is DISABLED).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,192]</td> <td></td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Only if GS is disabled can this field be programmed to 0. If GS is enabled this field shall be programmed to a value greater than 0. For GS Dispatch Mode "Single", this field shall be programmed to a value greater than or equal to 1. For other GS Dispatch Modes, refer to the definition of Dispatch Mode (3DSTATE_GS) for minimum values of this field.</p> <p>GS Number of URB Entries must be divisible by 8 if the GS URB Entry Allocation Size is less than 9 512-bit URB entries. "2:0" = reserved "000"</p>	Value	Name	[0,192]	
Value	Name				
[0,192]					

<b>3DSTATE_URB_HS</b>					
Source:	RenderCS				
Length Bias:	2				
This command may not overlap with the push constants in the URB defined by the 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, and 3DSTATE_PUSH_CONSTANT_ALLOC_GS commands.					
Programming Notes					
3DSTATE_URB_VS, 3DSTATE_URB_DS, and 3DSTATE_URB_GS must also be programmed in order for the programming of this state to be valid.					
DWord	Bit	Description			
0	31:29	<b>Command Type</b>			
		Default Value:	3h GFXPIPE		
		Format:	OpCode		
	28:27	<b>Command SubType</b>			
		Default Value:	3h GFXPIPE_3D		
		Format:	OpCode		
	26:24	<b>3D Command Opcode</b>			
Default Value:		0h 3DSTATE_PIPELINED			
Format:		OpCode			
23:16	<b>3D Command Sub Opcode</b>				
	Default Value:	31h 3DSTATE_URB_HS			
	Format:	OpCode			
15:8	<b>Reserved</b>				
	Format:	MBZ			
7:0	<b>DWord Length</b>				
	Default Value:	0h DWORD_COUNT_n			
	Format:	=n			
1	31	<b>Reserved</b>			
		Format:	MBZ		
	30	<b>Reserved</b>			
		Format:	MBZ		
	29:25	<b>HS URB Starting Address</b>			
Format:		U5			
Offset from the start of the URB memory where HS starts its allocation, specified in multiples of 8 KB.					
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,11]</td> <td></td> </tr> </tbody> </table>		Value	Name	[0,11]	
Value	Name				
[0,11]					
24:16	<b>HS URB Entry Allocation Size</b>				
	Format:	U9-1 Count of 512-bit units			
Specifies the length of each URB entry owned by HS. This field is always used (even if HS					

<b>3DSTATE_URB_HS</b>					
	Function Enable is DISABLED).				
15:0	<p><b>HS Number of URB Entries</b>            Specifies the number of URB entries that are used by HS. This field is always used (even if HS Function Enable is DISABLED).            Programming Restriction:HS Number of URB Entries must be divisible by 8 if the HS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000"</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,32]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,32]	
Value	Name				
[0,32]					

## 3DSTATE\_URB\_VS

Source: RenderCS  
 Length Bias: 2

### Description

VS URB Entry Allocation Size equal to 4(5 512-bit URB rows) may cause performance to decrease due to banking in the URB. Element sizes of 16 to 20 should be programmed with six 512-bit URB rows.

This command may not overlap with the push constants in the URB defined by the 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_VS, 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_DS, 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_HS, and 3DSTATE\_PUSH\_CONSTANT\_ALLOC\_GS commands.

### Programming Notes

3DSTATE\_URB\_HS, 3DSTATE\_URB\_DS, and 3DSTATE\_URB\_GS must also be programmed in order for the programming of this state to be valid.

DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value: 3h GFXPIPE Format: OpCode		
	28:27	<b>Command SubType</b>		
		Default Value: 3h GFXPIPE_3D Format: OpCode		
	26:24	<b>3D Command Opcode</b>		
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode		
	23:16	<b>3D Command Sub Opcode</b>		
Default Value: 30h 3DSTATE_URB_VS Format: OpCode				
15:8	<b>Reserved</b>			
	Format: MBZ			
7:0	<b>DWord Length</b>			
	Default Value: 0h DWORD_COUNT_n Format: =n			
1	31	<b>Reserved</b>		
		Format: MBZ		
	30	<b>Reserved</b>		
	Format: MBZ			
29:25	<b>VS URB Starting Address</b>			
	Format: U5 Offset from the start of the URB memory where VS starts its allocation, specified in multiples of 8 KB.			
		<table border="1" style="width: 100%;"> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </table>	Value	Name
Value	Name			

<b>3DSTATE_URB_VS</b>											
	[0,11]										
24:16	<p><b>VS URB Entry Allocation Size</b></p> <table border="1"> <tr> <td>Format:</td> <td>U9-1 count of 512-bit units</td> </tr> </table> <p>Specifies the length of each URB entry owned by VS. This field is always used (even if VS Function Enable is DISABLED).</p> <table border="1" style="background-color: #e6f2ff;"> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">Programming Restriction: As the VS URB entry serves as both the per-vertex input and output of the VS shader, the VS URB Allocation Size must be sized to the maximum of the vertex input and output structures.</td> </tr> </table>	Format:	U9-1 count of 512-bit units	Programming Notes		Programming Restriction: As the VS URB entry serves as both the per-vertex input and output of the VS shader, the VS URB Allocation Size must be sized to the maximum of the vertex input and output structures.					
Format:	U9-1 count of 512-bit units										
Programming Notes											
Programming Restriction: As the VS URB entry serves as both the per-vertex input and output of the VS shader, the VS URB Allocation Size must be sized to the maximum of the vertex input and output structures.											
15:0	<p><b>VS Number of URB Entries</b></p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>Specifies the number of URB entries that are used by VS. This field is always used (even if VS Function Enable is DISABLED).</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[32,512]</td> <td></td> </tr> </tbody> </table> <table border="1" style="background-color: #e6f2ff;"> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">Programming Restriction: VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"</td> </tr> </table>	Format:	U16	Value	Name	[32,512]		Programming Notes		Programming Restriction: VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"	
Format:	U16										
Value	Name										
[32,512]											
Programming Notes											
Programming Restriction: VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"											

<b>3DSTATE_VERTEX_BUFFERS</b>			
Source:	RenderCS		
Length Bias:	2		
Description			
This command is used to specify VB state used by the VF function.			
Can specify from 1 to 33 VBs.			
The VertexBufferID field within a VERTEX_BUFFER_STATE structure indicates the specific VB. If a VB definition is not included in this command, its associated state is left unchanged and is available for use if previously defined.			
Programming Notes			
It is possible to have individual vertex elements sourced completely from generated ID values and therefore not require any vertex buffer accesses for that vertex element. In this case, VF function will simply ignore the VB state associated with that vertex element. If all enabled vertex elements have this characteristic, no VBs are required to process 3DPRIMITIVE commands. For example, this might arise when the user wants to perform all data lookups in the first shader, so only generated index values need to be passed down to it. In this extreme case, SW would not need to program any VB state, and therefore not need to issue any 3DSTATE_VERTEX_BUFFERS commands.			
For any 3DSTATE_VERTEX_BUFFERS command, at least one VERTEX_BUFFER_STATE structure must be included.			
VERTEX_BUFFER_STATE structures are 4 DWords for both VERTEXDATA buffers and INSTANCEDATA buffers.			
Inclusion of partial VERTEX_BUFFER_STATE structures is UNDEFINED.			
The order in which VBs are defined within this command can be arbitrary, though a vertex buffer must be defined only once in any given command (otherwise operation is UNDEFINED).			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	03h GFXPIPE
		Format:	Opcode
	28:27	<b>Command SubType</b>	
		Default Value:	3h 3D
		Format:	Opcode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_VERTEX_BUFFERS
		Format:	Opcode
	23:16	<b>3D Command Sub Opcode</b>	
		Default Value:	08h 3DSTATE_VERTEX_BUFFERS
		Format:	Opcode
15:8	<b>Reserved</b>		
7:0	<b>DWord Count</b>		
	Default Value:	3 DWORD_COUNT_n	
	Format:	=n	
n = 4b-1 (where b = # of buffer states included)			

<b>3DSTATE_VERTEX_BUFFERS</b>		
1..n	127:0	<b>Vertex Buffer State [n]</b> Format: VERTEX_BUFFER_STATE

<b>3DSTATE_VERTEX_ELEMENTS</b>			
Source:	RenderCS		
Length Bias:	2		
Description			
This is a variable-length command used to specify the active vertex elements. Each VERTEX_ELEMENT_STATE structure contains a Valid bit which determines which elements are used.			
Up to 34 elements.			
Programming Notes			
At least one VERTEX_ELEMENT_STATE structure must be included.			
Inclusion of partial VERTEX_ELEMENT_STATE structures is UNDEFINED.			
SW must ensure that at least one vertex element is defined prior to issuing a 3DPRIMITIVE command, or operation is UNDEFINED.			
There are no 'holes' allowed in the destination vertex: NOSTORE components must be overwritten by subsequent components unless they are the trailing DWords of the vertex. Software must explicitly chose some value (probably 0) to be written into DWords that would otherwise be 'holes'.			
Within a VERTEX_ELEMENT_STATE structure, if a Component Control field is set to something other than VFCOMP_STORE_SRC, no higher-numbered Component Control fields may be set to VFCOMP_STORE_SRC. In other words, only trailing components can be set to something other than VFCOMP_STORE_SRC.			
See additional restrictions listed in the command fields and VERTEX_ELEMENT_STATE description.			
Element[0] must be valid.			
All elements must be valid from Element[0] to the last valid element. (I.e. if Element[2] is valid then Element[1] and Element[0] must also be valid).			
The pitch between elements packed in the URB will always be 128 bits.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	03h GFXPIPE
		Format:	Opcode
	28:27	<b>Command SubType</b>	
		Default Value:	3h 3D
		Format:	Opcode
	26:24	<b>3D Command Opcode</b>	
		Default Value:	0h 3DSTATE_VERTEX_ELEMENTS
		Format:	Opcode
	23:16	<b>3D Command Sub Opcode</b>	
		Default Value:	09h 3DSTATE_VERTEX_ELEMENTS



3DSTATE_VERTEX_ELEMENTS			
		Format:	Opcode
	15:8	<b>Reserved</b>	
	7:0	<b>DWord Count</b>	
		Format:	=n
		Vertex Element Count = (DWord Count + 1) / 2	
		<b>Value</b>	<b>Name</b>
		<b>Description</b>	
		1	DWORD_COUNT_n <b>[Default]</b>
		[1,66]	Range
			1-34 Elements
1..n	63:0	<b>Element [n]</b>	
		Format:	VERTEX_ELEMENT_STATE

<b>3DSTATE_VF_STATISTICS</b>						
Source:	RenderCS					
Length Bias:	1					
<p>The VF stage tracks two pipeline statistics, the number of vertices fetched and the number of objects generated. VF will increment the appropriate counter for each when statistics gathering is enabled by issuing the 3DSTATE_VF_STATISTICS command with the [Statistics Enable] bit set.</p>						
DWord	Bit	Description				
0	31:29	<b>Command Type</b>				
		<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>3h GFXPIPE</td> </tr> <tr> <td>Format:</td> <td>Opcode</td> </tr> </table>	Default Value:	3h GFXPIPE	Format:	Opcode
	Default Value:	3h GFXPIPE				
	Format:	Opcode				
	28:27	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Opcode</td> </tr> </table>	Format:	Opcode	<b>Command SubType</b>	
			Format:	Opcode		
<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 15%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td>Pipelined, Single DWord <b>[Default]</b></td> </tr> </tbody> </table>		Value	Name	1h	Pipelined, Single DWord <b>[Default]</b>	
Value	Name					
1h	Pipelined, Single DWord <b>[Default]</b>					
26:24	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0h 3DSTATE_PIPELINED</td> </tr> <tr> <td>Format:</td> <td>Opcode</td> </tr> </table> <p>GFXPIPE[28:27 = 1h, 26:24 = 0h, 23:16 = 0Bh] (Pipelined, Single DWord)</p>	Default Value:	0h 3DSTATE_PIPELINED	Format:	Opcode	<b>3D Command Opcode</b>
Default Value:	0h 3DSTATE_PIPELINED					
Format:	Opcode					
23:16	<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0Bh 3DSTATE_VF_STATISTICS</td> </tr> <tr> <td>Format:</td> <td>Opcode</td> </tr> </table> <p>GFXPIPE[28:27 = 1h, 26:24 = 0h, 23:16 = 0Bh] (Pipelined, Single DWord)</p>	Default Value:	0Bh 3DSTATE_VF_STATISTICS	Format:	Opcode	<b>3D Command Sub Opcode</b>
Default Value:	0Bh 3DSTATE_VF_STATISTICS					
Format:	Opcode					
15:1	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	<b>Reserved</b>		
Format:	MBZ					
0	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If ENABLED, VF will increment the pipeline statistics counters IA_VERTICES_COUNT and IA_PRIMITIVES_COUNT for each vertex fetched and each object output, respectively, for 3DPRIMITIVE commands issued subsequently. If DISABLED, these counters will not be incremented for subsequent 3DPRIMITIVE commands.</p>	Format:	Enable	<b>Statistics Enable</b>		
Format:	Enable					

<b>3DSTATE_VIEWPORT_STATE_POINTERS_CC</b>		
Source:	RenderCS	
Length Bias:	2	
The 3DSTATE_VIEWPORT_STATE_POINTERS_CC command is used to define the location of fixed functions' viewport state table.		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE
		Format: OpCode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D
		Format: OpCode
	26:24	<b>3D Command Opcode</b>
		Default Value: 0h 3DSTATE_PIPELINED
		Format: OpCode
	23:16	<b>3D Command Sub Opcode</b>
Default Value: 23h 3DSTATE_VIEWPORT_STATE_POINTERS		
Format: OpCode		
15:8	<b>Reserved</b>	
	Format: MBZ	
7:0	<b>DWord Length</b>	
	Default Value: 0h DWORD_COUNT_n	
	Format: =n	
1	31:5	<b>CC Viewport Pointer</b>
		Format: DynamicStateOffset[31:5]CC_VIEWPORT*16 Specifies the 32-byte aligned address offset of the CC_VIEWPORT state. This offset is relative to the Dynamic State Base Address.
	4:0	<b>Reserved</b>
		Format: MBZ

<b>3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP</b>		
Source:	RenderCS	
Length Bias:	2	
The 3DSTATE_VIEWPORT_STATE_POINTERS_CLIP command is used to define the location of fixed functions' viewport state table.		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE
		Format: OpCode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D
		Format: OpCode
	26:24	<b>3D Command Opcode</b>
		Default Value: 0h 3DSTATE_PIPELINED
		Format: OpCode
	23:16	<b>3D Command Sub Opcode</b>
Default Value: 21h 3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP		
Format: OpCode		
15:8	<b>Reserved</b>	
	Format: MBZ	
7:0	<b>DWord Length</b>	
	Default Value: 0h DWORD_COUNT_n	
	Format: =n	
1	31:6	<b>SF Clip Viewport Pointer</b>
		Format: DynamicStateOffset[31:6]SF_CLIP_VIEWPORT*16 Specifies the 64-byte aligned address offset of the SF_CLIP_VIEWPORT state. This offset is relative to the Dynamic State Base Address.
	5:0	<b>Reserved</b>
		Format: MBZ

<b>3DSTATE_VS</b>										
Source:	RenderCS									
Length Bias:	2									
<b>Description</b>										
The state used by VS is defined with this inline state packet.										
DWord	Bit	Description								
0	31:29	<b>Command Type</b>								
		Default Value:	3h GFXPIPE							
		Format:	OpCode							
	28:27	<b>Command SubType</b>								
		Default Value:	3h GFXPIPE_3D							
		Format:	OpCode							
	26:24	<b>3D Command Opcode</b>								
Default Value:		0h 3DSTATE_PIPELINED								
Format:		OpCode								
23:16	<b>3D Command Sub Opcode</b>									
	Default Value:	10h 3DSTATE_VS								
	Format:	OpCode								
15:8	<b>Reserved</b>									
	Format:	MBZ								
7:0	<b>DWord Length</b>									
	Default Value:	4h Excludes DWord (0,1)								
	Format:	=n Total Length - 2								
1	31:6	<b>Kernel Start Pointer</b>								
		Format:	InstructionBaseOffset[31:6]Kernel							
	This field specifies the starting location (1st GEN4 core instruction) of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the Instruction Base Address. This field is ignored if VS Function Enable is DISABLED.									
5:0	<b>Reserved</b>									
	Format:	MBZ								
2	31	<b>Single Vertex Dispatch</b>								
		Format:	U1 Enumerated type							
		This field can be used to force single vertex SIMD4x2 VS threads.								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Multiple</td> <td>Dual vertex SIMD4x2 thread dispatches are allowed.</td> </tr> <tr> <td>1h</td> <td>Single</td> <td>Single vertex SIMD4x2 thread dispatches are forced.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Multiple	Dual vertex SIMD4x2 thread dispatches are allowed.	1h	Single
	Value	Name	Description							
0h	Multiple	Dual vertex SIMD4x2 thread dispatches are allowed.								
1h	Single	Single vertex SIMD4x2 thread dispatches are forced.								
30	<b>Vector Mask Enable (VME)</b>									
When SPF=0, VME specifies which mask to use to initialize the initial channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.										

<b>3DSTATE_VS</b>																				
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Dmask</td> <td>Channels are enabled based on the dispatch mask</td> </tr> <tr> <td>1h</td> <td>Vmask</td> <td>Channels are enabled based on the vector mask</td> </tr> </tbody> </table>	Value	Name	Description	0h	Dmask	Channels are enabled based on the dispatch mask	1h	Vmask	Channels are enabled based on the vector mask										
Value	Name	Description																		
0h	Dmask	Channels are enabled based on the dispatch mask																		
1h	Vmask	Channels are enabled based on the vector mask																		
29:27	<p><b>Sampler Count</b> Specifies how many samplers (in multiples of 4) the vertex shader 0 kernel uses. Used only for prefetching the associated sampler state entries. This field is ignored if VS Function Enable is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No Samplers</td> <td>no samplers used</td> </tr> <tr> <td>1h</td> <td>1-4 Samplers</td> <td>between 1 and 4 samplers used</td> </tr> <tr> <td>2h</td> <td>5-8 Samplers</td> <td>between 5 and 8 samplers used</td> </tr> <tr> <td>3h</td> <td>9-12 Samplers</td> <td>between 9 and 12 samplers used</td> </tr> <tr> <td>4h</td> <td>13-16 Samplers</td> <td>between 13 and 16 samplers used</td> </tr> </tbody> </table>	Value	Name	Description	0h	No Samplers	no samplers used	1h	1-4 Samplers	between 1 and 4 samplers used	2h	5-8 Samplers	between 5 and 8 samplers used	3h	9-12 Samplers	between 9 and 12 samplers used	4h	13-16 Samplers	between 13 and 16 samplers used	
Value	Name	Description																		
0h	No Samplers	no samplers used																		
1h	1-4 Samplers	between 1 and 4 samplers used																		
2h	5-8 Samplers	between 5 and 8 samplers used																		
3h	9-12 Samplers	between 9 and 12 samplers used																		
4h	13-16 Samplers	between 13 and 16 samplers used																		
26	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																	
Format:	MBZ																			
25:18	<p><b>Binding Table Entry Count</b></p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache. This field is ignored if VS Function Enable is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,255]</td> <td></td> </tr> </tbody> </table>	Format:	U8	Value	Name	[0,255]														
Format:	U8																			
Value	Name																			
[0,255]																				
17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																	
Format:	MBZ																			
16	<p><b>Floating Point Mode</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1 enumerated type</td> </tr> </table> <p>Specifies the initial floating point mode used by the dispatched thread. This field is ignored if VS Function Enable is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>IEEE-754</td> <td>Use IEEE-754 Rules</td> </tr> <tr> <td>1h</td> <td>Alternate</td> <td>Use alternate rules</td> </tr> </tbody> </table>	Format:	U1 enumerated type	Value	Name	Description	0h	IEEE-754	Use IEEE-754 Rules	1h	Alternate	Use alternate rules								
Format:	U1 enumerated type																			
Value	Name	Description																		
0h	IEEE-754	Use IEEE-754 Rules																		
1h	Alternate	Use alternate rules																		
15:14	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																	
Format:	MBZ																			
13	<p><b>Illegal Opcode Exception Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if VS Function Enable is DISABLED.</p>	Format:	Enable																	
Format:	Enable																			

<b>3DSTATE_VS</b>							
	12	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>					
	11:8	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>					
	7	<b>Software Exception Enable</b> Format: <span style="float: right;">Enable</span> This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if VS Function Enable is DISABLED.					
	6:0	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>					
3	31:10	<b>Scratch Space Base Offset</b> Format: <span style="float: right;">GeneralStateOffset[31:10]ScratchSpace</span> Specifies the starting location of the scratch space area allocated to this FF unit as a 1K-byte aligned offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space. The computed offset of the thread-specific portion will be passed in the thread payload as Scratch Space Offset. The thread is expected to utilize "stateless" DataPort read/write requests to access scratch space, where the DataPort will cause the General State Base Address to be added to the offset passed in the request header. This field is ignored if VS Function Enable is DISABLED.					
	9:4	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>					
	3:0	<b>Per-Thread Scratch Space</b> Format: <span style="float: right;">U4 power of 2 Bytes over 1K Bytes</span> Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space. This field is ignored if VS Function Enable is DISABLED. <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,11]</td> <td></td> <td>indicating [1K Bytes, 2M Bytes]</td> </tr> </tbody> </table> <div style="margin-top: 10px; border: 1px solid black; padding: 5px;"> <p style="text-align: center; margin: 0;"><b>Programming Notes</b></p> <p style="margin: 0;">This amount is available to the kernel for information only. It will be passed verbatim (if not altered by the kernel) to the Data Port in any scratch space access messages, but the Data Port will ignore it.</p> </div>	Value	Name	Description	[0,11]	
Value	Name	Description					
[0,11]		indicating [1K Bytes, 2M Bytes]					
4	31:25	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>					
	24:20	<b>Dispatch GRF Start Register for URB Data</b> Format: <span style="float: right;">U5</span>					

<b>3DSTATE_VS</b>												
		<p>Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. This field is ignored if VS Function Enable is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,31]</td> <td></td> <td>indicating GRF [R0,R31]</td> </tr> </tbody> </table>	Value	Name	Description	[0,31]		indicating GRF [R0,R31]				
Value	Name	Description										
[0,31]		indicating GRF [R0,R31]										
19:17	<b>Reserved</b>	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											
16:11	<b>Vertex URB Entry Read Length</b>	<table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>Specifies the number of pairs of 128-bit vertex elements to be passed into the payload for each vertex. This field is ignored if VS Function Enable is DISABLED. For SIMD4x2 dispatch, each vertex element requires one GRF of payload data, therefore the number of GRFs with vertex data will be double the value programmed in this field.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[1,63]</td> <td></td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">It is UNDEFINED to set this field to 0 indicating no Vertex URB data to be read and passed to the thread.</td> </tr> </tbody> </table>	Format:	U6	Value	Name	[1,63]		Programming Notes		It is UNDEFINED to set this field to 0 indicating no Vertex URB data to be read and passed to the thread.	
Format:	U6											
Value	Name											
[1,63]												
Programming Notes												
It is UNDEFINED to set this field to 0 indicating no Vertex URB data to be read and passed to the thread.												
10	<b>Reserved</b>	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											
9:4	<b>Vertex URB Entry Read Offset</b>	<table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread. This field is ignored if VS Function Enable is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,63]</td> <td></td> </tr> </tbody> </table>	Format:	U6	Value	Name	[0,63]					
Format:	U6											
Value	Name											
[0,63]												
3:0	<b>Reserved</b>	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											
5	31:25	<p><b>Maximum Number of Threads</b></p> <table border="1"> <tr> <td>Format:</td> <td>U7-1 representing thread count</td> </tr> </table> <p>Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance. This field is ignored if VS Function Enable is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,15]</td> <td>indicating thread count of [1,16]</td> </tr> </tbody> </table>	Format:	U7-1 representing thread count	Value	Name	[0,15]	indicating thread count of [1,16]				
Format:	U7-1 representing thread count											
Value	Name											
[0,15]	indicating thread count of [1,16]											
	24:23	<b>Reserved</b>										



<b>3DSTATE_VS</b>								
	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ					
Format:	MBZ							
22:11	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ					
Format:	MBZ							
10	<p><b>Statistics Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <table border="1"> <thead> <tr> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>If ENABLED, this FF unit will engage in statistics gathering. See the Statistics Gathering section later in this chapter. If DISABLED, statistics information associated with this FF stage will be left unchanged.</td> </tr> <tr> <td>This field is used even if VS Function Enable is DISABLED.</td> </tr> </tbody> </table>	Format:	Enable	Description	If ENABLED, this FF unit will engage in statistics gathering. See the Statistics Gathering section later in this chapter. If DISABLED, statistics information associated with this FF stage will be left unchanged.	This field is used even if VS Function Enable is DISABLED.		
Format:	Enable							
Description								
If ENABLED, this FF unit will engage in statistics gathering. See the Statistics Gathering section later in this chapter. If DISABLED, statistics information associated with this FF stage will be left unchanged.								
This field is used even if VS Function Enable is DISABLED.								
9:3	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ					
Format:	MBZ							
2	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ					
Format:	MBZ							
1	<p><b>Vertex Cache Disable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Disable</td> </tr> </table> <p>This bit controls the operation of the Vertex Cache. This field is always used. If the Vertex Cache is DISABLED and the VS Function is ENABLED, the Vertex Cache is not used and all incoming vertices will be passed to VS threads.</p> <p>If the Vertex Cache is ENABLED and the VS Function is ENABLED, incoming vertices that do not hit in the Vertex Cache will be passed to VS threads.</p> <p>If the Vertex Cache is ENABLED and the VS Function is DISABLED, input vertices that miss in the Vertex Cache will be assembled and written to the URB, though pass thru the VS stage unmodified (not shaded).</p> <p>The Vertex Cache is invalidated whenever the Vertex Cache becomes DISABLED , whenever the VS Function Enable toggles, between 3DPRIMITIVE commands and between instances within a 3DPRIMITIVE command.</p>	Format:	Disable					
Format:	Disable							
0	<p><b>VS Function Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <table border="1"> <thead> <tr> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>If ENABLED, VS threads may be spawned to process VF-generated vertices before the resulting vertices are passed down the pipeline.</td> </tr> <tr> <td>If DISABLED, VF-generated vertices will pass thru the VS function and sent down the pipeline unmodified. The Vertex Cache is still available in this mode, if enabled.</td> </tr> <tr> <td>If Statistics Enable is ENABLED, VS_INVOCATION_COUNT will increment by 1 for every vertex that passes through the VS stage, even if VS Function Enable is DISABLED.</td> </tr> <tr> <td>This field is always used.</td> </tr> </tbody> </table>	Format:	Enable	Description	If ENABLED, VS threads may be spawned to process VF-generated vertices before the resulting vertices are passed down the pipeline.	If DISABLED, VF-generated vertices will pass thru the VS function and sent down the pipeline unmodified. The Vertex Cache is still available in this mode, if enabled.	If Statistics Enable is ENABLED, VS_INVOCATION_COUNT will increment by 1 for every vertex that passes through the VS stage, even if VS Function Enable is DISABLED.	This field is always used.
Format:	Enable							
Description								
If ENABLED, VS threads may be spawned to process VF-generated vertices before the resulting vertices are passed down the pipeline.								
If DISABLED, VF-generated vertices will pass thru the VS function and sent down the pipeline unmodified. The Vertex Cache is still available in this mode, if enabled.								
If Statistics Enable is ENABLED, VS_INVOCATION_COUNT will increment by 1 for every vertex that passes through the VS stage, even if VS Function Enable is DISABLED.								
This field is always used.								

<b>3DSTATE_WM</b>		
Source:		RenderCS
Length Bias:		2
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h GFXPIPE Format: OpCode
	28:27	<b>Command SubType</b>
		Default Value: 3h GFXPIPE_3D Format: OpCode
	26:24	<b>3D Command Opcode</b>
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode
	23:16	<b>3D Command Sub Opcode</b>
Default Value: 14h 3DSTATE_WM Format: OpCode		
15:8	<b>Reserved</b>	
	Format: MBZ	
7:0	<b>DWord Length</b>	
	Default Value: 01h Excludes DWord (0,1) Format: =n	
	Total Length - 2	
1	31	<b>Statistics Enable</b>
	Format: Enable If ENABLED, the Windower and pixel pipeline will engage in statistics gathering. If DISABLED, statistics information associated with this FF stage will be left unchanged. See Statistics Gathering.	
30	<b>Depth Buffer Clear</b>	
	Format: Enable When set, the depth buffer is initialized as a side-effect of rendering pixels.	
	<b>Programming Notes</b>	
		If this field is enabled, <ol style="list-style-type: none"> <li>2. <b>the Depth Test Enable</b> field in DEPTH_STENCIL_STATE must be disabled.</li> <li>3. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set.</li> <li>4. 3DSTATE_DEPTH_BUFFER::Stencil Write Enable must be set if 3DSTATE_STENCIL_BUFFER::Stencil buffer enable is set. Additionally the following must be set to the correct values.</li> </ol>

<b>3DSTATE_VS</b>				
	<ol style="list-style-type: none"> <li>2. DEPTH_STENCIL_STATE::Stencil Write Mask must be 0xFF</li> <li>3. DEPTH_STENCIL_STATE::Stencil Test Mask must be 0xFF</li> <li>4. DEPTH_STENCIL_STATE::Back Face Stencil Write Mask must be 0xFF</li> <li>5. DEPTH_STENCIL_STATE::Back Face Stencil Test Mask must be 0xFF</li> </ol> <p>Refer to section 0 "Depth Buffer Clear" for additional restrictions when this field is enabled. If this field is enabled, <b>Pixel Shader Kill Pixel</b> must be disabled.</p>			
29	<p><b>Thread Dispatch Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>This bit, if set, indicates that it is possible for a PS thread to modify a render target, i.e., at least one render target is enabled (is not of type SURFTYPE_NULL and has at least one channel enabled for writes) and the PS kernel contains a code path that may issue a write to that/those enabled RTs.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> </table> <p>This bit is used for performance optimizations and does not directly control writing to render targets. If this bit is DISABLED, no pixel shader threads will be dispatched. For correct behavior, this bit must be set consistently with the behavior of the PS kernel, i.e. if this bit is DISABLED the PS kernel must not write color or depth to any render targets. If this field is disabled, <b>Pixel Shader Kill Pixel</b> must be disabled.</p>	Format:	Enable	Programming Notes
Format:	Enable			
Programming Notes				
28	<p><b>Depth Buffer Resolve Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>When set, the depth buffer is made to be consistent with the hierarchical depth buffer as a side-effect of rendering pixels. This is intended to be used when the depth buffer is to be used as a surface outside of the 3D rendering operation.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> </table> <p>If this field is enabled,</p> <ol style="list-style-type: none"> <li>2. the <b>Depth Buffer Clear</b> and <b>Hierarchical Depth Buffer Resolve Enable</b> fields must both be disabled.</li> <li>3. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set.</li> </ol> <p>Refer to section 11.5.4.2 "Depth Buffer Resolve" for additional restrictions when this field is enabled. If <b>Hierarchical Depth Buffer Enable</b> is disabled, enabling this field will have no effect.</p>	Format:	Enable	Programming Notes
Format:	Enable			
Programming Notes				
27	<p><b>Hierarchical Depth Buffer Resolve Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>When set, the hierarchical depth buffer is made to be consistent with the depth buffer as a side-effect of rendering pixels. This is intended to be used when the depth buffer has been modified outside of the 3D rendering operation.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> </table> <p>If this field is enabled,</p>	Format:	Enable	Programming Notes
Format:	Enable			
Programming Notes				

<b>3DSTATE_VS</b>			
	<p>2. the <b>Depth Buffer Clear</b> and <b>Depth Buffer Resolve Enable</b> fields must both be disabled.</p> <p>3. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set.</p> <p>Refer to section 11.5.4.3 "Hierarchical Depth Buffer Resolve" for additional restrictions when this field is enabled.</p> <p>If <b>Hierarchical Depth Buffer Enable</b> is disabled, enabling this field will have no effect.</p> <p><b>Performance Note:</b> expect the hierarchical depth buffer's impact on performance to be reduced for some period of time after this operation is performed, as the hierarchical depth buffer is initialized to a state that makes it ineffective. Further rendering will tend to bring the hierarchical depth buffer back to a more effective state.</p> <p>Software needs to do an ambiguate after allocating the surface for the first time if the depth buffer width and height are NOT aligned to 8 and 4 respectively.</p>		
26	<p><b>Legacy Diamond Line Rasterization</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit, if ENABLED, indicates that the Windower will rasterize zero width lines using the DX9 rasterization rules. If DISABLED, the Windower will rasterize zero width lines using the DX10 rasterization rules (see Strips Fans chapter).</p>	Format:	Enable
Format:	Enable		
25	<p><b>Pixel Shader Kill Pixel</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit, if ENABLED, indicates that the PS kernel or color calculator has the ability to kill (discard) pixels or samples, other than due to depth or stencil testing. This bit is required to be ENABLED in the following situations:</p> <ul style="list-style-type: none"> <li>• The API pixel shader program contains "killpix" or "discard" instructions, or other code in the pixel shader kernel that can cause the final pixel mask to differ from the pixel mask received on dispatch.</li> <li>• A sampler with chroma key enabled with kill pixel mode is used by the pixel shader.</li> <li>• Any render target has <b>Alpha Test Enable</b> or <b>AlphaToCoverage Enable</b> enabled.</li> <li>• The pixel shader kernel generates and outputs oMask.</li> </ul> <p><b>Note:</b> As ClipDistance clipping is fully supported in hardware and therefore not via PS instructions, there should be no need to ENABLE this bit <u>due to ClipDistance clipping</u>.</p>	Format:	Enable
Format:	Enable		
24:23	<p><b>Pixel Shader Computed Depth Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>U2 Enumerated Type</td> </tr> </table> <p>This field specifies the computed depth mode for the pixel shader.</p>	Format:	U2 Enumerated Type
Format:	U2 Enumerated Type		

<b>3DSTATE_VS</b>																	
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>PSCDEPTH_OFF</td> <td>Pixel shader does not compute depth</td> </tr> <tr> <td>1h</td> <td>PSCDEPTH_ON</td> <td>Pixel shader computes depth with no guarantee as to its value</td> </tr> <tr> <td>2h</td> <td>PSCDEPTH_ON_GE</td> <td>Pixel shader computes depth and guarantees that oDepth &gt;= SourceDepth</td> </tr> <tr> <td>3h</td> <td>PSCDEPTH_ON_LE</td> <td>Pixel shader computes depth and guarantees that oDepth &lt;= SourceDepth</td> </tr> </tbody> </table>	Value	Name	Description	0h	PSCDEPTH_OFF	Pixel shader does not compute depth	1h	PSCDEPTH_ON	Pixel shader computes depth with no guarantee as to its value	2h	PSCDEPTH_ON_GE	Pixel shader computes depth and guarantees that oDepth >= SourceDepth	3h	PSCDEPTH_ON_LE	Pixel shader computes depth and guarantees that oDepth <= SourceDepth	
Value	Name	Description															
0h	PSCDEPTH_OFF	Pixel shader does not compute depth															
1h	PSCDEPTH_ON	Pixel shader computes depth with no guarantee as to its value															
2h	PSCDEPTH_ON_GE	Pixel shader computes depth and guarantees that oDepth >= SourceDepth															
3h	PSCDEPTH_ON_LE	Pixel shader computes depth and guarantees that oDepth <= SourceDepth															
	<b>Programming Notes</b>																
	When bit 5 is set in WM_STATE(i.e. RT independent rasterization is enabled), this field can not be programmed to values: 2h or 3h.																
22:21	<b>Early Depth/Stencil Control</b>																
	Format:	U2 Enumerated Type															
	This field specifies the behavior of early depth/stencil test.																
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>EDSC_NORMAL</td> <td>Depth/Stencil Test/Write behaves as if it happens post-shader, however the pixel shader is not necessarily executed if the pixel fails depth or stencil test (this is the legacy behavior)</td> </tr> <tr> <td>1h</td> <td>EDSC_PSEXEC</td> <td>Depth/Stencil Test/Write behaves as if it happens post-shader, and the pixel shader is executed if the pixel fails depth or stencil test (although pre-shader actions such as primitive inclusion, stipple, etc. will still cause the shader not to execute)</td> </tr> <tr> <td>2h</td> <td>EDSC_PREPS</td> <td>Depth/Stencil Test/Write behaves as if it happens pre-shader. The pixel shader is not executed if the pixel fails depth or stencil test. Depth and stencil writes occur even if the pixel is killed by the shader or post-shader by alpha test, etc. Depth output by the pixel shader is ignored.</td> </tr> <tr> <td>3h</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	0h	EDSC_NORMAL	Depth/Stencil Test/Write behaves as if it happens post-shader, however the pixel shader is not necessarily executed if the pixel fails depth or stencil test (this is the legacy behavior)	1h	EDSC_PSEXEC	Depth/Stencil Test/Write behaves as if it happens post-shader, and the pixel shader is executed if the pixel fails depth or stencil test (although pre-shader actions such as primitive inclusion, stipple, etc. will still cause the shader not to execute)	2h	EDSC_PREPS	Depth/Stencil Test/Write behaves as if it happens pre-shader. The pixel shader is not executed if the pixel fails depth or stencil test. Depth and stencil writes occur even if the pixel is killed by the shader or post-shader by alpha test, etc. Depth output by the pixel shader is ignored.	3h	Reserved		
Value	Name	Description															
0h	EDSC_NORMAL	Depth/Stencil Test/Write behaves as if it happens post-shader, however the pixel shader is not necessarily executed if the pixel fails depth or stencil test (this is the legacy behavior)															
1h	EDSC_PSEXEC	Depth/Stencil Test/Write behaves as if it happens post-shader, and the pixel shader is executed if the pixel fails depth or stencil test (although pre-shader actions such as primitive inclusion, stipple, etc. will still cause the shader not to execute)															
2h	EDSC_PREPS	Depth/Stencil Test/Write behaves as if it happens pre-shader. The pixel shader is not executed if the pixel fails depth or stencil test. Depth and stencil writes occur even if the pixel is killed by the shader or post-shader by alpha test, etc. Depth output by the pixel shader is ignored.															
3h	Reserved																
	<b>Programming Notes</b>																
	If EDSC_PSEXEC mode is selected, <b>Thread Dispatch Enable</b> must be set.																
	<b>Restriction</b>																
	Restriction: When value of "2h" is programmed, PS_INVOCATIONS_COUNT may not be accurate.																
20	<b>Pixel Shader Uses Source Depth</b>																
	Format:	Enable															
	This bit, if ENABLED, indicates that the PS kernel requires the source depth value (vPos.z) to be passed in the payload. The source depth value is interpolated according to the Position ZW Interpolation Mode state.																
19	<b>Pixel Shader Uses Source W</b>																

<b>3DSTATE_VS</b>																				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit, if ENABLED, indicates that the PS kernel requires the interpolated source W value (vPos.w) to be passed in the payload. The W value is interpolated according to the Position ZW Interpolation Mode state.</p>	Format:	Enable																	
Format:	Enable																			
18:17	<p><b>Position ZW Interpolation Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U2 Enumerated Type</td> </tr> </table> <p>This field elects "interpolation mode" associated with the Position Z (source depth) and W coordinates passed in the PS payload when the PS requires Position as input. This field does not determine whether these coordinates are actually included in the payload (see Pixel Shader Requires Depth, Pixel Shader Requires W).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>INTERP_PIXEL</td> <td>Evaluate Z &amp; W at the pixel center or UL corner (as specified by Pixel Location of 3DSTATE_MULTISAMPLE)</td> </tr> <tr> <td>1h</td> <td>Reserved</td> <td></td> </tr> <tr> <td>2h</td> <td>INTERP_CENTROID</td> <td></td> </tr> <tr> <td>3h</td> <td>INTERP_SAMPLE</td> <td></td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="text-align: center; background-color: #e6f2ff;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td>                     When bit 5 is set in WM_STATE, value of 3h is not defined for this field.                      Programming Note: When bit 5 in dword 1 (RT Independent Rasterization Enable) is set and bit 30 in dword 2 (PS UAV-only) is not set in WM_STATE, value of 3h is not defined for this field.                 </td> </tr> </tbody> </table>	Format:	U2 Enumerated Type	Value	Name	Description	0h	INTERP_PIXEL	Evaluate Z & W at the pixel center or UL corner (as specified by Pixel Location of 3DSTATE_MULTISAMPLE)	1h	Reserved		2h	INTERP_CENTROID		3h	INTERP_SAMPLE		Programming Notes	When bit 5 is set in WM_STATE, value of 3h is not defined for this field. Programming Note: When bit 5 in dword 1 (RT Independent Rasterization Enable) is set and bit 30 in dword 2 (PS UAV-only) is not set in WM_STATE, value of 3h is not defined for this field.
Format:	U2 Enumerated Type																			
Value	Name	Description																		
0h	INTERP_PIXEL	Evaluate Z & W at the pixel center or UL corner (as specified by Pixel Location of 3DSTATE_MULTISAMPLE)																		
1h	Reserved																			
2h	INTERP_CENTROID																			
3h	INTERP_SAMPLE																			
Programming Notes																				
When bit 5 is set in WM_STATE, value of 3h is not defined for this field. Programming Note: When bit 5 in dword 1 (RT Independent Rasterization Enable) is set and bit 30 in dword 2 (PS UAV-only) is not set in WM_STATE, value of 3h is not defined for this field.																				
16:11	<p><b>Barycentric Interpolation Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable[6]</td> </tr> </table> <p>Controls which barycentric interpolation terms must be passed into the pixel shader kernel.</p> <ul style="list-style-type: none"> <li>Bit 0: Perspective Pixel Location barycentric is required</li> <li>Bit 1: Perspective Centroid barycentric is required</li> <li>Bit 2: Perspective Sample barycentric is required</li> <li>Bit 3: Non-perspective Pixel Location barycentric is required</li> <li>Bit 4: Non-perspective Centroid barycentric is required</li> <li>Bit 5: Non-perspective Sample barycentric is required</li> </ul> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="text-align: center; background-color: #e6f2ff;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td>                     If contiguous dispatch modes are enabled, only bit 3 (non-perspective pixel location) can be set, all other bits in this field must be zero. Pixel Location below refers to either the upper left corner or pixel center depending on the <b>Pixel Location</b> state of 3DSTATE_MULTISAMPLING). MSDISPMODE_PERSAMPLE is required in order to select Perspective Sample or Non-perspective Sample barycentric coordinates.                      Restriction: When Centroid Barycentric mode is required, HW may produce incorrect interpolation results when a 2X2 pixels have unlit pixels.                 </td> </tr> </tbody> </table>	Format:	Enable[6]	Programming Notes	If contiguous dispatch modes are enabled, only bit 3 (non-perspective pixel location) can be set, all other bits in this field must be zero. Pixel Location below refers to either the upper left corner or pixel center depending on the <b>Pixel Location</b> state of 3DSTATE_MULTISAMPLING). MSDISPMODE_PERSAMPLE is required in order to select Perspective Sample or Non-perspective Sample barycentric coordinates. Restriction: When Centroid Barycentric mode is required, HW may produce incorrect interpolation results when a 2X2 pixels have unlit pixels.															
Format:	Enable[6]																			
Programming Notes																				
If contiguous dispatch modes are enabled, only bit 3 (non-perspective pixel location) can be set, all other bits in this field must be zero. Pixel Location below refers to either the upper left corner or pixel center depending on the <b>Pixel Location</b> state of 3DSTATE_MULTISAMPLING). MSDISPMODE_PERSAMPLE is required in order to select Perspective Sample or Non-perspective Sample barycentric coordinates. Restriction: When Centroid Barycentric mode is required, HW may produce incorrect interpolation results when a 2X2 pixels have unlit pixels.																				
10	<p><b>Pixel Shader Uses Input Coverage Mask</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This bit, if ENABLED, indicates that the PS kernel requires the input coverage mask to be passed in the payload.</p>	Format:	Enable																	
Format:	Enable																			

<b>3DSTATE_VS</b>																		
9:8	<p><b>Line End Cap Antialiasing Region Width</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U2</td> </tr> </table> <p>This field specifies the distances over which the coverage of anti-aliased line end caps are computed.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 25%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>0.5 pixels</td> </tr> <tr> <td>1h</td> <td></td> <td>1.0 pixels</td> </tr> <tr> <td>2h</td> <td></td> <td>2.0 pixels</td> </tr> <tr> <td>3h</td> <td></td> <td>4.0 pixels</td> </tr> </tbody> </table>	Format:	U2	Value	Name	Description	0h		0.5 pixels	1h		1.0 pixels	2h		2.0 pixels	3h		4.0 pixels
Format:	U2																	
Value	Name	Description																
0h		0.5 pixels																
1h		1.0 pixels																
2h		2.0 pixels																
3h		4.0 pixels																
7:6	<p><b>Line Antialiasing Region Width</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U2</td> </tr> </table> <p>This field specifies the distance over which the anti-aliased line coverage is computed.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 25%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>0.5 pixels</td> </tr> <tr> <td>1h</td> <td></td> <td>1.0 pixels</td> </tr> <tr> <td>2h</td> <td></td> <td>2.0 pixels</td> </tr> <tr> <td>3h</td> <td></td> <td>4.0 pixels</td> </tr> </tbody> </table>	Format:	U2	Value	Name	Description	0h		0.5 pixels	1h		1.0 pixels	2h		2.0 pixels	3h		4.0 pixels
Format:	U2																	
Value	Name	Description																
0h		0.5 pixels																
1h		1.0 pixels																
2h		2.0 pixels																
3h		4.0 pixels																
5	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ															
Format:	MBZ																	
4	<p><b>Polygon Stipple Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>Enables the Polygon Stipple function.</p>	Format:	Enable															
Format:	Enable																	
3	<p><b>Line Stipple Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>Enables the Line Stipple function.</p>	Format:	Enable															
Format:	Enable																	
2	<p><b>Point Rasterization Rule</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td style="width: 60%;">3D_RasterizationRule</td> </tr> </table> <p>This field specifies the rasterization rules to be applied whenever the edges of a point primitive fall exactly on a pixel sampling point.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 35%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>RASTRULE_UPPER_LEFT</td> <td>To match "normal" upper left rules for surface primitives</td> </tr> <tr> <td>1h</td> <td>RASTRULE_UPPER_RIGHT</td> <td>To match OpenGL point rasterization rules (round to + infinity, where this is the upper right direction wrt OpenGL screen origin of lower left).</td> </tr> </tbody> </table>	Format:	3D_RasterizationRule	Value	Name	Description	0h	RASTRULE_UPPER_LEFT	To match "normal" upper left rules for surface primitives	1h	RASTRULE_UPPER_RIGHT	To match OpenGL point rasterization rules (round to + infinity, where this is the upper right direction wrt OpenGL screen origin of lower left).						
Format:	3D_RasterizationRule																	
Value	Name	Description																
0h	RASTRULE_UPPER_LEFT	To match "normal" upper left rules for surface primitives																
1h	RASTRULE_UPPER_RIGHT	To match OpenGL point rasterization rules (round to + infinity, where this is the upper right direction wrt OpenGL screen origin of lower left).																
1:0	<p><b>Multisample Rasterization Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td style="width: 60%;">U2 enumerated type</td> </tr> </table> <p>This field determines whether multisample rasterization is turned on/off, and how the pixel sample point(s) are defined. Software sets this according to the API, the API's multisample enable</p>	Format:	U2 enumerated type															
Format:	U2 enumerated type																	

<b>3DSTATE_VS</b>												
	<p>state setting (if any), and whether 1X or 4X MSRTs are bound. This state is duplicated in 3DSTATE_SF and both must be set to the same value. Refer to the "Multisampling" section for details on the settings of this field.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>MSRASTMODE_OFF_PIXEL</td> </tr> <tr> <td>1h</td> <td>MSRASTMODE_OFF_PATTERN</td> </tr> <tr> <td>2h</td> <td>MSRASTMODE_ON_PIXEL</td> </tr> <tr> <td>3h</td> <td>MSRASTMODE_ON_PATTERN</td> </tr> </tbody> </table>	Value	Name	0h	MSRASTMODE_OFF_PIXEL	1h	MSRASTMODE_OFF_PATTERN	2h	MSRASTMODE_ON_PIXEL	3h	MSRASTMODE_ON_PATTERN	
Value	Name											
0h	MSRASTMODE_OFF_PIXEL											
1h	MSRASTMODE_OFF_PATTERN											
2h	MSRASTMODE_ON_PIXEL											
3h	MSRASTMODE_ON_PATTERN											
2	<p>31 <b>Multisample Dispatch Mode</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1 Enumerated Type</td> </tr> </table> <p>This bit, along with <b>Number of Multisamples</b>, determines how PS threads are dispatched. Software programs this bit depending on the per-pixel v.s per-sample PS execution requirement. When <b>RT Independent Rasterization Enable = 1, value of 0h for this field is not allowed.</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>MSDISPMODE_PERSAMPLE</td> <td>This is the high-quality DX10.1 multisample mode where (over and above PERPIXEL mode) the PS is run for each covered sample. This mode is also used for "normal" non-multisample rendering (aka 1X), given Number of Multisamples is programmed to NUMSAMPLES_1.</td> </tr> <tr> <td>1h</td> <td>MSDISPMODE_PERPIXEL</td> <td>This is the classic multisample mode of operation, typically used for both antialiasing and transparency. Setup and rasterization operate in full multisample mode, testing coverage and depth/stencil test at the sample level but only running the PS once per pixel.</td> </tr> </tbody> </table>	Format:	U1 Enumerated Type	Value	Name	Description	0h	MSDISPMODE_PERSAMPLE	This is the high-quality DX10.1 multisample mode where (over and above PERPIXEL mode) the PS is run for each covered sample. This mode is also used for "normal" non-multisample rendering (aka 1X), given Number of Multisamples is programmed to NUMSAMPLES_1.	1h	MSDISPMODE_PERPIXEL	This is the classic multisample mode of operation, typically used for both antialiasing and transparency. Setup and rasterization operate in full multisample mode, testing coverage and depth/stencil test at the sample level but only running the PS once per pixel.
Format:	U1 Enumerated Type											
Value	Name	Description										
0h	MSDISPMODE_PERSAMPLE	This is the high-quality DX10.1 multisample mode where (over and above PERPIXEL mode) the PS is run for each covered sample. This mode is also used for "normal" non-multisample rendering (aka 1X), given Number of Multisamples is programmed to NUMSAMPLES_1.										
1h	MSDISPMODE_PERPIXEL	This is the classic multisample mode of operation, typically used for both antialiasing and transparency. Setup and rasterization operate in full multisample mode, testing coverage and depth/stencil test at the sample level but only running the PS once per pixel.										
	<p>30:0 <b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ											



<h2>add - Addition</h2>			
Source:	EuIsa		
Length Bias:	4		
<p>The add instruction performs component-wise addition of src0 and src1 and stores the results in dst. Addition of two floating-point numbers follows rules in add (IEEE mode) or add (ALT mode).</p>			
<p>Format:            [(pred)] add[.cmod] (exec_size) dst src0 src1</p>			
Programming Notes			
<p>Use a source modifier with add to implement subtraction.</p>			
Syntax			
<p>[(pred)] add[.cmod] (exec_size) reg reg reg [(pred)] add[.cmod] (exec_size) reg reg imm32</p>			
Pseudocode			
<pre>Evaluate(WrEn); for ( n = 0; n &lt; exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = src0.chan[n] + src1.chan[n]; } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y
Src Types	Dst Types		
*B,*W,*D	*B,*W,*D		
*B,*W,*D	F		
F	F		
DF	DF		
DWord	Bit	Description	
0..3	127:64	<b>ImmSource</b>	
		Exists If:	((ImmSource)[Src1.RegFile]='IMM')
	Format:	EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>	
Exists If:		((RegSource)[Src1.RegFile]!='IMM')	
Format:	EU_INSTRUCTION_SOURCES_REG_REG		
63:32	<b>Operand Controls</b>		
	Format:	EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	<b>Header</b>		
	Format:	EU_INSTRUCTION_HEADER	

## addc - Addition with Carry

Source: EuIsa  
 Length Bias: 4

The addc instruction performs component-wise addition of src0 and src1 and stores the results in dst; it also stores the carry into acc.  
 If the operation produces a carry out, 0x00000001 is stored in acc, else 0x00000000 is stored in acc.

Format:  
 [(pred)] addc[.cmod] (exec\_size) dst src0 src1

### Restriction

Restriction: AccWrEn is required. The accumulator is an implicit destination and thus cannot be an explicit destination operand.

### Syntax

[(pred)] addc[.cmod] (exec\_size) reg reg reg [(pred)] addc[.cmod] (exec\_size) reg reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = src0.chan[n] + src1.chan[n]; acc.chan[n] = carry(src0.chan[n] + src1.chan[n]); } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	N	N

Src Types	Dst Types
UD	UD

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>
Exists If: ([RegSource][Src1.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG_REG		
63:32	<b>Operand Controls</b>	
	Format: EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	<b>Header</b>	
	Format: EU_INSTRUCTION_HEADER	

## asr - Arithmetic Shift Right

Source: EuI5a  
 Length Bias: 4

### Description

Perform component-wise arithmetic right shift of the bits in src0 by the shift count indicated in src1, storing the results in dst. If src0 has a signed type, insert copies of src0's sign bit in the number of MSBs indicated by the shift count. Otherwise insert 0 bits.

The shift count is taken from the low five bits of src1, regardless of the src1 type and treated as an unsigned integer in the range 0 to 31.

Format:

[(pred)] asr[.cmod] (exec\_size) dst src0 src1

### Programming Notes

If src0 is -1, the result is -1 regardless of the shift count.

For unsigned src0 types, asr and shr produce the same result.

### Syntax

[(pred)] asr[.cmod] (exec\_size) reg reg reg [(pred)] asr[.cmod] (exec\_size) reg reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.channel[n] ) { shiftCnt =
src1.chan[n] & 0x1F; // Always use low 5 bits for shift count. if (src0.chan[n] >= 0) {
dst.chan[n] = src0.chan[n] >> shiftCnt; } else { int maskLSB = pow(2, shiftCnt) - 1; if (
maskLSB & src0.chan[n] == 0 ) { dst.chan[n] = sign(src0.chan[n]) * ((abs)src0.chan[n] >>
shiftCnt); } else { dst.chan[n] = sign(src0.chan[n]) * ((abs)src0.chan[n] >> shiftCnt) -
1; } } } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
*B,*W,*D	*B,*W,*D

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>
Exists If: ([RegSource][Src1.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG_REG		
63:32	31:0	<b>Operand Controls</b>
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
31:0	31:0	<b>Header</b>
		Format: EU_INSTRUCTION_HEADER

avg - Average			
Source:	EuIsa		
Length Bias:	4		
<p>The avg instruction performs component-wise integer average of src0 and src1 and stores the results in dst. An integer average uses integer upward rounding. It is equivalent to increment one to the addition of src0 and src1 and then apply an arithmetic right shift to this intermediate value.</p>			
<p>Format: The avg instruction performs component-wise integer average of src0 and src1 and stores the results in dst. An integer average uses integer upward rounding. It is equivalent to increment one to the addition of src0 and src1 and then apply an arithmetic right shift to this intermediate value.</p>			
Syntax			
<code>[(pred)] avg[.cmod] (exec_size) reg reg reg [(pred)] avg[.cmod] (exec_size) reg reg imm32</code>			
Pseudocode			
<pre>Evaluate(WrEn); for ( n = 0; n &lt; exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = (src0.chan[n] + src1.chan[n] + 1) &gt;&gt; 1; // Use arithmetic shift right. } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y
Src Types	Dst Types		
*B,*W,*D	*B,*W,*D		
DWord	Bit	Description	
0.3	127:64	ImmSource	
		Exists If:	([ImmSource][Src1.RegFile]='IMM')
	Format:		EU_INSTRUCTION_SOURCES_REG_IMM
	127:64	RegSource	
Exists If:		([RegSource][Src1.RegFile]!='IMM')	
Format:		EU_INSTRUCTION_SOURCES_REG_REG	
63:32	Operand Controls		
Format:		EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	Header		
Format:		EU_INSTRUCTION_HEADER	

bfe - Bit Field Extract			
Source:	EuIsa		
Length Bias:	4		
<p>Component-wise extract a bit field from src2 using the bit field width from src0 and the bit field offset from src1. Store the extracted bit field value in the low bits of dst and sign extend (if D type) or zero extend (if UD type).</p> <p>The width and offset values are from the low five bits of src0 and src1 respectively, or src0 &amp; 0x1f and src1 &amp; 0x1f.</p> <p>If width is zero, the result is zero.</p> <p>If offset + width &gt; 32 then the extracted bit field is bits offset to 31 of src2, extracting only 32 - offset bits, less than width as the bit field cannot extend past the MSB of the source value. Otherwise extract width bits extending from bit positions offset to offset + width - 1.</p>			
Format:	[(pred)] bfe (exec_size) dst src0 src1 src2		
Restriction			
Restriction: No accumulator access, implicit or explicit.			
Restriction: All three-source instructions have certain restrictions, described in Instruction Machine Formats.			
Syntax			
[(pred)] bfe (exec_size) reg reg reg reg			
Pseudocode			
<pre>Evaluate(WrEn); for ( n = 0; n &lt; exec_size; n++ ) { if ( WrEn.chan[n] ) { UD width = src0.chan[n][4:0]; UD offset = src1.chan[n][4:0]; if ( width == 0 ) { dst.chan[n] = 0x00000000; } else if ( (width + offset) &lt; 32 ) { dst.chan[n] = src2.chan[n] &lt;&lt; (32 - width - offset); if (src2 is signed) { dst.chan[n] = dst.chan[n] &gt;&gt; (32 - width); // pad sign bit of dst.chan } else { dst.chan[n] = dst.chan[n] &gt;&gt; (32 - width); // pad 0 } } else { if ( src2 is signed ) { dst.chan[n] = src2.chan[n] &gt;&gt; offset; // pad sign bit } else { dst.chan[n] = src2.chan[n] &gt;&gt; offset; // pad 0 } } } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N
Src Types	Dst Types		
UD	UD		
D	D		
DWord	Bit	Description	
0..3	127:126	<b>Reserved</b>	
		Format:	MBZ
	125:106	<b>Source 2</b>	
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
	105	<b>Reserved</b>	
		Format:	MBZ

<b>bfe - Bit Field Extract</b>											
104:85	<b>Source 1</b> Format: EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC										
84	<b>Reserved</b> Format: MBZ										
83:64	<b>Source 0</b> Format: EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC										
63:56	<b>Destination Register Number</b> Format: DstRegNum										
55:53	<b>Destination Subregister Number</b> Format: DstSubRegNum[2:0]										
52:49	<b>Destination Channel Enable</b> Format: ChanEn[4] Four channel enables are defined for controlling which channels are written into the destination region. These channel mask bits are applied in a modulo-four manner to all ExecSize channels. There is 1-bit Channel Enable for each channel within the group of 4. If the bit is cleared, the write for the corresponding channel is disabled. If the bit is set, the write is enabled. Mnemonics for the bit being set for the group of 4 are x, y, z, and w, respectively, where x corresponds to Channel 0 in the group and w corresponds to channel 3 in the group										
48	<b>Reserved</b> Format: MBZ										
47	<b>NibCtrl</b> Format: NibCtrl										
46	<b>Reserved</b> Format: MBZ										
45:44	<b>Destination Data Type</b> This field contains the data type for the destination <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Single Precision Float</td> </tr> <tr> <td>01b</td> <td>DWord</td> </tr> <tr> <td>10b</td> <td>Unsigned DWord</td> </tr> <tr> <td>11b</td> <td>Double Precision Float</td> </tr> </tbody> </table>	Value	Name	00b	Single Precision Float	01b	DWord	10b	Unsigned DWord	11b	Double Precision Float
Value	Name										
00b	Single Precision Float										
01b	DWord										
10b	Unsigned DWord										
11b	Double Precision Float										
43:42	<b>Source Data Type</b> This field contains the data type for all three sources <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Single Precision Float</td> </tr> <tr> <td>01b</td> <td>DWord</td> </tr> <tr> <td>10b</td> <td>Unsigned DWord</td> </tr> <tr> <td>11b</td> <td>Double Precision Float</td> </tr> </tbody> </table>	Value	Name	00b	Single Precision Float	01b	DWord	10b	Unsigned DWord	11b	Double Precision Float
Value	Name										
00b	Single Precision Float										
01b	DWord										
10b	Unsigned DWord										
11b	Double Precision Float										
41:40	<b>Source 2 Modifier</b>										

<b>bfe - Bit Field Extract</b>		
	Exists If:	((Property[Source Modification])=='true')
	Format:	SrcMod
39:38	<b>Source 1 Modifier</b>	
	Exists If:	((Property[Source Modification])=='true')
	Format:	SrcMod
41:36	<b>Reserved</b>	
	Exists If:	((Property[Source Modification])=='false')
	Format:	MBZ
37:36	<b>Source 0 Modifier</b>	
	Exists If:	((Property[Source Modification])=='true')
	Format:	SrcMod
35	<b>Reserved</b>	
	Format:	MBZ
34	<b>Flag Register Number</b> This field contains the flag register number for instructions with a non-zero Conditional Modifier.	
33	<b>Flag Subregister Number</b> This field contains the flag subregister number for instructions with a non-zero Conditional Modifier.	
32	<b>Reserved</b>	
	Format:	MBZ
31:0	<b>Header</b>	
	Format:	EU_INSTRUCTION_HEADER

## bfi1 - Bit Field Insert 1

Source: EuIsa  
 Length Bias: 4

The bfi1 instruction is the first instruction in a two-instruction macro for bfi (Bit Field Insert).

The bfi1 instruction component-wise generates mask with control from src0 and src1 and stores the results in dst. The mask is used in the bfi2 instruction to generate the final result of bfi.

Create a bit mask corresponding to the bit field width and offset in src0 and src1. Store the bit mask in dst. The mask has all bits in the bit field set to 1 and all other bits as 0.

The width and offset values are from the low five bits of src0 and src1 respectively, or src0 & 0x1f and src1 & 0x1f.

If width is zero, the result is zero.

The bfi macro has four source operands: src0 - bit field width in low five bits, src1 - bit field offset/starting bit position in low five bits, src2 - bit field value to insert, using only the number of least significant bits given by width in src0, and src3 - overall value into which the bit field is inserted, providing all bits other than the inserted bits for the result value.

```
bfi dst src0 src1 src2 src3
```

// Translates to these two instructions:  
 bfi1 dst src0 src1  
 bfi2 dst dst src2 src3

Format:  
 [(pred)] bfi1 (exec\_size) dst src0 src1

### Programming Notes

No accumulator access, implicit or explicit.

### Syntax

[(pred)] bfi1 (exec\_size) reg reg reg [(pred)] bfi1 (exec\_size) reg reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { UD width = src0.chan[n][4:0]; UD offset = src1.chan[n][4:0]; dst = ((1 << width) - 1) << offset; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

Src Types	Dst Types
UD	UD
D	D

DWord	Bit	Description
-------	-----	-------------



<b>bfi1 - Bit Field Insert 1</b>		
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>
		Exists If: ([RegSource][Src1.RegFile]!='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_REG	
	63:32	<b>Operand Controls</b>
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
31:0	<b>Header</b>	
	Format: EU_INSTRUCTION_HEADER	

## bfi2 - Bit Field Insert 2

Source: EuIsa  
 Length Bias: 4

The bfi2 instruction is the second instruction in a two-instruction macro for bfi (Bit Field Insert).

The bfi2 instruction component-wise performs the bitfield insert operation on src1 and src2 based on the mask in src0.

Use the mask in src0 to take a bit field value from the low bits of src1 and combine it with the value from src2 (so src2 provides all bits other than those masked out and replaced by the bit field value). Store the result in dst.

The bfi macro has four source operands: src0 - bit field width in low five bits, src1 - bit field offset/starting bit position in low five bits, src2 - bit field value to insert, using only the number of least significant bits given by width in src0, and src3 - overall value into which the bit field is inserted, providing all bits other than the inserted bits for the result value.

```
bfi dst src0 src1 src2 src3

// Translates to these two instructions:
bfi1 dst src0 src1
bfi2 dst dst src2 src3
```

Format:  
 [(pred)] bfi2 (exec\_size) dst src0 src1 src2

### Restriction

Restriction: No accumulator access, implicit or explicit.

Restriction: All three-source instructions have certain restrictions, described in Instruction Machine Formats.

### Syntax

```
[(pred)] bfi2 (exec_size) reg reg reg reg
```

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { UD offset = LZD(reverse(src0.chan[n]))-1; // offset is the number of LSB zero bits below the bit mask which has all 1s. // width (implied by the logic) is the number of 1 bits in the mask value, which should be all 1s. dst.chan[n] = ((src1.chan[n] << offset) & src0.chan[n]) | (src2.chan[n] & ! src0.chan[n]); }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

Src Types	Dst Types
UD	UD
D	D

DWord	Bit	Description
-------	-----	-------------

<b>bfi2 - Bit Field Insert 2</b>												
0..3	127:126	<b>Reserved</b> Format: _____ MBZ										
	125:106	<b>Source 2</b> Format: _____ EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC										
	105	<b>Reserved</b> Format: _____ MBZ										
	104:85	<b>Source 1</b> Format: _____ EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC										
	84	<b>Reserved</b> Format: _____ MBZ										
	83:64	<b>Source 0</b> Format: _____ EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC										
	63:56	<b>Destination Register Number</b> Format: _____ DstRegNum										
	55:53	<b>Destination Subregister Number</b> Format: _____ DstSubRegNum[2:0]										
	52:49	<b>Destination Channel Enable</b> Format: _____ ChanEn[4] Four channel enables are defined for controlling which channels are written into the destination region. These channel mask bits are applied in a modulo-four manner to all ExecSize channels. There is 1-bit Channel Enable for each channel within the group of 4. If the bit is cleared, the write for the corresponding channel is disabled. If the bit is set, the write is enabled. Mnemonics for the bit being set for the group of 4 are <i>x</i> , <i>y</i> , <i>z</i> , and <i>w</i> , respectively, where <i>x</i> corresponds to Channel 0 in the group and <i>w</i> corresponds to channel 3 in the group										
	48	<b>Reserved</b> Format: _____ MBZ										
	47	<b>NibCtrl</b> Format: _____ NibCtrl										
	46	<b>Reserved</b> Format: _____ MBZ										
	45:44	<b>Destination Data Type</b> This field contains the data type for the destination <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Single Precision Float</td> </tr> <tr> <td>01b</td> <td>DWord</td> </tr> <tr> <td>10b</td> <td>Unsigned DWord</td> </tr> <tr> <td>11b</td> <td>Double Precision Float</td> </tr> </tbody> </table>	Value	Name	00b	Single Precision Float	01b	DWord	10b	Unsigned DWord	11b	Double Precision Float
	Value	Name										
	00b	Single Precision Float										
01b	DWord											
10b	Unsigned DWord											
11b	Double Precision Float											
43:42	<b>Source Data Type</b>											

<b>bfi2 - Bit Field Insert 2</b>												
		<p>This field contains the data type for all three sources</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Single Precision Float</td> </tr> <tr> <td>01b</td> <td>DWord</td> </tr> <tr> <td>10b</td> <td>Unsigned DWord</td> </tr> <tr> <td>11b</td> <td>Double Precision Float</td> </tr> </tbody> </table>	Value	Name	00b	Single Precision Float	01b	DWord	10b	Unsigned DWord	11b	Double Precision Float
Value	Name											
00b	Single Precision Float											
01b	DWord											
10b	Unsigned DWord											
11b	Double Precision Float											
41:40	<b>Source 2 Modifier</b>	<table border="1"> <tr> <td>Exists If:</td> <td>((Property[Source Modification])=='true')</td> </tr> <tr> <td>Format:</td> <td>SrcMod</td> </tr> </table>	Exists If:	((Property[Source Modification])=='true')	Format:	SrcMod						
Exists If:	((Property[Source Modification])=='true')											
Format:	SrcMod											
39:38	<b>Source 1 Modifier</b>	<table border="1"> <tr> <td>Exists If:</td> <td>((Property[Source Modification])=='true')</td> </tr> <tr> <td>Format:</td> <td>SrcMod</td> </tr> </table>	Exists If:	((Property[Source Modification])=='true')	Format:	SrcMod						
Exists If:	((Property[Source Modification])=='true')											
Format:	SrcMod											
41:36	<b>Reserved</b>	<table border="1"> <tr> <td>Exists If:</td> <td>((Property[Source Modification])=='false')</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Exists If:	((Property[Source Modification])=='false')	Format:	MBZ						
Exists If:	((Property[Source Modification])=='false')											
Format:	MBZ											
37:36	<b>Source 0 Modifier</b>	<table border="1"> <tr> <td>Exists If:</td> <td>((Property[Source Modification])=='true')</td> </tr> <tr> <td>Format:</td> <td>SrcMod</td> </tr> </table>	Exists If:	((Property[Source Modification])=='true')	Format:	SrcMod						
Exists If:	((Property[Source Modification])=='true')											
Format:	SrcMod											
35	<b>Reserved</b>	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											
34	<b>Flag Register Number</b>	This field contains the flag register number for instructions with a non-zero Conditional Modifier.										
33	<b>Flag Subregister Number</b>	This field contains the flag subregister number for instructions with a non-zero Conditional Modifier.										
32	<b>Reserved</b>	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											
31:0	<b>Header</b>	<table border="1"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_HEADER</td> </tr> </table>	Format:	EU_INSTRUCTION_HEADER								
Format:	EU_INSTRUCTION_HEADER											

<b>bfrev - Bit Field Reverse</b>			
Source:	EuIsa		
Length Bias:	4		
The bfrev instruction component-wise reverses all the bits in src0 and stores the results in dst.			
Format: [(pred)] bfrev (exec_size) dst src0			
Restriction			
Restriction: No accumulator access, implicit or explicit.			
Syntax			
[(pred)] bfrev (exec_size) reg reg [(pred)] bfrev (exec_size) reg imm32			
Pseudocode			
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { for ( idx = 0; idx < 32; idx++ ) { dst.chan[n][idx] = src0.chan[n][31-idx]; } } }			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N
Src Types	Dst Types		
UD	UD		
DWord	Bit	Description	
0..3	127:64	<b>ImmSource</b>	
		Exists If:	([Operand Controls][Src0.RegFile]='IMM')
	Format:	EU_INSTRUCTION_SOURCES_IMM32	
	127:64	<b>RegSource</b>	
Exists If:		([Operand Controls][Src0.RegFile]!='IMM')	
Format:	EU_INSTRUCTION_SOURCES_REG		
63:32	<b>Operand Controls</b>		
Format:	EU_INSTRUCTION_OPERAND_CONTROLS		
31:0	<b>Header</b>		
	Format:	EU_INSTRUCTION_HEADER	

## brc - Branch Converging

Source: EuIsa  
 Length Bias: 4

### Description

The brc instruction redirects the execution forward or backward to the instruction pointed by (current IP + offset). The jump will occur if all channels are branched away. UIP should reference the instruction where all channels are expected to come together. JIP should reference the end of the innermost conditional block.

In GEN binary, JIP and UIP are at location src1 when immediates and at location src0 when reg32, where reg32 is accessed as a scalar DWord containing both JIP and UIP. The null register must be used (for example, by the assembler) as dst. When offsets are immediate, src0 must be null.

Format:  
 [(pred)] brc (exec\_size) JIP UIP

### Restriction

Restriction: A brc instruction must use the Switch instruction option.

### Syntax

[(pred)] brc (exec\_size) imm16 imm16 [(pred)] brc (exec\_size) reg32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < 32; n++ ) { if ( WrEn[n] ) { PcIP[n] = IP + UIP; } else { PcIP[n] = IP + 1; } } if ( all PcIP != IP + 1 ) { // for all channels Jump(IP + JIP); }
```

Predication	Conditional Modifier	Saturation	Source Modifier	Source Types
Y	N	N	N	D

DWord	Bit	Description		
0..3	127:112	<b>UIP</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S15</td> </tr> </table> The jump distance in number of eight-byte units if a jump is taken for the channel.	Format:	S15
	Format:	S15		
	111:96	<b>JIP</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S15</td> </tr> </table> The jump distance in number of eight-byte units if a jump is taken for the instruction.	Format:	S15
	Format:	S15		
	95:64	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
63:32	<b>Operand Control</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Format:</td> <td style="width: 80%;">EU_INSTRUCTION_OPERAND_CONTROLS</td> </tr> </table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS	
Format:	EU_INSTRUCTION_OPERAND_CONTROLS			
31:0	<b>Header</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Format:</td> <td style="width: 80%;">EU_INSTRUCTION_HEADER</td> </tr> </table>	Format:	EU_INSTRUCTION_HEADER	
Format:	EU_INSTRUCTION_HEADER			

<b>brd - Branch Diverging</b>			
Source:	EuIsa		
Length Bias:	4		
Description			
The brd instruction redirects the execution forward or backward to the instruction pointed by (current IP + offset). The jump will occur if any channels are branched away.			
In GEN binary, JIP is at location src1 when immediate and at location src0 when reg32, where reg32 is accessed as a scalar DWord. The null register must be used at dst locations.			
Format: [(pred)] brd (exec_size) JIP			
Restriction			
Restriction: A brd instruction must use the Switch instruction option.			
Syntax			
[(pred)] brd (exec_size) imm16 [(pred)] brd (exec_size) reg32			
Pseudocode			
Evaluate(WrEn); for ( n = 0; n < 32; n++ ) { if ( WrEn[n] ) { PcIP[n] = IP + JIP; } else { PcIP[n] = IP + 1; } } if ( any PcIP == ExIP + JIP ) { // any channel Jump(ExIP + JIP); }			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N
Src Types			
D			
DWord	Bit	Description	
0..3	127:112	<b>Reserved</b>	
		Format:	MBZ
	111:96	<b>JIP</b>	
Format:		S15	
		Jump Target Offset. The relative offset in 64-bit units if a jump is taken for the instruction.	
95:91	<b>Reserved</b>		
	Format:	MBZ	
90	<b>Flag Register Number</b> Added a second flag register		
89	<b>Flag Subregister Number</b> This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and		

<b>brd - Branch Diverging</b>				
	conditional destination, if both predication and conditional modifier are enabled.			
88:64	<b>Source 0</b>			
	<table border="1"> <tr> <td>Exists If:</td> <td>(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align1')</td> </tr> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1</td> </tr> </table>	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align1')	Format:
Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align1')			
Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1			
88:64	<b>Source 0</b>			
	<table border="1"> <tr> <td>Exists If:</td> <td>(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align16')</td> </tr> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16</td> </tr> </table>	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align16')	Format:
Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align16')			
Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16			
63:32	<b>Operand Control</b>			
	<table border="1"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_CONTROLS</td> </tr> </table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS	
Format:	EU_INSTRUCTION_OPERAND_CONTROLS			
31:0	<b>Header</b>			
	<table border="1"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_HEADER</td> </tr> </table>	Format:	EU_INSTRUCTION_HEADER	
Format:	EU_INSTRUCTION_HEADER			



## break - Break

Source: EuI<sub>sa</sub>

Length Bias: 4

### Description

The break instruction is used to early-out from the inner most loop, or early out from the inner most switch block.

When used in a loop, upon execution, the break instruction terminates the loop for all execution channels enabled. If all the enabled channels hit the break instruction, jump to the instruction referenced by JIP. JIP should be the offset to the end of the inner most conditional or loop block, UIP should be the offset to the while instruction of the loop block.

If SPF is ON, the UIP must be used to update IP; JIP is not used in this case

The following table describes the two 16-bit instruction pointer offsets. Both the JIP and UIP are signed 16-bit numbers, added to IP pre-increment. In GEN binary, JIP and UIP are at location src1 and must be of type W (signed word integer).

Format:

[(pred)] break (exec\_size) JIP UIP

### Syntax

[(pred)] break (exec\_size) imm16 imm16

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.channel[n] ) { PcIP[n] = IP + UIP; else { PcIP[n] = IP + 1; } } if ( PcIP != (IP + 1) ) { // all channels Jump(IP + JIP); }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

DWord	Bit	Description		
0..3	127:112	<b>UIP</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="text-align: center;">S15</td> </tr> </table> The jump distance in number of eight-byte units if a jump is taken for the channel.	Format:	S15
	Format:	S15		
	111:96	<b>JIP</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="text-align: center;">S15</td> </tr> </table> The jump distance in number of eight-byte units if a jump is taken for the instruction.	Format:	S15
	Format:	S15		
95:64	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
63:32	<b>Operand Control</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="text-align: center;">EU_INSTRUCTION_OPERAND_CONTROLS</td> </tr> </table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS	
Format:	EU_INSTRUCTION_OPERAND_CONTROLS			

<b>break - Break</b>	
31:0	<b>Header</b>
	Format: EU_INSTRUCTION_HEADER

<b>call - Call</b>	
Source:	EuI5a
Length Bias:	4
Description	
<p>The call instruction jumps to a subroutine. It can be predicated or non-predicated. If non-predicated, all enabled channels jump to the subroutine. If predicated, only the channels enabled by PMask jump to the subroutine; the rest of the channels move to the next instruction after the call instruction. If none of the channels jump into the subroutine, the call instruction is treated as a nop.</p> <p>In case of a jump, the call instruction stores the return IP onto the first DWord of the destination register and stores the CallMask in the second DWord of the destination register.</p> <p>When SPF is on, the predication control must be scalar.</p> <p>The following table describes JIP, the jump offset. JIP must be a signed immediate operand. When a jump occurs, this value is added to IP pre-increment.</p>	
<p>Format:            [(pred)] call (exec_size) dst JIP</p>	

Restriction
Restriction: The call instruction must have DWord source and destination type, and the destination must be QWord aligned.
Restriction: The source0 regioning control must be < 2;2,1 > .
Restriction: The execution size must be 2.

Syntax
[(pred)] call (exec_size) reg imm16

Pseudocode
<pre>Evaluate(WrEn); for ( n = 0; n &lt; exec_size; n++ ) { if (WrEn.chan[n] ) { PcIP[n] = IP + JIP; CallMask[n] = 1; } else { PcIP[n] = IP + 1; CallMask[n] = 0; } } if ( PcIP[n] != (IP + 1) ) { // any channel jumped dst.chan[0] = IP + 1; dst.chan[1] = CallMask; Jump(IP + JIP); }</pre>

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

Dst Types
D,UD

DWord	Bit	Description
0..3	127:112	<b>Reserved</b>

DWord	Bit	Description
		Format: MBZ
111:96	<b>JIP</b>	<p>Format: S15</p> <p>Jump Target Offset. The relative offset in 64-bit units if a jump is taken for the instruction.</p>
95:91	<b>Reserved</b>	Format: MBZ
90	<b>Flag Register Number</b>	Added a second flag register
89	<b>Flag Subregister Number</b>	<p>This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits.</p> <p>The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.</p>
88:64	<b>Source 0</b>	<p>Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align1')</p> <p>Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1</p>
88:64	<b>Source 0</b>	<p>Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align16')</p> <p>Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16</p>
63:32	<b>Operand Control</b>	Format: EU_INSTRUCTION_OPERAND_CONTROLS
31:0	<b>Header</b>	Format: EU_INSTRUCTION_HEADER

<b>COLOR_BLT</b>												
Source:	BlitterCS											
Length Bias:	2											
<p>COLOR_BLT is the simplest BLT operation. It performs a color fill to the destination (with a possible ROP). The only operand is the destination operand which is written dependent on the raster operation. The solid pattern color is stored in the pattern background register.</p> <p>This instruction is optimized to run at the maximum memory write bandwidth.</p> <p>The typical Raster operation code = F0 which performs a copy of the pattern background register to the destination.</p>												
DWord	Bit	Description										
0  BR00	31:29	<b>Client</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>02h 2D Processor</td> </tr> <tr> <td>Format:</td> <td>Opcode</td> </tr> </table>	Default Value:	02h 2D Processor	Format:	Opcode						
	Default Value:	02h 2D Processor										
	Format:	Opcode										
	28:22	<b>Instruction Target(Opcode)</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>40h</td> </tr> <tr> <td>Format:</td> <td>Opcode</td> </tr> </table>	Default Value:	40h	Format:	Opcode						
	Default Value:	40h										
	Format:	Opcode										
21:20	<b>32bpp Byte Mask</b> This field is only used for 32bpp. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>1xb</td> <td>Write Alpha Channel</td> </tr> <tr> <td>x1b</td> <td>Write RGB Channel</td> </tr> </tbody> </table>	Value	Name	1xb	Write Alpha Channel	x1b	Write RGB Channel					
Value	Name											
1xb	Write Alpha Channel											
x1b	Write RGB Channel											
19:6	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ											
5:0	<b>DWord Length</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>03h</td> </tr> </table>	Default Value:	03h									
Default Value:	03h											
1  BR13	31:26	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
	Format:	MBZ										
	25:24	<b>Color Depth</b> <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
	Value	Name										
	00b	8 Bit Color										
01b	16 Bit Color(565)											
10b	16 Bit Color(1555)											
11b	32 Bit Color											
23:16	<b>Raster Operation</b>											
15:0	<b>Destination Pitch (Signed)</b> Destination pitch in bytes (Same as before).											

<b>COLOR_BLT</b>		
2  BR14	31:16	<b>Destination Height (in scan lines)</b>
	15:0	<b>Destination Byte Width (in bytes)</b>
3  BR09	31:0	<b>Destination Address</b>
		<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <p>Address of the first byte to be written.</p>
Format:	GraphicsAddress[31:0]	
4  BR16	31:0	<b>Solid Pattern Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]

## cmp - Compare

Source: EuI<sub>sa</sub>

Length Bias: 4

The `cmp` instruction performs component-wise comparison of `src0` and `src1` and stores the results in the selected flag register and in `dst`. It takes component-wise subtraction of `src0` and `src1`, evaluating the conditional code (excluding NS signal) based on the conditional modifier, and storing the conditional bits in bit-packed form in the destination flag register and all bits of `dst` channels. If the `dst` is not null, for the enabled channels, then all bits of the destination channel will contain the flag value for the channel. When the instruction operates on packed word format, one general register may store up to 16 such comparison results. In DWord format, one general register may store up to 8 results.

A conditional modifier must be specified; the conditional modifier field cannot be 0000b. The comparison does not use the NS (NaN source) signals, as described in the Creating Conditional Flags section. Accordingly the conditional modifier should not be `.u` (unordered).

For each enabled channel 0b or 1b is assigned to the appropriate flag bit and 0/all zeros or all ones (e.g, byte 0xFF, word 0xFFFF, DWord 0xFFFFFFFF) is assigned to `dst`.

When any source type is floating-point, the `cmp` instruction obeys the rules described in the tables in the Floating Point Modes section of the Data Types chapter.

Format:

```
[(pred)] cmp[.cmod] (exec_size) dst src0 src1
```

### Restriction

Restriction: Accumulator cannot be destination, implicit or explicit. The destination must be a general register or the null register.

Restriction: A SIMD16 instruction is not allowed for DWord data types. Use two SIMD8 instructions.

Restriction: If the destination is the null register, the {Switch} instruction option must be used.

### Syntax

```
[(pred)] cmp[.cmod] (exec_size) reg reg reg [(pred)] cmp[.cmod] (exec_size) reg reg imm32
```

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { bitMask[n] = 0; if ( WrEn.chan[n] ) {
results[n] = src0.chan[n] - src1.chan[n]; bitMask[n] = Condition(results[n]); dst.chan[n]
= bitMask[n]; // All bits for dst channel } } flag# = bitMask;
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	N	Y

Src Types	Dst Types
*B,*W,*D	*B,*W,*D
*B,*W,*D	F
F	F
DF	DF

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>
		Exists If: ([RegSource][Src1.RegFile]!='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_REG	
	63:32	<b>Operand Controls</b>
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
31:0	<b>Header</b>	
	Format: EU_INSTRUCTION_HEADER	



## cmpn - Compare NaN

Source: EuI<sub>sa</sub>  
 Length Bias: 4

The `cmpn` instruction performs component-wise special-NaN comparison of `src0` and `src1` and stores the results in the selected flag register and in `dst`. It takes component-wise subtraction of `src0` and `src1`, evaluating the conditional signals including NS based on the conditional modifier, and storing the conditional flag bits in bit-packed form in the destination flag register and all bits of `dst` channels. If the `dst` is not null, for the enabled channels, then all bits of the destination channel will contain the flag value for the channel. When the instruction operates on packed word format, one general register may store up to 16 such comparison results. In DWord format, one general register may store up to 8 results.

A conditional modifier must be specified; the conditional modifier field cannot be 0000b. More information about the conditional signals used is in the Creating Conditional Flags section.

For each enabled channel 0b or 1b is assigned to the appropriate flag bit and 0/all zeros or all ones (e.g, byte 0xFF, word 0xFFFF, DWord 0xFFFFFFFF) is assigned to `dst`.

Min/Max instructions use `cmpn` to select the destination from the input sources (see the Min Max of Floating Point Numbers section for details).

Format:  
`[(pred)] cmpn[.cmod] (exec_size) dst src0 src1`

### Restriction

- Restriction: Accumulator cannot be destination, implicit or explicit. The destination must be a general register or the null register.
- Restriction: A SIMD16 instruction is not allowed for DWord data types. Use two SIMD8 instructions.
- Restriction: If the destination is the null register, the {Switch} instruction option must be used.

### Syntax

```
[(pred)] cmpn[.cmod] (exec_size) reg reg reg [(pred)] cmpn[.cmod] (exec_size) reg reg imm32
```

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { bitMask[n] = 0; if ( WrEn.chan[n] ) { results[n] = src0.chan[n] - src1.chan[n]; bitMask[n] = ConditionNaN(results[n]); dst.chan[n][0] = bitMask[n]; // All bits for dst channel } } flag# = bitMask;
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	N	Y

Src Types	Dst Types
*B,*W,*D	*B,*W,*D
*B,*W,*D	F
F	F
DF	DF

DWord	Bit	Description
-------	-----	-------------

<b>cmpn - Compare NaN</b>		
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
		Format: EU_INSTRUCTION_SOURCES_REG_IMM
	127:64	<b>RegSource</b>
		Exists If: ([RegSource][Src1.RegFile]!='IMM')
		Format: EU_INSTRUCTION_SOURCES_REG_REG
	63:32	<b>Operand Controls</b>
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	<b>Header</b>
		Format: EU_INSTRUCTION_HEADER

## sendc - Conditional Send Message

Source: EuIsa  
 Length Bias: 4

The sendc instruction has the same behavior as the send instruction except the following. sendc first checks the dependent threads inside the Thread Dependency Register. There are up to 8 dependent threads in the TDR register. The sendc instruction executes only when all the dependent threads in the TDR register are retired.

Wait for dependencies in the TDR Register to clear, then send a message stored in registers starting at src to a shared function identified by exdesc along with control from desc with a general register writeback location at dst.

Format:  
 [(pred)] sendc (exec\_size) dst src0 exdesc desc

### Restriction

Restriction: The sendc instruction has the same restrictions as the send instruction.

### Pseudocode

```
if ( TDR[7] ... || TDR[2] || TDR[1] || TDR[0] ) { wait; } Evaluate(WrEn); MsgChEnable = WrEn; SourceReg = src0.RegNum; MessageEnqueue(MsgChEnable, ResponseReg, SourceReg, desc, exdesc);
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

DWord	Bit	Description
0..3	127:96	<b>Message</b> Format: EU_INSTRUCTION_OPERAND_SEND_MSG
	95:89	<b>Flags</b> Format: EU_INSTRUCTION_FLAGS
	88:64	<b>Source 0</b> Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1
	88:64	<b>Source 0</b> Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align16') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
	63:32	<b>Operand Control</b> Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:28	<b>Controls B</b> Format: EU_INSTRUCTION_CONTROLS_B
	27:24	<b>Shared Function ID (SFID)</b> Format: SFID
	23:8	<b>Controls A</b> Format: EU_INSTRUCTION_CONTROLS_A

<b>sendc - Conditional Send Message</b>		
	7	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	6:0	<b>Opcode</b> Format: <span style="float: right;">EU_OPCODE</span>

<b>cont - Continue</b>					
Source:	EuIsa				
Length Bias:	4				
Description					
<p>The cont instruction disables execution for the subset of channels for the remainder of the current loop iteration. Channels remain disabled until right before the while instruction or right before the condition check code block for the while instruction. If all enabled channels hit this instruction, jump to the instruction referenced by JIP where execution continues.</p> <p>UIP should always reference the loop's associated while instruction. JIP should point to the last instruction of the inner most conditional block if the cont instruction is inside a conditional block. In case of the break instruction directly under the loop, the JIP and the UIP are the same.</p> <p>If SPF is ON, the UIP must be used to update IP; JIP is not used in this case.</p> <p>The following table describes the two 16-bit instruction pointer offsets. Both the JIP and UIP are signed 16-bit numbers, added to IP pre-increment. In GEN binary, JIP and UIP are at location src1 and must be of type W (signed word integer).</p>					
<p>Format:</p> <pre>[(pred)] cont (exec_size) JIP UIP</pre>					
Restriction					
<p>Restriction: The execution size must be the same for the while, break, and cont instructions of the same code block.</p>					
Syntax					
<pre>[(pred)] cont (exec_size) imm16 imm16</pre>					
Pseudocode					
<pre>Evaluate(WrEn); for ( n = 0; n &lt; exec_size; n++ ) { if ( WrEn.channel[n] ) { if ( PMask[n] ) { // PMask is for all channels enabled for the cont instruction. PcIP[n] = IP + UIP; } else { PcIP[n] = IP + 1; } } } for ( n = exec_size; n &lt; 32; n++ ) { PcIP[n] = IP + 1; } if ( PcIP != (IP + 1) ) { // all channels true Jump(IP + JIP); }</pre>					
Predication	Conditional Modifier	Saturation	Source Modifier		
Y	N	N	N		
DWord	Bit	Description			
0..3	127:112	<p><b>UIP</b></p> <table border="1"> <tr> <td>Format:</td> <td>S15</td> </tr> </table> <p>The jump distance in number of eight-byte units if a jump is taken for the channel.</p>		Format:	S15
	Format:	S15			
111:96	<p><b>JIP</b></p> <table border="1"> <tr> <td>Format:</td> <td>S15</td> </tr> </table> <p>The jump distance in number of eight-byte units if a jump is taken for the instruction.</p>		Format:	S15	
Format:	S15				

<b>cont - Continue</b>		
	95:64	<b>Reserved</b> Format: MBZ
	63:32	<b>Operand Control</b> Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	<b>Header</b> Format: EU_INSTRUCTION_HEADER

<b>cbit - Count Bits Set</b>			
Source:	EuIsa		
Length Bias:	4		
The cbit instruction counts component-wise the total bits set in src0 and stores the resulting counts in dst.			
Format: [(pred)] cbit (exec_size) dst src0			
Restriction			
Restriction: No accumulator access, implicit or explicit.			
Syntax			
[(pred)] cbit (exec_size) reg reg [(pred)] cbit (exec_size) reg imm32			
Pseudocode			
<pre>Evaluate(WrEn); for ( n = 0; n &lt; exec_size; n++ ) { if ( WrEn.chan[n] ) { UD cnt = 0; UD val = src0.chan[n]; while ( val ) { if ( val &amp; 1 ) { cnt ++; } val = val &gt;&gt; 1; } dst.chan[n] = cnt; } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N
Src Types	Dst Types		
UB,UW,UD	UD		
DWord	Bit	Description	
0..3	127:64	<b>ImmSource</b>	
		Exists If:	([Operand Controls][Src0.RegFile]='IMM')
	Format:	EU_INSTRUCTION_SOURCES_IMM32	
	127:64	<b>RegSource</b>	
Exists If:		([Operand Controls][Src0.RegFile]!='IMM')	
Format:	EU_INSTRUCTION_SOURCES_REG		
63:32	<b>Operand Controls</b>		
Format:	EU_INSTRUCTION_OPERAND_CONTROLS		
31:0	<b>Header</b>		
Format:	EU_INSTRUCTION_HEADER		

## dp2 - Dot Product 2

Source: EuIsa  
 Length Bias: 4

The dp2 instruction performs a two-wide dot product on four-tuple vector basis and storing the same scalar result per four tuple to all four channels in dst. This instruction is similar to dp4 except that every third and fourth element of src0 (post-source-swizzle if present) are not involved in the computation.

The dot product of two vectors of equal length is the sum of the products of each pair of corresponding elements.

The dp4 instruction includes all four elements of each vector in the dot product. The dp3 instruction includes the first three elements of each vector in the dot product.

Format:  
 [(pred)] dp2[.cmod] (exec\_size) dst src0 src1

### Restriction

Restriction: Execution size cannot be less than 4.

Restriction: Horizontal strides must be 1.

Restriction: Source operands cannot be accumulators.

### Syntax

[(pred)] dp2[.cmod] (exec\_size) reg reg reg [(pred)] dp2[.cmod] (exec\_size) reg reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n += 4 ) { fTmp = src0.chan[n] * src1.chan[n]
+ src0.chan[n+1] * src1.chan[n+1]; if ( WrEn.chan[n] ) dst.chan[n] = fTmp; if (
WrEn.chan[n+1] ) dst.chan[n+1] = fTmp; if ( WrEn.chan[n+2] ) dst.chan[n+2] = fTmp; if (
WrEn.chan[n+3] ) dst.chan[n+3] = fTmp; }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
F	F

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
		Format: EU_INSTRUCTION_SOURCES_REG_IMM
	127:64	<b>RegSource</b>
		Exists If: ([RegSource][Src1.RegFile]!='IMM')
		Format: EU_INSTRUCTION_SOURCES_REG_REG
63:32	<b>Operand Controls</b>	
	Format: EU_INSTRUCTION_OPERAND_CONTROLS	



dp2 - Dot Product 2		
	31:0	<b>Header</b>
		Format: EU_INSTRUCTION_HEADER

## dp3 - Dot Product 3

Source: EuIsa  
 Length Bias: 4

The dp3 instruction performs a three-wide dot product on four-tuple vector basis and storing the same scalar result per four tuple to all four channels in dst. This instruction is similar to dp4 except that every fourth element of src0 (post-source-swizzle if present) is not involved in the computation.

The dot product of two vectors of equal length is the sum of the products of each pair of corresponding elements.

The dp4 instruction includes all four elements of each vector in the dot product. The dp2 instruction includes the first two elements of each vector in the dot product.

Format:  
 [(pred)] dp3[.cmod] (exec\_size) dst src0 src1

### Restriction

Restriction: Execution size cannot be less than 4.

Restriction: Horizontal strides must be 1.

Restriction: Source operands cannot be accumulators.

### Syntax

[(pred)] dp3[.cmod] (exec\_size) reg reg reg [(pred)] dp3[.cmod] (exec\_size) reg reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n += 4 ) { fTmp = src0.chan[n] * src1.chan[n]
+ src0.chan[n+1] * src1.chan[n+1] + src0.chan[n+2] * src1.chan[n+2]; if ( WrEn.chan[n] )
dst.chan[n] = fTmp; if ( WrEn.chan[n+1] ) dst.chan[n+1] = fTmp; if ( WrEn.chan[n+2] )
dst.chan[n+2] = fTmp; if ( WrEn.chan[n+3] ) dst.chan[n+3] = fTmp; }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
F	F

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
		Format: EU_INSTRUCTION_SOURCES_REG_IMM
	127:64	<b>RegSource</b>
		Exists If: ([RegSource][Src1.RegFile]!='IMM')
		Format: EU_INSTRUCTION_SOURCES_REG_REG
63:32	<b>Operand Controls</b>	
	Format: EU_INSTRUCTION_OPERAND_CONTROLS	

dp3 - Dot Product 3		
	31:0	<b>Header</b>
		Format: EU_INSTRUCTION_HEADER

## dp4 - Dot Product 4

Source: EuIsa  
 Length Bias: 4

The dp4 instruction performs a four-wide dot product on four-tuple vector basis and storing the same scalar result per four tuple to all four channels in dst.

The dot product of two vectors of equal length is the sum of the products of each pair of corresponding elements.

Format:  
 [(pred)] dp4[.cmod] (exec\_size) dst src0 src1

### Restriction

- Restriction: Execution size cannot be less than 4.
- Restriction: Horizontal strides must be 1.
- Restriction: Source operands cannot be accumulators.

### Syntax

[(pred)] dp4[.cmod] (exec\_size) reg reg reg [(pred)] dp4[.cmod] (exec\_size) reg reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n += 4 ) { fTmp = src0.chan[n] * src1.chan[n]
+ src0.chan[n+1] * src1.chan[n+1] + src0.chan[n+2] * src1.chan[n+2] + src0.chan[n+3] *
src1.chan[n+3]; if ( WrEn.chan[n] ) dst.chan[n] = fTmp; if ( WrEn.chan[n+1] )
dst.chan[n+1] = fTmp; if ( WrEn.chan[n+2] ) dst.chan[n+2] = fTmp; if ( WrEn.chan[n+3] )
dst.chan[n+3] = fTmp; }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
F	F

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>
Exists If: ([RegSource][Src1.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG_REG		
63:32		<b>Operand Controls</b>
Format: EU_INSTRUCTION_OPERAND_CONTROLS		
31:0		<b>Header</b>
Format: EU_INSTRUCTION_HEADER		

## dph - Dot Product Homogeneous

Source: EuIsa

Length Bias: 4

The dph instruction performs a four-wide homogeneous dot product on four-tuple vector basis and storing the same scalar result per four tuple to all four channels in dst. This instruction is similar to dp4 except that every fourth element of src0 (post-source-swizzle if present) is forced to 1.0f.

Use the dp4 instruction to do a four-wide dot product that includes all elements of src0 and src1.

Format:

[(pred)] dph[.cmod] (exec\_size) dst src0 src1

### Restriction

Restriction: Execution size cannot be less than 4.

Restriction: Horizontal strides must be 1.

Restriction: Source operands cannot be accumulators.

### Syntax

[(pred)] dph[.cmod] (exec\_size) reg reg reg [(pred)] dph[.cmod] (exec\_size) reg reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n += 4 ) { fTmp = src0.chan[n] * src1.chan[n]
+ src0.chan[n+1] * src1.chan[n+1] + src0.chan[n+2] * src1.chan[n+2] + src1.chan[n+3]; //
Use 1.0f in place of src0.chan[n+3]. if ( WrEn.chan[n] ) dst.chan[n] = fTmp; if (
WrEn.chan[n+1] ) dst.chan[n+1] = fTmp; if ( WrEn.chan[n+2] ) dst.chan[n+2] = fTmp; if (
WrEn.chan[n+3] ) dst.chan[n+3] = fTmp; }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
F	F

DWord	Bit	Description
0.3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>
Exists If: ([RegSource][Src1.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG_REG		
63:32	<b>Operand Controls</b>	
Format: EU_INSTRUCTION_OPERAND_CONTROLS		
31:0	<b>Header</b>	
	Format: EU_INSTRUCTION_HEADER	

## else - Else

Source: EuIsa  
 Length Bias: 4

The else instruction is an optional statement within an if/else/endif block of code. It restricts execution within the else/endif portion to the opposite set of channels enabled under the if/else portion. Channels which were inactive before entering the if/endif block remain inactive throughout the entire block.

All enabled channels upon arriving at the else instruction are redirected to the matching endif. If all channels are redirected (by else or before else), a relative jump is performed to the location specified by JIP. The jump target should be the the matching endif instruction for that conditional block.

The following table describes the 16-bit JIP. In GEN binary, JIP is at location src1 and must be of type W (signed word integer). JIP must be an immediate operand, it is a signed 16-bit number and is intended to be forward referencing. This value is added to IP pre-increment.

Format:  
 else (exec\_size) JIP

### Restriction

Restriction: Predication is not allowed.

Restriction: The execution size must be the same for the if, else, and endif instructions of the same code block.

### Syntax

else (exec\_size) imm16

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < 32; n++ ) { if ( WrEn.channel[n] ) { PcIP[n] = IP + JIP; } } if ( PcIP != (IP + 1) ) { // for all channels Jump(IP + JIP); }
```

Predication	Conditional Modifier	Saturation	Source Modifier
N	N	N	N

DWord	Bit	Description		
0..3	127:112	<b>UIP</b> Format: <table border="1" style="display: inline-table;"><tr><td style="width: 100px;"></td><td>S15</td></tr></table> The jump distance in number of eight-byte units if a jump is taken for the channel.		S15
		S15		
	111:96	<b>JIP</b> Format: <table border="1" style="display: inline-table;"><tr><td style="width: 100px;"></td><td>S15</td></tr></table> The jump distance in number of eight-byte units if a jump is taken for the instruction.		S15
		S15		
95:64	<b>Reserved</b> Format: <table border="1" style="display: inline-table;"><tr><td style="width: 100px;"></td><td>MBZ</td></tr></table>		MBZ	
	MBZ			
63:32	<b>Operand Control</b>			

<b>else - Else</b>			
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	<b>Header</b>	
		Format:	EU_INSTRUCTION_HEADER

## endif - End If

Source: EuIsa  
 Length Bias: 4

### Description

The endif instruction terminates an if/else/endif block of code. It restores execution to the channels that were active prior to the if/else/endif block.

The endif instruction is also used to hop out of nested conditionals by jumping to the end of the next outer conditional block when all channels are disabled.

The following table describes the 16-bit JIP. In GEN binary, JIP is at location src1 and must be of type W (signed word integer). JIP must be an immediate operand, it is a signed 16-bit number. This value is added to IP pre-increment.

Format:  
 endif JIP

### Restriction

Restriction: Predication is not allowed.

Restriction: The execution size must be the same for the if, else, and endif instructions of the same code block.

### Syntax

endif (exec\_size) imm16

### Pseudocode

```
Evaluate(WrEn); if ( WrEn == 0 ) { // all channels false Jump(IP + JIP); }
```

Predication	Conditional Modifier	Saturation	Source Modifier
N	N	N	N

DWord	Bit	Description		
0..3	127:112	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	111:96	<b>JIP</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="text-align: center;">S15</td> </tr> </table> Jump Target Offset. The relative offset in 64-bit units if a jump is taken for the instruction.	Format:	S15
	Format:	S15		
	95:91	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
90	<b>Flag Register Number</b> Added a second flag register			
89	<b>Flag Subregister Number</b> This field specifies the sub-register number for a flag register operand. There are two sub-			



<b>endif - End If</b>					
	<p>registers in the flag register. Each sub-register contains 16 flag bits.                      The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.</p>				
88:64	<p><b>Source 0</b></p> <table border="1"> <tr> <td>Exists If:</td> <td>(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align1')</td> </tr> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1</td> </tr> </table>	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align1')	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1
Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align1')				
Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1				
88:64	<p><b>Source 0</b></p> <table border="1"> <tr> <td>Exists If:</td> <td>(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align16')</td> </tr> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16</td> </tr> </table>	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align16')	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align16')				
Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16				
63:32	<p><b>Operand Control</b></p> <table border="1"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_CONTROLS</td> </tr> </table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS		
Format:	EU_INSTRUCTION_OPERAND_CONTROLS				
31:0	<p><b>Header</b></p> <table border="1"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_HEADER</td> </tr> </table>	Format:	EU_INSTRUCTION_HEADER		
Format:	EU_INSTRUCTION_HEADER				

## math - Extended Math Function

Source: EuIsa  
 Length Bias: 4

The math instruction performs extended math function on the components in src0, or src0 and src1, and write the output to the channels of dst. The type of extended math function are based on the FC[3:0] encoding in the table below.

Format:  
 [(pred)] math (exec\_size) dst src0 src1 <FC>

### Restriction

- Restriction: Accumulator access is allowed only for ieee macro functions.
- Restriction: The math instruction does not support indirect addressing modes.
- Restriction: The only supported rounding mode for math instruction is Round to Nearest Even.
- Restriction: INT DIV function does not support SIMD16.
- Restriction: The FDIV function is not supported in ALT\_MODE.
- Restriction: The math instruction must use GRF registers as source(s) and destination.
- Restriction: The supported regioning mode for math instruction is align1 with the following restrictions:  
 Scalar source is supported.  
 Source and destination horizontal stride must be 1.  
 Width must be the same as execution size.  
 Source and destination offset must be the same, except the case of scalar source.

### Syntax

[(pred)] math (exec\_size) reg reg reg imm4

### Pseudocode

```

Evaluate(WrEn);
for (n = 0; n < exec_size; n++) {
    if (WrEn.channel[n] == 1) {
        switch FC[3:0] {
            case 1h:
                dst.channel[n] = rcp(src0.channel[n]);
            case 2h:
                dst.channel[n] = log(src0.channel[n]);
            case 3h:
                dst.channel[n] = exp(src0.channel[n]);
            case 4h:
                dst.channel[n] = sqrt(src0.channel[n]);
            case 5h:
                dst.channel[n] = rsq(src0.channel[n]);
            case 6h:
                dst.channel[n] = sin(src0.channel[n]);
            case 7h:
                dst.channel[n] = cos(src0.channel[n]);
            case 9h: // src0 / src1
                dst.channel[n] = fdiv(src0.channel[n], src1.channel[n]);
            case Ah:
                dst.channel[n] = pow(src0.channel[n], src1/channel[n]);
            case Bh: // src0 / src1
        }
    }
}
    
```

## math - Extended Math Function

```

    idiv(src0.channel[n], src1.channel[n]);
    dst.channel[n] = quotient;
    dst+1.channel[n] = remainder;
case Ch:
    idiv(src0.channel[n], src1.channel[n]);
    dst.channel[n] = quotient;
case Dh:
    idiv(src0.channel[n], src1.channel[n]);
    dst.channel[n] = remainder;
}
}
}
}
}
}

```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	N

Src Types	Dst Types
F	F
D	D
UD	UD

DWord	Bit	Description
0..3	127:64	<b>RegSource</b> Format: EU_INSTRUCTION_SOURCES_REG_REG
	63:32	<b>Operand Control</b> Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:28	<b>Controls B</b> Format: EU_INSTRUCTION_CONTROLS_B
	27:24	<b>Function Control (FC)</b> Format: FC
	23:8	<b>Controls A</b> Format: EU_INSTRUCTION_CONTROLS_A
	7	<b>Reserved</b> Format: MBZ
	6:0	<b>Opcode</b> Format: EU_OPCODE

## fbl - Find First Bit from LSB Side

Source: EuIsa

Length Bias: 4

The fbl instruction counts component-wise the number of LSB 0 bits before the first 1 bit in src0, storing that number in dst.

Format:

[(pred)] fbl (exec\_size) dst src0

### Programming Notes

If src0 contains no 1 bits, store 0xFFFFFFFF in dst.

### Restriction

Restriction: No accumulator access, implicit or explicit.

### Syntax

[(pred)] fbl (exec\_size) reg reg [(pred)] fbl (exec\_size) reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { UD cnt = 0; UD
udScalar = src0.chan[n]; while ( (udScalar & 1) == 0 && cnt != 32 ) { cnt ++; udScalar =
udScalar >> 1; } if ( src0.chan[n] == 0x00000000 ) { dst.chan[n] = 0xFFFFFFFF; } else {
dst.chan[n] = cnt; } } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

Src Types	Dst Types
UD	UD

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([Operand Controls][Src0.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_IMM32	
	127:64	<b>RegSource</b>
Exists If: ([Operand Controls][Src0.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG		
63:32		<b>Operand Controls</b>
Format: EU_INSTRUCTION_OPERAND_CONTROLS		
31:0		<b>Header</b>
	Format: EU_INSTRUCTION_HEADER	

## fbh - Find First Bit from MSB Side

Source: EuIsa

Length Bias: 4

If src0 is unsigned, the fbh instruction counts component-wise the leading zeros from src0 and stores the resulting counts in dst.

If src0 is signed and positive, the fbh instruction counts component-wise the leading zeros from src0 and stores the resulting counts in dst.

If src0 is signed and negative, the fbh instruction counts component-wise the leading ones from src0 and stores the resulting counts in dst.

Format:

[(pred)] fbh (exec\_size) dst src0

### Programming Notes

If src0 is zero, store 0xFFFFFFFF in dst.

If src0 is signed and is -1 (0xFFFFFFFF), store 0xFFFFFFFF in dst.

### Restriction

Restriction: No accumulator access, implicit or explicit.

### Syntax

[(pred)] fbh (exec\_size) reg reg [(pred)] fbh (exec\_size) reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { UD cnt = 0; if ( src0 is unsigned ) { UD udScalar = src0.chan[n]; while ( (udScalar & (1 << 31)) == 0 && cnt != 32 ) { cnt ++; udScalar = udScalar << 1; } if ( src0.chan[n] == 0x00000000 ) { dst.chan[n] = 0xFFFFFFFF; } else { dst.chan[n] = cnt; } } } else { // src0 is signed. D dScalar = src0.chan[n]; bit cval = dScalar[31]; while ((dScalar & (1 << 31)) == cval && cnt != 32 ) { cnt ++; dScalar = dScalar << 1; } if ( (src0.chan[n] == 0xFFFFFFFF) || (src0.chan[n] == 0x00000000) ) { dst.chan[n] = 0xFFFFFFFF; } else { dst.chan[n] = cnt; } } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

Src Types	Dst Types
D,UD	UD

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b> Exists If: ((Operand Controls)[Src0.RegFile]='IMM') Format: EU_INSTRUCTION_SOURCES_IMM32
	127:64	<b>RegSource</b> Exists If: ((Operand Controls)[Src0.RegFile]!='IMM')

<b>fbh - Find First Bit from MSB Side</b>			
	<table border="1"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_SOURCES_REG</td> </tr> </table>	Format:	EU_INSTRUCTION_SOURCES_REG
Format:	EU_INSTRUCTION_SOURCES_REG		
63:32	<b>Operand Controls</b> <table border="1"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_CONTROLS</td> </tr> </table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS
Format:	EU_INSTRUCTION_OPERAND_CONTROLS		
31:0	<b>Header</b> <table border="1"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_HEADER</td> </tr> </table>	Format:	EU_INSTRUCTION_HEADER
Format:	EU_INSTRUCTION_HEADER		

<h2 style="margin: 0;">frc - Fraction</h2>			
Source:	EuIsa		
Length Bias:	4		
<p>The frc instruction computes, component-wise, the truncate-to-minus-infinity fractional values of src0 and stores the results in dst. The results, in the range of [0.0, 1.0], are the fractional portion of the source data. The result is in the range [0.0, 1.0] irrespective of the rounding mode.</p> <p>Floating-point fraction computation follows the rules in the following tables, based on the current floating-point mode.</p>			
<p>Format:</p> <pre>[(pred)] frc[.cmod] (exec_size) dst src0</pre>			
Syntax			
<pre>[(pred)] frc[.cmod] (exec_size) reg reg [(pred)] frc[.cmod] (exec_size) reg imm32</pre>			
Pseudocode			
<pre>Evaluate(WrEn); for ( n = 0; n &lt; exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = src0.chan[n] - floor(src0.chan[n]); } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	N	Y
Src Types	Dst Types		
F	F		
DWord	Bit	Description	
0..3	127:64	<b>ImmSource</b>	
			Exists If: ([Operand Controls][Src0.RegFile]='IMM')
			Format: EU_INSTRUCTION_SOURCES_IMM32
	127:64	<b>RegSource</b>	
		Exists If: ([Operand Controls][Src0.RegFile]!='IMM')	
		Format: EU_INSTRUCTION_SOURCES_REG	
63:32		<b>Operand Controls</b>	
		Format: EU_INSTRUCTION_OPERAND_CONTROLS	
31:0		<b>Header</b>	
		Format: EU_INSTRUCTION_HEADER	

<b>GPGPU_OBJECT</b>				
Source:		RenderCS		
Length Bias:		2		
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value:	3h GFXPIPE	
		Format:	OpCode	
	28:27	<b>Pipeline</b>		
		Default Value:	2h Media	
		Format:	OpCode	
	26:24	<b>Media Command Opcode</b>		
		Default Value:	1h GPGPU_OBJECT	
		Format:	OpCode	
	23:16	<b>SubOpcode</b>		
Default Value:		04h GPGPU_OBJECT SubOp		
Format:		OpCode		
15:9	<b>Reserved</b>			
	Format:	MBZ		
8	<b>Predicate Enable</b>			
	Format:	Enable		
	If set, this command is executed (or not) depending on the current value of the MI Predicate internal state bit. This command is ignored only if PredicateEnable is set and the Predicate state bit is 0.			
	<b>DWord Length</b>			
7:0	Format:	=n Total Length -2		
	There are 4 DW needed to specify the Thread Group ID and the execution mask.			
	Value	Name	Description	
	6h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)	
1	31:8	<b>Reserved</b>		
	7	<b>Shared Local Memory Fixed Offset</b>		
		This bit, if set, specifies that the offset into the 64k Shared Local Memory for the current thread group is specified by software in the Shared Local Memory Offset field.		
		Value	Name	Description
		0	Thread Groups Offset	Offset to start of segment determined by hardware based on concurrently running thread groups.
1	Shared Local Memory Offset	Offset to start of the Shared Local Memory segment supplied in Shared Local Memory Offset		
6:5	<b>Reserved</b>			
	Format:	MBZ		



<b>GPGPU_OBJECT</b>									
	4:0	<p><b>Interface Descriptor Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U5</td> </tr> </table> <p>This field specifies the offset from the interface descriptor base pointer to the interface descriptor which will be applied to this object. It is specified in units of interface descriptors. In VLD mode, this field is ignored by hardware.</p>	Format:	U5					
	Format:	U5							
2	31:28	<p><b>Shared Local Memory Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U4</td> </tr> </table> <p>If the Shared Local Memory Fixed Offset is set, this field provides the offset to the start of the Shared Local Memory for this thread group. The value of this field is multiplied by 4k to get the starting address. All threads in the thread group must have the same value.</p>	Format:	U4					
	Format:	U4							
	27:25	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ					
	Format:	MBZ							
	24	<p><b>End of Thread Group</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Boolean</td> </tr> </table> <p>This bit indicates that this dispatch is the last for the current thread group.</p>	Format:	Boolean					
	Format:	Boolean							
23:19	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ								
18:17	<p><b>Half-Slice Destination Select</b></p> <p>This field selects the half slice that this thread must be sent to.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Either half-slice</td> </tr> <tr> <td>01b</td> <td>Half-Slice 0</td> </tr> <tr> <td>10b</td> <td>Half-Slice 1</td> </tr> </tbody> </table>	Value	Name	00b	Either half-slice	01b	Half-Slice 0	10b	Half-Slice 1
Value	Name								
00b	Either half-slice								
01b	Half-Slice 0								
10b	Half-Slice 1								
16:0	<p><b>Indirect Data Length</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U17 in bytes</td> </tr> </table> <p>This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored. This field must have the same alignment as the Indirect Object Data Start Address. DWord Length = 0</p>	Format:	U17 in bytes						
Format:	U17 in bytes								
3	31:0	<p><b>Indirect Data Start Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>IndirectObjectBaseOffset[31:0]</td> </tr> </table> <p>This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the <b>Indirect Object Base Address</b>. Hardware ignores this field if indirect data is not present. The start address is DWord aligned address. (Bits 31:29 MBZ)</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 60%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,512MB]</td> <td></td> </tr> </tbody> </table>	Format:	IndirectObjectBaseOffset[31:0]	Value	Name	[0,512MB]		
	Format:	IndirectObjectBaseOffset[31:0]							
Value	Name								
[0,512MB]									

<b>GPGPU_OBJECT</b>				
4	31:0	<p><b>Thread Group ID X</b> This is the X coordinate of the group id.</p>		
5	31:0	<p><b>Thread Group ID Y</b> This is the Y coordinate of the group id for all channels generated by this command.</p>		
6	31:0	<p><b>Thread Group ID Z</b> This is the Z coordinate of the thread group id.</p>		
7	31:0	<p><b>Execution Mask</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Format:</td> <td>Must Be All Ones Must be 0xFFFFFFFF</td> </tr> </table> <p>This provides a bit per channel enable for the SIMD32 dispatch. The LSB of the Mask enables the execution of SIMD32 channel 0; the remaining bits enable the corresponding channel numbers. SIMD16 and SIMD8 dispatches should use the LSB bits of the mask. Any disabled channel will not read or write data to memory.</p>	Format:	Must Be All Ones Must be 0xFFFFFFFF
Format:	Must Be All Ones Must be 0xFFFFFFFF			

<b>GPGPU_WALKER</b>						
Source:		RenderCS				
Length Bias:		2				
DWord	Bit	Description				
0	31:29	<b>Command Type</b>				
		Default Value:	3h GFXPIPE			
		Format:	OpCode			
	28:27	<b>Pipeline</b>				
		Default Value:	2h Media			
		Format:	OpCode			
	26:24	<b>Media Command Opcode</b>				
		Default Value:	1h GPGPU_WALKER			
		Format:	OpCode			
	23:16	<b>SubOpcode A</b>				
Default Value:		05h GPGPU_WALKER SubOp				
Format:		OpCode				
15:11	<b>Reserved</b>					
	Format:	MBZ				
10	<b>Indirect Parameter Enable</b>					
	Format:	Enable				
<p>If set, the values in DW 4, 6, 8 are ignored and replaced by the current values of the corresponding GPGPU_xxx MMIO registers:                      GPGPU_DISPATCHDIMX (instead of DW4)                      GPGPU_DISPATCHDIMY (instead of DW6)                      GPGPU_DISPATCHDIMZ (instead of DW8)</p>						
9	<b>Reserved</b>					
	Format:	MBZ				
8	<b>Predicate Enable</b>					
	Format:	Enable				
<p>If set, this command is executed (or not) depending on the current value of the MI Predicate internal state bit. This command is ignored only if PredicateEnable is set and the Predicate state bit is 0.</p>						
7:0	<b>DWord Length</b>					
	Format:	=n				
	Total Length - 2					
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>9h</td> <td>DWORD_COUNT_n [Default]</td> <td>Allowed value is 9</td> </tr> </tbody> </table>	Value	Name	Description	9h	DWORD_COUNT_n [Default]
Value	Name	Description				
9h	DWORD_COUNT_n [Default]	Allowed value is 9				
1	31:8	<b>Reserved</b>				

<b>GPGPU_WALKER</b>														
	7:5	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
	Format:	MBZ												
4:0	<p><b>Interface Descriptor Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U5</td> </tr> </table> <p>This field specifies the offset from the interface descriptor base pointer to the interface descriptor which will be applied to this object. It is specified in units of interface descriptors.</p>	Format:	U5											
Format:	U5													
2	31:30	<p><b>SIMD Size</b></p> <p>This field determines the size of the payload and the number of bits of the execution mask that are expected. The kernel pointed to by the interface descriptor should match the SIMD declared here.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>SIMD8</td> <td>8 LSBs of the execution mask are used</td> </tr> <tr> <td>1</td> <td>SIMD16</td> <td>16 LSBs used in execution mask</td> </tr> <tr> <td>2</td> <td>SIMD32</td> <td>32 bits of execution mask used</td> </tr> </tbody> </table>	Value	Name	Description	0	SIMD8	8 LSBs of the execution mask are used	1	SIMD16	16 LSBs used in execution mask	2	SIMD32	32 bits of execution mask used
	Value	Name	Description											
0	SIMD8	8 LSBs of the execution mask are used												
1	SIMD16	16 LSBs used in execution mask												
2	SIMD32	32 bits of execution mask used												
	29:22	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ													
	21:16	<p><b>Thread Depth Counter Maximum</b></p> <p>The maximum value of the thread depth counter. Since the counter starts at 0, the depth is this value + 1. <b>(Thread_Depth_Max+1)*(Thread_Height_Max+1)*(Thread_Width_Max+1)</b> must equal <b>Number of Threads in GPGPU Thread Group</b> in the Interface Descriptor.</p>												
	15:14	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ													
	13:8	<p><b>Thread Height Counter Maximum</b></p> <p>The maximum value of the thread height counter. The height is this value + 1.</p>												
	7:6	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ													
	5:0	<p><b>Thread Width Counter Maximum</b></p> <p>The maximum value of the thread width counter. The height is this value + 1.</p>												
3	31:0	<p><b>Thread Group ID Starting X</b></p> <p>This is the initial value of the X component of the thread group. When X reaches the maximum value it rolls around to 0, not to this value.</p>												
4	31:0	<p><b>Thread Group ID X Dimension</b></p> <p>The X dimension of the thread group (maximum X is dimension -1)</p>												
5	31:0	<p><b>Thread Group ID Starting Y</b></p> <p>This is the initial value of the Y component of the thread group. When Y reaches the maximum value it rolls around to 0, not to this value.</p>												
6	31:0	<p><b>Thread Group ID Y Dimension</b></p> <p>The Y dimension of the thread group (maximum Y is dimension -1)</p>												
7	31:0	<p><b>Thread Group ID Starting Z</b></p> <p>This is the initial value of the Z component of the thread group</p>												

<b>GPGPU_WALKER</b>				
8	31:0	<b>Thread Group ID Z Dimension</b> The Z dimension of the thread group (maximum Z is dimension -1)		
9	31:0	<b>Right Execution Mask</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>Must Be All Ones Must be 0xFFFFFFFF</td> </tr> </table> <div style="background-color: #e6f2ff; padding: 5px; text-align: center; margin-top: 10px;"> <b>Programming Notes</b> </div> When simulating SIMD64 to fit large thread groups this field must be 0xFFFFFFFF and the actual execution masks passed in the payload.	Format:	Must Be All Ones Must be 0xFFFFFFFF
Format:	Must Be All Ones Must be 0xFFFFFFFF			
10	31:0	<b>Bottom Execution Mask</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>Must Be All Ones Must be 0xFFFFFFFF</td> </tr> </table> <div style="background-color: #e6f2ff; padding: 5px; text-align: center; margin-top: 10px;"> <b>Programming Notes</b> </div> When simulating SIMD64 to fit large thread groups this field must be 0xFFFFFFFF and the actual execution masks passed in the payload.	Format:	Must Be All Ones Must be 0xFFFFFFFF
Format:	Must Be All Ones Must be 0xFFFFFFFF			

## f16to32 - Half Precision Float to Single Precision Float

Source: EuIsa

Length Bias: 4

The f16to32 instruction converts the half precision float in src0 to single precision float and storing in dst.

Because this instruction does not have a 16-bit floating-point type, the source data type must be Word (W). The destination type must be F (Float).

Format:

[(pred)] f16to32[.cmod] (exec\_size) dst src0

### Restriction

Restriction: The FP Mode (Single Precision Floating Point Mode in cr0) must be IEEE mode.

Restriction: No accumulator access, implicit or explicit.

### Syntax

[(pred)] f16to32[.cmod] (exec\_size) reg reg [(pred)] f16to32[.cmod] (exec\_size) reg imm16

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] =
convert half precision float to single precision float(src0.chan[n]); } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
W	F

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ((Operand Controls)[Src0.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_IMM32	
	127:64	<b>RegSource</b>
Exists If: ((Operand Controls)[Src0.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG		
63:32		<b>Operand Controls</b>
Format: EU_INSTRUCTION_OPERAND_CONTROLS		
31:0		<b>Header</b>
Format: EU_INSTRUCTION_HEADER		

## halt - Halt

Source: EuI<sub>sa</sub>

Length Bias: 4

### Description

The halt instruction temporarily suspends execution for all enabled compute channels. Upon execution, the enabled channels are sent to the instruction at (IP + UIP), if all channels are enabled at HALT, jump to the instruction at (IP + JIP).

If the halt instruction is not inside any conditional code block, the values of JIP and UIP should be the same. If the halt instruction is inside a conditional code block, the UIP should be the end of the program and the JIP should be the end of the inner most conditional code block.

The UIP must point to a HALT Instruction.

If SPF is ON, the UIP must be used to update IP; JIP is not used in this case.

The following table describes the two 16-bit instruction pointer offsets. Both the JIP and UIP are signed 16-bit numbers, added to IP pre-increment. In GEN binary, JIP and UIP are at location src1 and must be of type W (signed word integer).

Format:

[(pred)] halt (exec\_size) JIP UIP

### Restriction

Restriction: dst and src0 must be NULL.

### Syntax

[(pred)] halt (exec\_size) imm16 imm16

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < 32; n++ ) { if ( WrEn.channel[n] ) { PcIP[n] = IP + UIP;
else { PcIP[n] = IP + 1; } } if ( PcIP != (IP + 1) ) { // for all channels Jump(IP + JIP);
}
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

DWord	Bit	Description		
0.3	127:112	<b>UIP</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>S15</td> </tr> </table> The jump distance in number of eight-byte units if a jump is taken for the channel.	Format:	S15
	Format:	S15		
111:96	<b>JIP</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>S15</td> </tr> </table> The jump distance in number of eight-byte units if a jump is taken for the instruction.	Format:	S15	
Format:	S15			

<b>halt - Halt</b>				
	95:64	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	63:32	<b>Operand Control</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_CONTROLS</td> </tr> </table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS
Format:	EU_INSTRUCTION_OPERAND_CONTROLS			
31:0	<b>Header</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_HEADER</td> </tr> </table>	Format:	EU_INSTRUCTION_HEADER	
Format:	EU_INSTRUCTION_HEADER			



## if - If

Source: EuIsa

Length Bias: 4

### Description

An if instruction starts an if/endif or an if/else/endif block of code. It restricts execution within the conditional block to only those channels that were enabled via the predicate control.

Each if instruction must have a matching endif instruction and may have up to one matching else instruction before the matching endif.

If all channels are inactive (for the if/endif or if/else/endif block), a jump is performed to the instruction referenced by JIP. This jump must be to right after the matching else instruction when present, or otherwise to the matching endif instruction of the conditional block.

If SPF is ON, the UIP must be used to update IP; JIP is not used in this case.

The following table describes the two 16-bit instruction pointer offsets. Both the JIP and UIP are signed 16-bit numbers, added to IP pre-increment. In GEN binary, JIP and UIP are at location src1 and must be of type W (signed word integer).

Format:

[(pred)] if (exec\_size) JIP UIP

### Restriction

Restriction: The execution size must be the same for the if, else, and endif instructions of the same code block.

### Syntax

[(pred)] if (exec\_size) imm16 imm16

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < 32; n++ ) { if ( WrEn.channel[n] == 0 ) { PcIP[n] = IP + JIP; } else { PcIP[n] = IP + 1; } } if ( PcIP != (IP + 1) ) { // for all channels Jump(IP + JIP); }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	N	N

DWord	Bit	Description		
0.3	127:112	<b>UIP</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="text-align: center;">S15</td> </tr> </table> <p>The jump distance in number of eight-byte units if a jump is taken for the channel.</p>	Format:	S15
	Format:	S15		
111:96	<b>JIP</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="text-align: center;">S15</td> </tr> </table> <p>The jump distance in number of eight-byte units if a jump is taken for the instruction.</p>	Format:	S15	
Format:	S15			

<b>if - If</b>				
	95:64	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	63:32	<b>Operand Control</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>EU_INSTRUCTION_OPERAND_CONTROLS</td> </tr> </table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS
Format:	EU_INSTRUCTION_OPERAND_CONTROLS			
31:0	<b>Header</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>EU_INSTRUCTION_HEADER</td> </tr> </table>	Format:	EU_INSTRUCTION_HEADER	
Format:	EU_INSTRUCTION_HEADER			

illegal - Illegal			
Source:		EuIsa	
Length Bias:		4	
<p>The Illegal Opcode Exception Enable flag in cr0.1 is normally set so the normal processing of an illegal opcode is to transfer control to the System Routine.</p> <p>Instruction dispatch treats any unused 8-bit opcode (including bit 7 of the instruction, reserved for future opcode expansion) as if it is the illegal opcode.</p> <p>The illegal opcode is zero because that byte value is more likely than most to be read via a wayward instruction pointer.</p> <p>The illegal instruction is an instruction only in the same way that a NULL pointer in software is a pointer. Both are special values indicating invalid instances.</p>			
Format: illegal			
Restriction			
Restriction: The illegal instruction takes no instruction options.			
Syntax			
illegal			
Pseudocode			
<pre>{ Set the Illegal Opcode Exception Status bit in cr0.1. if ( Illegal Opcode Exception Enable is set in cr0.1 ) { Transfer control to the System Routine (return address to AIP, IP = SIP). } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
N	N	N	N
DWord	Bit	Description	
0..3	127:7	<b>Reserved</b>	
		Format:	MBZ
	6:0	<b>Opcode</b>	
		Format:	EU_OPCODE

## subb - Integer Subtraction with Borrow

Source: EuIsa

Length Bias: 4

The subb instruction performs component-wise subtraction of src0 and src1 and stores the results in dst, it also stores the borrow into acc.

If the operation produces a borrow (src0 < src1), write 0x00000001 to acc, else write 0x00000000 to acc.

Format:

[(pred)] subb[.cmod] (exec\_size) dst src0 src1

### Restriction

Restriction: AccWrEn is required. The accumulator is an implicit destination and thus cannot be an explicit destination operand.

### Syntax

[(pred)] subb[.cmod] (exec\_size) reg reg reg [(pred)] subb[.cmod] (exec\_size) reg reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = src0.chan[n] - src1.chan[n]; acc.chan[n] = borrow(src.chan[n] - src1.chan[n]); } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	N

Src Types	Dst Types
UD	UD

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>
Exists If: ([RegSource][Src1.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG_REG		
63:32	<b>Operand Controls</b>	
	Format: EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	<b>Header</b>	
	Format: EU_INSTRUCTION_HEADER	

## jmp\_i - Jump Indexed

Source: EuI5a  
 Length Bias: 4

### Description

The jmp\_i instruction redirects program execution to an index offset relative to the post-incremented instruction pointer. The index is a signed integer value, with positive or zero integers for forward jumps, and negative integers for backward jumps.

Note: Unlike other flow control instructions, the offset used by jmp\_i is relative to the incremented instruction pointer rather than the IP value for the instruction itself.

In GEN binary, index is at location src1. The ip register must be put (for example, by the assembler) at the dst and src0 locations.

Predication is allowed to provide conditional jump with a scalar condition. As the execution size is 1, the first channel of PMASK (flags post prediction control and negate) is used to determine whether the jump is taken or not. If the condition is false, the jump is not taken and execution continues with the next instruction.

Format:  
 [(pred)] jmp\_i (1) index {NoMask}

### Programming Notes

An index of 0 does nothing, continuing execution with the next instruction.

An index of -2 (if the jmp\_i instruction is in native format) or -1 (if the jmp\_i instruction is in compact format) is an infinite loop on the jmp\_i instruction.

### Restriction

Restriction: The execution size must be 1.

Restriction: The {NoMask} instruction option must be specified.

Restriction: The index data type must be D (Signed DWord Integer).

### Syntax

[(pred)] jmp\_i (1) reg32 {NoMask} [(pred)] jmp\_i (1) imm32 {NoMask}

### Pseudocode

```
Evaluate(WrEn); if ( WrEn != 0 ) { Jump(IP + 1 + index ); // IP + 1 is a pseudocode idiom for the IP of the following instruction. }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

### Src Types

D

<h2>jmpj - Jump Indexed</h2>		
DWord	Bit	Description
0..3	127:112	<b>Reserved</b> Format: MBZ
	111:96	<b>JIP</b> Format: S15 Jump Target Offset. The relative offset in 64-bit units if a jump is taken for the instruction.
	95:91	<b>Reserved</b> Format: MBZ
	90	<b>Flag Register Number</b> Added a second flag register
	89	<b>Flag Subregister Number</b> This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.
	88:64	<b>Source 0</b> Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1
	88:64	<b>Source 0</b> Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align16') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
	63:32	<b>Operand Control</b> Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	<b>Header</b> Format: EU_INSTRUCTION_HEADER

## lzd - Leading Zero Detection

Source: EuI<sub>sa</sub>

Length Bias: 4

The lzd instruction counts component-wise the leading zeros from src0 and stores the resulting counts in dst.  
If src0 is zero, store 32 in dst.

Format:

[(pred)] lzd[.cmod] (exec\_size) dst src0

### Restriction

Restriction: Accumulator cannot be destination, implicit or explicit.

### Syntax

[(pred)] lzd[.cmod] (exec\_size) reg reg [(pred)] lzd[.cmod] (exec\_size) reg reg

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { UD udScalar =
src0.chan[n]; UD cnt = 0; while ( (udScalar & (1 << 31)) == 0 && cnt != 32 ) { cnt ++;
udScalar = udScalar << 1; } dst.chan[n] = cnt; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
D,UD	UD

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([Operand Controls][Src0.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_IMM32	
	127:64	<b>RegSource</b>
Exists If: ([Operand Controls][Src0.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG		
63:32	<b>Operand Controls</b>	
Format: EU_INSTRUCTION_OPERAND_CONTROLS		
31:0	<b>Header</b>	
Format: EU_INSTRUCTION_HEADER		

## line - Line

Source: EuIsa  
 Length Bias: 4

The line instruction computes a component-wise line equation ( $v = p * u + q$  where  $u, v$  are vectors and  $p, q$  are scalars) of `src0` and `src1` and stores the results in `dst`. `src1` is the input vector  $u$ . `src0` provides input scalars  $p$  and  $q$ , where  $p$  is the scalar value based on the region description of `src0` and  $q$  is the scalar value implied from `src0` region. Specifically,  $q$  is the fourth component of the 4-tuple (128-bit aligned) that  $p$  belongs to.

Format:  
`[(pred)] line[.cmod] (exec_size) dst src0 src1`

### Restriction

- Restriction: This is a specialized instruction that only supports an execution size (ExecSize) of 8 or 16.
- Restriction: The `src0` region must be a replicated scalar (with `HorzStride == VertStride == 0`).
- Restriction: `src0` must specify `.0` or `.4` as the subregister number, corresponding to a subregister byte offset of 0 or 16.
- Restriction: Source operands cannot be accumulators.

### Syntax

`[(pred)] line[.cmod] (exec_size) reg reg reg [(pred)] line[.cmod] (exec_size) reg reg imm32`

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { dwP = src0.RegNum.SubRegNum[bits4:2];
// A DWord-aligned scalar. dwQ = src0.RegNum.(SubRegNum[bit4] | 0x8); // Fourth component.
if ( WrEn.chan[n] ) { dst.chan[n] = dwP * src1.chan[n] + dwQ; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
F	F

DWord	Bit	Description				
0..3	127:64	<b>ImmSource</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Exists If:</td> <td><code>([ImmSource][Src1.RegFile] == 'IMM')</code></td> </tr> <tr> <td>Format:</td> <td><code>EU_INSTRUCTION_SOURCES_REG_IMM</code></td> </tr> </table>	Exists If:	<code>([ImmSource][Src1.RegFile] == 'IMM')</code>	Format:	<code>EU_INSTRUCTION_SOURCES_REG_IMM</code>
	Exists If:	<code>([ImmSource][Src1.RegFile] == 'IMM')</code>				
Format:	<code>EU_INSTRUCTION_SOURCES_REG_IMM</code>					
127:64	<b>RegSource</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Exists If:</td> <td><code>([RegSource][Src1.RegFile] != 'IMM')</code></td> </tr> <tr> <td>Format:</td> <td><code>EU_INSTRUCTION_SOURCES_REG_REG</code></td> </tr> </table>	Exists If:	<code>([RegSource][Src1.RegFile] != 'IMM')</code>	Format:	<code>EU_INSTRUCTION_SOURCES_REG_REG</code>	
Exists If:	<code>([RegSource][Src1.RegFile] != 'IMM')</code>					
Format:	<code>EU_INSTRUCTION_SOURCES_REG_REG</code>					
63:32	<b>Operand Controls</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Format:</td> <td><code>EU_INSTRUCTION_OPERAND_CONTROLS</code></td> </tr> </table>	Format:	<code>EU_INSTRUCTION_OPERAND_CONTROLS</code>			
Format:	<code>EU_INSTRUCTION_OPERAND_CONTROLS</code>					
31:0	<b>Header</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">Format:</td> <td><code>EU_INSTRUCTION_HEADER</code></td> </tr> </table>	Format:	<code>EU_INSTRUCTION_HEADER</code>			
Format:	<code>EU_INSTRUCTION_HEADER</code>					



## Irp - Linear Interpolation

Source: EuIsa

Length Bias: 4

The Irp instruction takes component-wise multiplication of src0 and src1, and adds the result to the component-wise multiplication of src2 and (1 - src0), and then stores the final results in dst.

Format:

[(pred)] Irp[.cmod] (exec\_size) dst src0 src1 src2

### Restriction

Restriction: The vertical stride (VertStride) is overloaded to 4 in HW for 3-source instructions.

Restriction: The overflow conditional modifier (.o) is not allowed.

Restriction: No explicit accumulator access because this is a three-source instruction. AccWrEn is allowed for implicitly updating the accumulator.

Restriction: All three-source instructions have certain restrictions, described in Instruction Machine Formats.

### Syntax

[(pred)] Irp[.cmod] (exec\_size) reg reg reg

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = src1.chan[n] * src0.chan[n] + src2.chan[n] * (1.0 - src0.chan[n]); } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	Y

Src Types	Dst Types
F	F

DWord	Bit	Description
0..3	127:126	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	125:106	<b>Source 2</b> Format: EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
	105	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	104:85	<b>Source 1</b> Format: EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
	84	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	83:64	<b>Source 0</b> Format: EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC

## Irp - Linear Interpolation

63:56	<b>Destination Register Number</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">DstRegNum</td> </tr> </table>	Format:	DstRegNum								
Format:	DstRegNum											
55:53	<b>Destination Subregister Number</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">DstSubRegNum[2:0]</td> </tr> </table>	Format:	DstSubRegNum[2:0]								
Format:	DstSubRegNum[2:0]											
52:49	<b>Destination Channel Enable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">ChanEn[4]</td> </tr> </table> <p>Four channel enables are defined for controlling which channels are written into the destination region. These channel mask bits are applied in a modulo-four manner to all ExecSize channels. There is 1-bit Channel Enable for each channel within the group of 4. If the bit is cleared, the write for the corresponding channel is disabled. If the bit is set, the write is enabled. Mnemonics for the bit being set for the group of 4 are <i>x</i>, <i>y</i>, <i>z</i>, and <i>w</i>, respectively, where <i>x</i> corresponds to Channel 0 in the group and <i>w</i> corresponds to channel 3 in the group</p>	Format:	ChanEn[4]								
Format:	ChanEn[4]											
48	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											
47	<b>NibCtrl</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">NibCtrl</td> </tr> </table>	Format:	NibCtrl								
Format:	NibCtrl											
46	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											
45:44	<b>Destination Data Type</b>	<p>This field contains the data type for the destination</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Single Precision Float</td> </tr> <tr> <td>01b</td> <td>DWord</td> </tr> <tr> <td>10b</td> <td>Unsigned DWord</td> </tr> <tr> <td>11b</td> <td>Double Precision Float</td> </tr> </tbody> </table>	Value	Name	00b	Single Precision Float	01b	DWord	10b	Unsigned DWord	11b	Double Precision Float
Value	Name											
00b	Single Precision Float											
01b	DWord											
10b	Unsigned DWord											
11b	Double Precision Float											
43:42	<b>Source Data Type</b>	<p>This field contains the data type for all three sources</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Single Precision Float</td> </tr> <tr> <td>01b</td> <td>DWord</td> </tr> <tr> <td>10b</td> <td>Unsigned DWord</td> </tr> <tr> <td>11b</td> <td>Double Precision Float</td> </tr> </tbody> </table>	Value	Name	00b	Single Precision Float	01b	DWord	10b	Unsigned DWord	11b	Double Precision Float
Value	Name											
00b	Single Precision Float											
01b	DWord											
10b	Unsigned DWord											
11b	Double Precision Float											
41:40	<b>Source 2 Modifier</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Exists If:</td> <td style="width: 80%;">((Property[Source Modification])='true')</td> </tr> <tr> <td>Format:</td> <td>SrcMod</td> </tr> </table>	Exists If:	((Property[Source Modification])='true')	Format:	SrcMod						
Exists If:	((Property[Source Modification])='true')											
Format:	SrcMod											
39:38	<b>Source 1 Modifier</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Exists If:</td> <td style="width: 80%;">((Property[Source Modification])='true')</td> </tr> <tr> <td>Format:</td> <td>SrcMod</td> </tr> </table>	Exists If:	((Property[Source Modification])='true')	Format:	SrcMod						
Exists If:	((Property[Source Modification])='true')											
Format:	SrcMod											

<b>Irp - Linear Interpolation</b>		
41:36	<b>Reserved</b>	
	Exists If:	((Property[Source Modification])= 'false')
	Format:	MBZ
37:36	<b>Source 0 Modifier</b>	
	Exists If:	((Property[Source Modification])= 'true')
	Format:	SrcMod
35	<b>Reserved</b>	
	Format:	MBZ
34	<b>Flag Register Number</b> This field contains the flag register number for instructions with a non-zero Conditional Modifier.	
33	<b>Flag Subregister Number</b> This field contains the flag subregister number for instructions with a non-zero Conditional Modifier.	
32	<b>Reserved</b>	
	Format:	MBZ
31:0	<b>Header</b>	
	Format:	EU_INSTRUCTION_HEADER

## and - Logic And

Source: EuIsa  
 Length Bias: 4

### Description

The and instruction performs component-wise logic AND operation between src0 and src1 and stores the results in dst.

Register source operands can use source modifiers:

Any source modifier is numeric, optionally changing a source value *s* to *-s*, *abs(s)*, or *-abs(s)* before the AND operation.

Format:  
 Source modifier is not allowed if source is an accumulator.

### Restriction

Restriction: Source modifier is not allowed if source is an accumulator.

### Syntax

`[(pred)] and[.cmod] (exec_size) reg reg reg [(pred)] and[.cmod] (exec_size) reg reg imm32`

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = src0.chan[n] & src1.chan[n]; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	N	N

Src Types	Dst Types
*B,*W,*D	*B,*W,*D

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: <code>((ImmSource)[Src1.RegFile]='IMM')</code>
	Format: <code>EU_INSTRUCTION_SOURCES_REG_IMM</code>	
	127:64	<b>RegSource</b>
Exists If: <code>((RegSource)[Src1.RegFile]!='IMM')</code>		
Format: <code>EU_INSTRUCTION_SOURCES_REG_REG</code>		
63:32	<b>Operand Controls</b>	
	Format: <code>EU_INSTRUCTION_OPERAND_CONTROLS</code>	
31:0	<b>Header</b>	
	Format: <code>EU_INSTRUCTION_HEADER</code>	

not - Logic Not			
Source:		EuIsa	
Length Bias:		4	
Description			
<p>The not instruction performs logical NOT operation (or one's complement) of src0 and storing the results in dst.</p> <p>This operation does not produce sign or overflow conditions. Only the .e/z or .ne/.nz conditional modifiers should be used.</p> <p>A register source operand can use a source modifier: Any source modifier is numeric, optionally changing a source value s to -s, abs(s), or -abs(s) before the NOT operation.</p>			
<p>Format: [(pred)] not[.cmod] (exec_size) dst src0</p>			
Restriction			
Restriction: Source modifier is not allowed if source is an accumulator.			
Syntax			
[(pred)] not[.cmod] (exec_size) reg reg [(pred)] not[.cmod] (exec_size) reg imm32			
Pseudocode			
<pre>Evaluate(WrEn); for ( n = 0; n &lt; exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = ~ src0.chan[n]; } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	Y
Src Types	Dst Types		
*B,*W,*D	*B,*W,*D		
DWord	Bit	Description	
0..3	127:64	<b>ImmSource</b>	
	Exists If:		([Operand Controls][Src0.RegFile]='IMM')
	Format:		EU_INSTRUCTION_SOURCES_IMM32
	127:64	<b>RegSource</b>	
Exists If:		([Operand Controls][Src0.RegFile]!='IMM')	
Format:		EU_INSTRUCTION_SOURCES_REG	
63:32	<b>Operand Controls</b>		
Format:		EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	<b>Header</b>		
Format:		EU_INSTRUCTION_HEADER	

## or - Logic Or

Source: EuIsa  
 Length Bias: 4

### Description

The or instruction performs component-wise logic OR operation between src0 and src1 and stores the results in dst.

This operation does not produce sign or overflow conditions. Only the .e/z or .ne/.nz conditional modifiers should be used.

Register source operands can use source modifiers:  
 Any source modifier is numeric, optionally changing a source value s to -s, abs(s), or -abs(s) before the OR operation.

Format:  
 [(pred)] or[.cmod] (exec\_size) dst src0 src1

### Restriction

Restriction: Source modifier is not allowed if source is an accumulator.

### Syntax

[(pred)] or[.cmod] (exec\_size) reg reg reg [(pred)] or[.cmod] (exec\_size) reg reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = src0.chan[n] | src1.chan[n]; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	Y

Src Types	Dst Types
*B,*W,*D	*B,*W,*D

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile] = 'IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>
Exists If: ([RegSource][Src1.RegFile] != 'IMM')		
Format: EU_INSTRUCTION_SOURCES_REG_REG		
63:32		<b>Operand Controls</b>
Format: EU_INSTRUCTION_OPERAND_CONTROLS		
31:0		<b>Header</b>
	Format: EU_INSTRUCTION_HEADER	

<h2>xor - Logic Xor</h2>			
Source:	EuIsa		
Length Bias:	4		
Description			
<p>The xor instruction performs component-wise logic XOR operation between src0 and src1 and stores the results in dst.</p> <p>This operation does not produce sign or overflow conditions. Only the .e/z or .ne/.nz conditional modifiers should be used.</p> <p>Register source operands can use source modifiers: Any source modifier is numeric, optionally changing a source value s to -s, abs(s), or -abs(s) before the XOR operation.</p>			
<p>Format: [(pred)] xor[.cmod] (exec_size) dst src0 src1</p>			
Restriction			
Restriction: Source modifier is not allowed if source is an accumulator.			
Syntax			
[(pred)] xor[.cmod] (exec_size) reg reg reg [(pred)] xor[.cmod] (exec_size) reg reg imm32			
Pseudocode			
<pre>Evaluate(WrEn); for ( n = 0; n &lt; exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = src0.chan[n] ^ src1.chan[n]; } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	Y
Src Types	Dst Types		
*B,*W,*D	*B,*W,*D		
DWord	Bit	Description	
0..3	127:64	<b>ImmSource</b>	
		Exists If:	([ImmSource][Src1.RegFile]='IMM')
	Format:	EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>	
Exists If:		([RegSource][Src1.RegFile]!='IMM')	
Format:	EU_INSTRUCTION_SOURCES_REG_REG		
63:32	<b>Operand Controls</b>		
Format:	EU_INSTRUCTION_OPERAND_CONTROLS		
31:0	<b>Header</b>		
	Format:	EU_INSTRUCTION_HEADER	

<b>MEDIA_CURBE_LOAD</b>								
Source:		RenderCS						
Length Bias:		2						
DWord	Bit	Description						
0	31:29	<b>Command Type</b>						
		Default Value:	3h GFXPIPE					
		Format:	OpCode					
	28:27	<b>Pipeline</b>						
		Default Value:	2h Media					
		Format:	OpCode					
	26:24	<b>Media Command Opcode</b>						
		Default Value:	0h MEDIA_CURBE_LOAD					
		Format:	OpCode					
	23:16	<b>SubOpcode</b>						
Default Value:		1h MEDIA_CURBE_LOAD SubOp						
Format:		OpCode						
15:0	<b>DWord Length</b>	Format:	=n Total Length - 2					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>2h</td> <td>DWORD_COUNT_n [Default]</td> <td>Excludes DWord (0,1)</td> </tr> </tbody> </table>		Value	Name	Description	2h	DWORD_COUNT_n [Default]
	Value	Name	Description					
	2h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)					
1	31:0	<b>Reserved</b>						
		Format:	MBZ					
2	31:17	<b>Reserved</b>						
		Format:	MBZ					
	16:0	<b>CURBE Total Data Length</b>						
Format:		U17 In Bytes						
<b>Description</b>								
This field provides the length in bytes of the CURBE data. This field must have the same alignment as the Curbe Object Data Start Address. As the CURBE data are sent directly to ROB, range is limited to CURBE Allocation Size. This field must be DWord (32-byte) aligned.								



<b>MEDIA_CURBE_LOAD</b>												
3	31:0	<p><b>CURBE Data Start Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>DynamicStateOffset[31:0] CURBE</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Description</th> </tr> <tr> <td>Specifies the 32-byte (DWord) aligned address of the CURBE data. This pointer is relative to the <b>Dynamics Base Address</b>.</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>[0,FFFFFFFFh]</td> <td></td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> <tr> <td> <p>Driver must invalidate the vertex fetch cache thru the <b>VF(address based) Cache Invalidation Enable</b> thru a PIPE_CONTROL command prior to reusing the same graphics memory space.</p> <p>VF cache invalidation must be done when any graphics memory space is reused within the same 64-byte cacheline.</p> </td> </tr> </table>	Format:	DynamicStateOffset[31:0] CURBE	Description	Specifies the 32-byte (DWord) aligned address of the CURBE data. This pointer is relative to the <b>Dynamics Base Address</b> .	Value	Name	[0,FFFFFFFFh]		Programming Notes	<p>Driver must invalidate the vertex fetch cache thru the <b>VF(address based) Cache Invalidation Enable</b> thru a PIPE_CONTROL command prior to reusing the same graphics memory space.</p> <p>VF cache invalidation must be done when any graphics memory space is reused within the same 64-byte cacheline.</p>
Format:	DynamicStateOffset[31:0] CURBE											
Description												
Specifies the 32-byte (DWord) aligned address of the CURBE data. This pointer is relative to the <b>Dynamics Base Address</b> .												
Value	Name											
[0,FFFFFFFFh]												
Programming Notes												
<p>Driver must invalidate the vertex fetch cache thru the <b>VF(address based) Cache Invalidation Enable</b> thru a PIPE_CONTROL command prior to reusing the same graphics memory space.</p> <p>VF cache invalidation must be done when any graphics memory space is reused within the same 64-byte cacheline.</p>												

<b>MEDIA_INTERFACE_DESCRIPTOR_LOAD</b>								
Source:	RenderCS							
Length Bias:	2							
A Media_State_Flush should be used before this command to ensure that the temporary Interface Descriptor storage is cleared.								
DWord	Bit	Description						
0	31:29	<b>Command Type</b>						
		Default Value:	3h GFXPIPE					
		Format:	OpCode					
	28:27	<b>Pipeline</b>						
		Default Value:	2h Media					
	26:24	<b>Media Command Opcode</b>						
Default Value:		0h MEDIA_INTERFACE_DESCRIPTOR_LOAD						
23:16	<b>SubOpcode</b>							
	Default Value:	2h MEDIA_INTERFACE_DESCRIPTOR_LOAD SubOp						
15:0	15:0	<b>DWord Length</b>						
		Format:	=n Total Length - 2					
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>2h</td> <td>DWORD_COUNT_n [Default]</td> <td>Excludes DWord (0,1)</td> </tr> </tbody> </table>		Value	Name	Description	2h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)
	Value	Name	Description					
2h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)						
1	31:0	<b>Reserved</b>						
		Format:	MBZ					
2	31:17	<b>Reserved</b>						
		Format:	MBZ					
	16:0	<b>Interface Descriptor Total Length</b>						
Format:		U17 In bytes						
<p>This field provides the length in bytes of the Interface Descriptor data. This field must have the same alignment as the Interface Descriptor Data Start Address. It must be DQWord (32-byte) aligned. As the Interface Descriptor data are sent directly to ROB, range is limited to CURBE Allocation Size.</p>								
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[32,1024]</td> <td>[1,32] interface descriptor entries</td> </tr> </tbody> </table>		Value	Name	[32,1024]	[1,32] interface descriptor entries			
Value	Name							
[32,1024]	[1,32] interface descriptor entries							

<b>MEDIA_INTERFACE_DESCRIPTOR_LOAD</b>												
3	31:0	<p><b>Interface Descriptor Data Start Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 15%;">Format:</td> <td>DynamicStateOffset[31:0]INTERFACE_DESCRIPTOR_DATA</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Description</th> </tr> <tr> <td>This bit specifies the <u>32-byte</u> aligned address of the Interface Descriptor data. This pointer is relative to the Dynamics Base Address.</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>[0,FFFFFFFFh]</td> <td></td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> <tr> <td> <p>Driver must invalidate the vertex fetch cache thru the <b>VF(address based) Cache Invalidation Enable</b> thru a PIPE_CONTROL command prior to reusing the same graphics memory space.</p> <p>VF cache invalidation must be done when any graphics memory space is reused within the same 64-byte cacheline.</p> </td> </tr> </table>	Format:	DynamicStateOffset[31:0]INTERFACE_DESCRIPTOR_DATA	Description	This bit specifies the <u>32-byte</u> aligned address of the Interface Descriptor data. This pointer is relative to the Dynamics Base Address.	Value	Name	[0,FFFFFFFFh]		Programming Notes	<p>Driver must invalidate the vertex fetch cache thru the <b>VF(address based) Cache Invalidation Enable</b> thru a PIPE_CONTROL command prior to reusing the same graphics memory space.</p> <p>VF cache invalidation must be done when any graphics memory space is reused within the same 64-byte cacheline.</p>
Format:	DynamicStateOffset[31:0]INTERFACE_DESCRIPTOR_DATA											
Description												
This bit specifies the <u>32-byte</u> aligned address of the Interface Descriptor data. This pointer is relative to the Dynamics Base Address.												
Value	Name											
[0,FFFFFFFFh]												
Programming Notes												
<p>Driver must invalidate the vertex fetch cache thru the <b>VF(address based) Cache Invalidation Enable</b> thru a PIPE_CONTROL command prior to reusing the same graphics memory space.</p> <p>VF cache invalidation must be done when any graphics memory space is reused within the same 64-byte cacheline.</p>												

<b>MEDIA_OBJECT</b>			
Source:		RenderCS	
Length Bias:		2	
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Media Command Pipeline</b>	
		Default Value:	2h Media
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	1h MEDIA_OBJECT
		Format:	OpCode
	23:16	<b>Media Command Sub-Opcode</b>	
		Default Value:	0h MEDIA_OBJECT SubOp
		Format:	OpCode
15:0	<b>DWord Length</b>		
	Default Value:	4h DWORD_COUNT_n	
	Format:	=n Total Length - 2	
	Excludes DWords 0,1		
	<b>Generic Mode:</b> DWord Length = N+4, where N is in the range of [0,504]. The maximum is 504 DW (equivalent to 63 8-DW registers).		
	When both inline and indirect data are fetched for this command, the total size in 8-DW registers must be less than 112		
	(with both inline data length N and indirect data length rounded up to 8-DW aligned individually). The minimal inline data length is 0.		
	1	31:8	<b>Reserved</b>
		7:6	<b>Reserved</b>
			Format:
		5	<b>Reserved</b>
	Format:		MBZ
4:0	<b>Interface Descriptor Offset</b>		
	Format:	U5	
		This field specifies the offset from the interface descriptor base pointer to the interface descriptor which will be applied to this object. It is specified in units of interface descriptors.	
2	31	<b>Children Present</b>	
		Format:	Enable
		Indicates that the root thread may send spawn messages to spawn child threads and/or	

## MEDIA\_OBJECT

		<p>synchronized root threads.                      If Children Present is not set, TS signals VFE to dereference the URB handle immediately after it receives acknowledgement from TD that the thread is dispatched.                      If Children Present is set, the URB handle is forwarded to the root thread and serves as the return URB handle for the root thread. TS does not signal deference at the time of dispatch. TS signals URB handle deference only when it receives a resource dereference message from the thread.  <i>In order avoid deadlock, such dereference must be issued once and only once for each URB handle.</i></p>												
	30:25	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ													
	24	<p><b>Thread Synchronization</b>                      This field when set indicates that the dispatch of the thread originated from this command is based on the "spawn root thread" message.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>No thread synchronization</td> </tr> <tr> <td>1</td> <td>Thread dispatch is synchronized by the 'spawn root thread' message</td> </tr> </tbody> </table>	Value	Name	0	No thread synchronization	1	Thread dispatch is synchronized by the 'spawn root thread' message						
Value	Name													
0	No thread synchronization													
1	Thread dispatch is synchronized by the 'spawn root thread' message													
	23	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ													
	22	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ													
	21	<p><b>Use Scoreboard</b>                      This field specifies whether the thread associated with this command uses hardware scoreboard. Only when this field is set, the scoreboard control fields in the VFE Dword are valid. If this field is cleared, the thread associated with this command bypasses hardware scoreboard.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Not using scoreboard</td> </tr> <tr> <td>1</td> <td>Using scoreboard</td> </tr> </tbody> </table>	Value	Name	0	Not using scoreboard	1	Using scoreboard						
Value	Name													
0	Not using scoreboard													
1	Using scoreboard													
	20	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ													
	19	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ													
	18:17	<p><b>Half-Slice Destination Select</b>                      This field selects the half slice that this thread must be sent to.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>10b</td> <td>Half-Slice 1</td> <td>Cannot be used in products without a Half-Slice 1.</td> </tr> <tr> <td>01b</td> <td>Half-Slice 0</td> <td></td> </tr> <tr> <td>00b</td> <td>Either half-slice</td> <td>Hardware will choose the slice based on load.</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If "Either half-slice" is selected then the Slice Destination Select must also specify "Either slice".</p>	Value	Name	Description	10b	Half-Slice 1	Cannot be used in products without a Half-Slice 1.	01b	Half-Slice 0		00b	Either half-slice	Hardware will choose the slice based on load.
Value	Name	Description												
10b	Half-Slice 1	Cannot be used in products without a Half-Slice 1.												
01b	Half-Slice 0													
00b	Either half-slice	Hardware will choose the slice based on load.												

<b>MEDIA_OBJECT</b>							
	16:0	<p><b>Indirect Data Length</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U17 In bytes</td> </tr> </table> <p>This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored.                      This field must have the same alignment as the Indirect Object Data Start Address.                      It must be DQWord (32-byte) aligned. As the indirect data are sent directly to URB, range is limited to 496 DW. When both inline and indirect data are fetched for this command, the total size in 8-DW registers must be less than 112 (with both inline data length and indirect data length rounded up to 8-DW aligned).</p>	Format:	U17 In bytes			
	Format:	U17 In bytes					
3	<p>31:0 <b>Indirect Data Start Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <div style="border: 1px solid black; padding: 5px; margin-top: 5px;"> <p style="text-align: center; color: blue; font-weight: bold;">Description</p> <p>This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the <b>Indirect Object Base Address</b>.</p> <p>Hardware ignores this field if indirect data is not present.</p> <p>Alignment of this address depends on the mode of operation.</p> <p>This field specifies the DWord aligned address of the indirect data.</p> </div> <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="width: 50%; text-align: center; color: blue;">Value</th> <th style="width: 50%; text-align: center; color: blue;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,512MB]</td> <td></td> </tr> </tbody> </table> <div style="border: 1px solid black; padding: 5px; margin-top: 5px;"> <p style="text-align: center; color: blue; font-weight: bold;">Programming Notes</p> <p>Driver must invalidate the vertex fetch cache through the VF(address based) Cache Invalidation Enable through a PIPE_CONTROL command prior to reusing the same graphics memory space.                      VF cache invalidation must be done when any graphics memory space is reused within the same 64-byte cacheline.</p> <p>Bits 31:29 MBZ</p> </div>	Format:	GraphicsAddress[31:0]	Value	Name	[0,512MB]	
Format:	GraphicsAddress[31:0]						
Value	Name						
[0,512MB]							
4	31:25	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
	Format:	MBZ					
	24:16	<p><b>Scoreboard Y</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U9</td> </tr> </table> <p>This field provides the Y term of the scoreboard value of the current thread.</p>	Format:	U9			
	Format:	U9					
15:9	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
8:0	<p><b>Scoreboard X</b></p>						

<b>MEDIA_OBJECT</b>				
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U9</td> </tr> </table> <p>This field provides the X term of the scoreboard value of the current thread.</p>	Format:	U9
Format:	U9			
5	31:20	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	19:16	<p><b>Scoreboard Color</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U4</td> </tr> </table> <p>This field specifies which dependency color the current thread belongs to. It affects the dependency scoreboard control.</p>	Format:	U4
	Format:	U4		
	15:8	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
7:0	<p><b>Scoreboard Mask</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">Boolean</td> </tr> </table> <p>Each bit indicates the corresponding dependency scoreboard is dependent on. This field is AND'd with the corresponding Scoreboard Mask field in the MEDIA_VFE_STATE command.</p> <p><b>Bit n (for n = 0...7):</b> Scoreboard n is dependent, where bit 0 maps to n = 0.</p>	Format:	Boolean	
Format:	Boolean			
6..n	31:0	<p><b>Inline Data</b></p> <p>Generic Mode: The format of this data is specified by software. Hardware does not interpret this data; it merely passes it to the kernel for processing. The total size for the inline data and indirect data must not exceed 112 registers.</p>		

<b>MEDIA_OBJECT_PRT</b>						
Source:		RenderCS				
Length Bias:		2				
<p>This command is for generating a Persistent Root Thread for the media pipeline. It only supports loading of inline data but not indirect data. The command can be used in all VFE modes, except VLD mode.</p> <p>For simplification, _PRT command has a fixed size of 16 DWORD</p>						
DWord	Bit	Description				
0	31:29	<b>Command Type</b>				
		Default Value:	3h GFXPIPE			
		Format:	OpCode			
	28:27	<b>Pipeline</b>				
		Default Value:	2h Media			
		Format:	OpCode			
26:24	<b>Media Command Opcode</b>					
	Default Value:	1h MEDIA_OBJECT_PRT				
	Format:	OpCode				
23:16	<b>SubOpcode</b>					
	Default Value:	2h MEDIA_OBJECT_PRT SubOp				
	Format:	OpCode				
15:0	<b>DWord Length</b>					
	Format:	=n Total Length - 2				
	<b>Note:</b> Regardless of the mode, inline data must be present in this command. The command size must fit within 16 dwords.					
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0Eh</td> <td>DWORD_COUNT_n [Default]</td> <td>Excludes DWord (0,1)</td> </tr> </tbody> </table>	Value	Name	Description	0Eh	DWORD_COUNT_n [Default]
Value	Name	Description				
0Eh	DWORD_COUNT_n [Default]	Excludes DWord (0,1)				
1	31:6	<b>Reserved</b>				
		Format:	MBZ			
	5	<b>Reserved</b>				
4:0	<b>Interface Descriptor Offset</b>					
	Format:	U5				
<p>This field specifies the offset from the interface descriptor base pointer to the interface descriptor which will be applied to this object. It is specified in units of interface descriptors.</p>						
2	31	<b>Children Present</b>				
		Format:	Enable			
<p>Indicates that the root thread may send spawn messages to spawn child threads and/or synchronized root threads.</p> <p>If Children Present is not set, TS signals VFE to dereference the URB handle immediately after it receives acknowledgement from TD that the thread is dispatched.</p>						



<b>MEDIA_OBJECT_PRT</b>											
		<p>If Children Present is set, the URB handle is forwarded to the root thread and serves as the return URB handle for the root thread. TS does not signal deference at the time of dispatch. TS signals URB handle deference only when it receives a resource dereference message from the thread.</p> <p>In order avoid deadlock, such de-reference must be issued once and only once for each URB handle.</p>									
	30:24	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ										
	23	<p><b>PRT_Fence Needed</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field specifies that a PRT_Fence is generated after dispatching the thread associated with this MEDIA_OBJECT_PRT. The PRT_Fence prevents additional threads following this persistent root thread until a thread spawn message is sent. The PRT_Fence is generated on first dispatch of the persistent root, as well as on re-dispatches of the persistent root after context restore.</p>	Format:	Enable							
Format:	Enable										
	22	<p><b>PRT_FenceType</b></p> <p>This field specifies the type of fence the PRT thread uses. If this field is set to 0, the fence is set at the end of the root thread queue. It will block the dispatch of the next root thread, but allowed these root threads to be populated through VFE to the root thread queue in TS. If this field is set to 1, the fence is set at the entry of VFE, similar to the fence set by the MEDIA_STATE_FLUSH command. No more command can go into the media pipe until a thread spawn message is sent (by the PRT).</p> <p>This field is only valid when PRT_Fence Needed is set to 1. Otherwise, it is ignored by hardware.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 40%;">Name</th> <th style="width: 45%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Root thread queue</td> <td>Root thread queue fence</td> </tr> <tr> <td>1h</td> <td>VFE state flush</td> <td>VFE state flush fence</td> </tr> </tbody> </table>	Value	Name	Description	0h	Root thread queue	Root thread queue fence	1h	VFE state flush	VFE state flush fence
Value	Name	Description									
0h	Root thread queue	Root thread queue fence									
1h	VFE state flush	VFE state flush fence									
	21:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ										
3	31:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ										
4..15	31:0	<p><b>Inline Data</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">U32</td> </tr> </table>	Format:	U32							
Format:	U32										

<b>MEDIA_OBJECT_WALKER</b>			
Source:		RenderCS	
Length Bias:		2	
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h Media
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	1h MEDIA_OBJECT_WALKER
		Format:	OpCode
	23:16	<b>SubOpcode</b>	
Default Value:		03h MEDIA_OBJECT_WALKER SubOp	
Format:		OpCode	
15:0	<b>DWord Length</b>		
	Default Value:	0Fh DWORD_COUNT_n	
	Format:	=n Total Length - 2	
<p><b>Note:</b> If this field is greater than 15, it indicates that inline data is present. If present, inline data is common for all threads generated from this command, If this field is 15, it indicates that inline data is not present. It should be noted that unlike other media object command, inline data is optional for this command.</p>			
1	31:8	<b>Reserved</b>	
	7:6	<b>Reserved</b>	
		Format:	Reserved
	5	<b>Reserved</b>	
4:0	<b>Interface Descriptor Offset</b>		
	Format:	U5	
<p>This field specifies the offset from the interface descriptor base pointer to the interface descriptor which will be applied to this object. It is specified in units of interface descriptors.</p>			
2	31	<b>Children Present</b>	
		Format:	Boolean
<p>Indicates that the root thread may send spawn messages to spawn child threads and/or synchronized root threads. If Children Present is not set, TS signals VFE to dereference the URB handle immediately after it receives acknowledgement from TD that the thread is dispatched. If Children Present is set, the URB handle is forwarded to the root thread and serves as the return URB handle for the root thread. TS does not signal deference at the time of dispatch. TS signals</p>			

<b>MEDIA_OBJECT_WALKER</b>							
	<p>URB handle deference only when it receives a resource dereference message from the thread. <i>In order avoid deadlock, such dereference must be issued once and only once for each URB handle.</i></p>						
30:25	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
24	<p><b>Thread Synchronization</b></p> <p>This field when set indicates that the dispatch of the thread originated from this command is based on the "spawn root thread" message.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>No thread synchronization</td> </tr> <tr> <td>1</td> <td>Thread dispatch is synchronized by the 'spawn root thread' message</td> </tr> </tbody> </table>	Value	Name	0	No thread synchronization	1	Thread dispatch is synchronized by the 'spawn root thread' message
Value	Name						
0	No thread synchronization						
1	Thread dispatch is synchronized by the 'spawn root thread' message						
23:22	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
21	<p><b>Use Scoreboard</b></p> <p>This field specifies whether the thread associated with this command uses hardware scoreboard. Only when this field is set, the scoreboard control fields in the VFE Dword are valid. If this field is cleared, the thread associated with this command bypasses hardware scoreboard.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Not using scoreboard</td> </tr> <tr> <td>1</td> <td>Using scoreboard</td> </tr> </tbody> </table>	Value	Name	0	Not using scoreboard	1	Using scoreboard
Value	Name						
0	Not using scoreboard						
1	Using scoreboard						
20:17	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
16:0	<p><b>Indirect Data Length</b></p> <table border="1"> <tr> <td>Format:</td> <td>U17 in bytes</td> </tr> </table> <p>This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored. This field must have the same alignment as the Indirect Object Data Start Address. It must be DQWord (32-byte) aligned. As the indirect data are sent directly to URB, range is limited to 496 DW. When both inline and indirect data are fetched for this command, the total size in 8-DW registers must be less than or equal to 63 (with both inline data length and indirect data length rounded up to 8-DW aligned).</p>	Format:	U17 in bytes				
Format:	U17 in bytes						
3	<p>31:0 <b>Indirect Data Start Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <table border="1"> <thead> <tr> <th>Description</th> </tr> </thead> <tbody> <tr> <td>This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the <b>Indirect Object Base Address</b>. Hardware ignores this field if indirect data is not present. Alignment of this address depends on the mode of operation.</td> </tr> <tr> <td>It is the DWord aligned address of the indirect data.</td> </tr> </tbody> </table>	Format:	GraphicsAddress[31:0]	Description	This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the <b>Indirect Object Base Address</b> . Hardware ignores this field if indirect data is not present. Alignment of this address depends on the mode of operation.	It is the DWord aligned address of the indirect data.	
Format:	GraphicsAddress[31:0]						
Description							
This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the <b>Indirect Object Base Address</b> . Hardware ignores this field if indirect data is not present. Alignment of this address depends on the mode of operation.							
It is the DWord aligned address of the indirect data.							

<b>MEDIA_OBJECT_WALKER</b>				
		Value	Name	Description
		[0 - 512MB]		(Bits 31:29 MBZ)
4	31:0	<b>Reserved</b>		
		Format:		MBZ
5	7:0	<b>Scoreboard Mask</b>		
		Format:		Boolean
		Each bit indicates the corresponding dependency scoreboard is dependent on. This field is AND'd with the corresponding Scoreboard Mask field in the MEDIA_VFE_STATE. All threads generated by this walker command share the same dynamic mask. <b>Bit n (for n = 0...7):</b> Scoreboard n is dependent, where bit 0 maps to n = 0.		
6	31	<b>Dual Mode</b>		
		Format:		Boolean
	30	<b>Repel</b>		
		Format:		Boolean
		<b>Programming Notes</b>		
		Repel should not be combined with either Dual Mode or Quad Mode.		
	29	<b>Reserved</b>		
		Format:		MBZ
	28	<b>Reserved</b>		
		Format:		MBZ
	27:24	<b>Color Count Minus One</b>		
		Format:		U4
		This field specifies the number of repeat of the inner most loop of the walker. Each repeated walk position is assigned with an incremental Color number. The Color number together with the X and Y position of the thread is used for dependency scoreboard control. <b>Usage Example:</b> This allows multiple sets of dependency threads to be dispatched.		
	23:21	<b>Reserved</b>		
		Format:		MBZ
	20:16	<b>Middle Loop Extra Steps</b>		
		Format:		U5
	15:14	<b>Reserved</b>		
		Format:		MBZ
	13:12	<b>Local Mid-Loop Unit Y</b>		
		Format:		S1
	11:10	<b>Reserved</b>		
		Format:		MBZ

<b>MEDIA_OBJECT_WALKER</b>		
	9:8	<b>Mid-Loop Unit X</b> Format: <span style="float: right;">S1</span>
	7:0	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
7	31:26	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	25:16	<b>Global Loop Exec Count</b> Format: <span style="float: right;">U10</span>
	15:10	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	9:0	<b>Local Loop Exec Count</b> Format: <span style="float: right;">U10</span>
8	31:25	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	24:16	<b>Block Resolution Y</b> Format: <span style="float: right;">U9</span> Vertical resolution of the local loop.
	15:9	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	8:0	<b>Block Resolution X</b> Format: <span style="float: right;">U9</span> Horizontal resolution of the local loop.
9	31:25	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	24:16	<b>Local Start Y</b> Format: <span style="float: right;">U9</span> Starting vertical position of the local loop.
	15:9	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	8:0	<b>Local Start X</b> Format: <span style="float: right;">U9</span> Starting horizontal position of the local loop.
10	31:25	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	24:16	<b>Local End Y</b>

<b>MEDIA_OBJECT_WALKER</b>				
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U9</td> </tr> </table> <p>Ending vertical position of the local loop.</p>	Format:	U9
	Format:	U9		
	15:9	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
8:0	<p><b>Local End X</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U9</td> </tr> </table> <p>Ending horizontal position of the local loop.</p>	Format:	U9	
Format:	U9			
11	31:26	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	25:16	<p><b>Local Outer Loop Stride Y</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S9</td> </tr> </table> <p>Vertical stride of the local outer loop, in 2's complement.</p>	Format:	S9
	Format:	S9		
15:10	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
9:0	<p><b>Local Outer Loop Stride X</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S9</td> </tr> </table> <p>Horizontal stride of the local outer loop, in 2's complement.</p>	Format:	S9	
Format:	S9			
12	31:26	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	25:16	<p><b>Local Inner Loop Unit Y</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S9</td> </tr> </table> <p>Vertical stride of the local inner loop, in 2's complement.</p>	Format:	S9
	Format:	S9		
15:10	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
9:0	<p><b>Local Inner Loop Unit X</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S9</td> </tr> </table> <p>Horizontal stride of the local inner loop, in 2's complement.</p>	Format:	S9	
Format:	S9			
13	31:25	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	24:16	<p><b>Global Resolution Y</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U9</td> </tr> </table> <p>Vertical resolution of the global loop.</p>	Format:	U9
Format:	U9			
15:9	<p><b>Reserved</b></p>			

<b>MEDIA_OBJECT_WALKER</b>		
		Format: MBZ
	8:0	<b>Global Resolution X</b> Format: U9 Horizontal resolution of the global loop.
14	31:26	<b>Reserved</b> Format: MBZ
	25:16	<b>Global Start Y</b> Format: S9 Starting vertical location of the global loop, in 2's complement.
	15:10	<b>Reserved</b> Format: MBZ
	9:0	<b>Global Start X</b> Format: S9 Starting horizontal location of the global loop, in 2's complement.
15	31:26	<b>Reserved</b> Format: MBZ
	25:16	<b>Global Outer Loop Stride Y</b> Format: S9 Vertical stride of the global outer loop, in 2's complement.
	15:10	<b>Reserved</b> Format: MBZ
	9:0	<b>Global Outer Loop Stride X</b> Format: S9 Horizontal stride of the global outer loop, in 2's complement.
16	31:26	<b>Reserved</b> Format: MBZ
	25:16	<b>Global Inner Loop Unit Y</b> Format: S9 Vertical stride of the global inner loop, in 2's complement.
	15:10	<b>Reserved</b> Format: MBZ

<b>MEDIA_OBJECT_WALKER</b>				
	9:0	<p><b>Global Inner Loop Unit X</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>S9</td> </tr> </table> <p>Horizontal stride of the global inner loop, in 2's complement.</p>	Format:	S9
Format:	S9			
17..n	31:0	<b>Inline Data</b>		



<b>MEDIA_STATE_FLUSH</b>						
Source:	RenderCS					
Length Bias:	2					
<p>This command updates the Message Gateway state. In particular, it updates the state for a selected Interface Descriptor.</p> <p>This command can be considered same as a MI_Flush except that only media parser will get flushed instead of the entire 3D/media render pipeline. The command should be programmed prior to new Media state, curbe and/or interface descriptor commands when switching to a new context or programming new state for the same context.</p> <p>With this command, pipelined state change is allowed for the media pipe.</p> <p>It should be cautious when using this command when child_present flag in the media state is enabled. This is because that CURBE state as well as Interface Descriptor state are shared between root threads and child threads. Changing these states while child threads are generated on the fly may cause unexpected behavior.</p> <p>Combining with MI_ARB_ON/OFF command, it is possible to support interruptability with the following command sequence where interrupt may be allowed only when MI_ARB_ON_OFF is ON:</p> <p>MEDIA_STATE_FLUSH  VFE_STATE // VFE will hold CS if watermark isn't met  MI_ARB_OFF // There must be at least one VFE command before this one  MEDIA_OBJECT .... MI_ARB_ON</p>						
DWord	Bit	Description				
0	31:29	<b>Command Type</b>				
		Default Value: 3h GFXPIPE Format: OpCode				
	28:27	<b>Pipeline</b>				
		Default Value: 2h Media Format: OpCode				
	26:24	<b>Media Command Opcode</b>				
		Default Value: 0h MEDIA_STATE_FLUSH Format: OpCode				
	23:16	<b>SubOpcode A</b>				
		Default Value: 4h MEDIA_STATE_FLUSH SubOp Format: OpCode				
	15:0	<b>DWord Length</b>				
		Format: =n Total Length - 2				
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>DWORD_COUNT_n [Default]</td> <td>Excludes DWord (0,1)</td> </tr> </tbody> </table>		Value	Name	Description	0h	DWORD_COUNT_n [Default]
Value	Name	Description				
0h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)				
1	31:9	<b>Reserved</b> Format: MBZ				
	8	<b>Disable Pre-emption</b> Format: Enable This bit causes the video front-end to ignore pre-emption requests if set. If this bit is set then				

<b>MEDIA_STATE_FLUSH</b>			
	<p>ARB_CHECK commands should not be used with it. A subsequent MEDIA_STATE_FLUSH command with this bit cleared will honor previous pre-emption requests.</p>		
7	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
6	<p><b>Watermark Required</b></p> <p>This is a single bit specifying if the MEDIA_STATE_FLUSH should stall further commands until there is enough room in a half-slice for the following thread group. The characteristics of the thread group are specified in the Interface Descriptor Offset.</p> <p>If set, the MEDIA_STATE_FLUSH stalls CS until there are enough threads in a half-slice, and enough SLM available in the same half-slice, and a free barrier if one is required. An Interface Descriptors can be updated after a Watermarked MEDIA_STATE_FLUSH only if it has not been used in the current context. Reusing an interface descriptor requires that this bit is clear to ensure the ID cache is reloaded.</p> <p>If clear, the MEDIA_STATE_FLUSH stalls CS until the TDL has dispatched the last thread, allowing the CURBE and Interface Descriptors to be updated by following commands.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Programming Notes</b></td> </tr> <tr> <td>If pre-emption is used, the WatermarkRequired bit must not be set.</td> </tr> </table>	<b>Programming Notes</b>	If pre-emption is used, the WatermarkRequired bit must not be set.
<b>Programming Notes</b>			
If pre-emption is used, the WatermarkRequired bit must not be set.			
5:0	<p><b>Interface Descriptor Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">U6</td> </tr> </table> <p>This field specifies the offset from the interface descriptor base pointer to the interface descriptor which describes what resources are required to meet the watermark.</p>	Format:	U6
Format:	U6		

<b>MEDIA_VFE_STATE</b>								
Source:		RenderCS						
Length Bias:		2						
DWord	Bit	Description						
0	31:29	<b>Command Type</b>						
		Default Value:	3h GFXPIPE					
		Format:	OpCode					
	28:27	<b>Pipeline</b>						
		Default Value:	2h Media					
		Format:	OpCode					
	26:24	<b>Media Command Opcode</b>						
		Default Value:	0h MEDIA_VFE_STATE					
		Format:	OpCode					
	23:16	<b>SubOpcode A</b>						
Default Value:		0h MEDIA_VFE_STATE SubOp						
Format:		OpCode						
15:0	<b>DWord Length</b>	Format:	=n Total Length - 2					
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 55%;">Name</th> <th style="width: 30%;">Description</th> </tr> </thead> <tbody> <tr> <td>06h</td> <td>DWORD_COUNT_n [Default]</td> <td>Excludes DWord (0,1)</td> </tr> </tbody> </table>		Value	Name	Description	06h	DWORD_COUNT_n [Default]
	Value	Name	Description					
	06h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)					
1	31:10	<b>Scratch Space Base Pointer</b>						
		Format:	GeneralStateOffset[31:10]					
Specifies the 1k-byte aligned address offset to scratch space for use by the kernel. This pointer is relative to the <b>General State Base Address</b> .								
1	9:4	<b>Reserved</b>						
		Format:	MBZ					

<b>MEDIA_VFE_STATE</b>										
3:0	<p><b>Per Thread Scratch Space</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U4</td> </tr> </table> <p>Specifies the amount of scratch space allowed to be used by each thread. The driver must allocate enough contiguous scratch space, pointed to by the Scratch Space Pointer, to ensure that the maximum threads in the device each get Per Thread Scratch Space size without exceeding the driver-allocated scratch space.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>[0,11]</td> <td></td> <td>indicating [1k bytes, 12k bytes]</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>The definition of this field is different from that in 3D fixed functions, where the per-thread scratch space is specified in powers of 2.</p>	Format:	U4	Value	Name	Description	[0,11]		indicating [1k bytes, 12k bytes]	
	Format:	U4								
	Value	Name	Description							
	[0,11]		indicating [1k bytes, 12k bytes]							
2	<p><b>31:16 Maximum Number of Threads</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U16-1 representing thread count</td> </tr> </table> <p>Range: [0, n-1] where <math>n = (\# \text{ EUs}) * (\# \text{ threads/EU})</math>. See <i>Graphics Processing Engine</i> for listing of #EUs and #threads in each device.</p> <p>Specifies the maximum number of simultaneous root threads allowed to be active. Used to avoid potential deadlock.</p> <p>If child threads are not planning on being used then this field can be set to its maximum value and there will be no thread limit beyond what is currently available in the system; the maximum value can include threads in slices that have been shut down for power reasons.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>MSB will be zero due to the range limit below.</p>	Format:	U16-1 representing thread count							
	Format:	U16-1 representing thread count								
	15:8	<p><b>Number of URB Entries</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U8</td> </tr> </table> <p>Specifies the number of URB entries that are used by the unit.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>[0,64]</td> <td></td> <td>[0,64] Entries</td> </tr> </tbody> </table>	Format:	U8	Value	Name	Description	[0,64]		[0,64] Entries
		Format:	U8							
Value		Name	Description							
[0,64]		[0,64] Entries								
7	<p><b>Reset Gateway Timer</b></p> <p>This field controls the reset of the timestamp counter maintained in Message Gateway.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Maintaining the existing timestamp state</td> </tr> <tr> <td>1h</td> <td>Resetting relative timer and latching the global timestamp</td> </tr> </tbody> </table>	Value	Name	0h	Maintaining the existing timestamp state	1h	Resetting relative timer and latching the global timestamp			
	Value	Name								
	0h	Maintaining the existing timestamp state								
1h	Resetting relative timer and latching the global timestamp									
6	<p><b>Bypass Gateway Control</b></p> <p>This field configures Gateway to use a simple message protocol.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Maintaining OpenGateway/ForwardMsg/CloseGateway protocol (legacy mode)</td> </tr> </tbody> </table>	Value	Name	0h	Maintaining OpenGateway/ForwardMsg/CloseGateway protocol (legacy mode)					
	Value	Name								
0h	Maintaining OpenGateway/ForwardMsg/CloseGateway protocol (legacy mode)									

<b>MEDIA_VFE_STATE</b>			
	1h	Bypassing OpenGateway/CloseGateway protocol	
5	<b>Reserved</b>		
4:3	<b>Gateway MMIO Access Control</b> The Gateway allows messages from EUs to read and write MMIO registers. This field limits this feature for security reasons		
	<b>Value</b>	<b>Name</b>	
	0	No MMIO read/write allowed	
	1	Reserved	
	2	MMIO read/write to any address	
2	<b>GPGPU Mode</b> This bit indicates whether the VFE is in GPGPU mode (will expect GPGPU_OBJECT and GPGPU_WALKER commands) or MEDIA mode (will expect MEDIA_OBJECT and MEDIA_WALKER commands)		
	<b>Value</b>	<b>Name</b>	
	0h	MEDIA Mode	
	1h	GPGPU Mode	
1:0	<b>Reserved</b>		
3	31:8	<b>Reserved</b>	
	7:0	<b>Reserved</b>	
	Format:	MBZ	
4	31:16	<b>URB Entry Allocation Size</b> Format: U16-1 Specifies the length of each URB entry used by the unit, in 256-bit register increments - 1. ROB address for URB starts after CURBE Allocated region. (URB Entry Allocation Size * Number of URB Entries) + CURBE Allocation Size + 32) must be less than or equal to the number of entries in the URB as described in vol5c.5 Shared Functions Unified Return Buffer, under the section "URB Size". If SLM is enabled then the number of available entries will be 1/3 the maximum URB entries.	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	[0,3040]		URB Entry Alloc Size when SLM is disabled.
	[0,992]		URB Entry Alloc Size when SLM is enabled.
	<b>Programming Notes</b>		
	When Inline data is used with MEDIA_OBJECT or MEDIA_OBJECT_WALKER, then the URB entry allocation size must match the Inline data size. If Indirect data is being used with MEDIA_OBJECT then the allocation size does not matter, but the total Allocation Size * Number of URB Entries should be sufficient for the Indirect data. If both Inline and Indirect are being used, then the allocation size must match the Inline and the total space must be enough for both the Indirect and Inline.		

<b>MEDIA_VFE_STATE</b>													
	15:0	<p><b>CURBE Allocation Size</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U12-1</td> </tr> </table> <p>Specifies the total length allocated for CURBE, in 256-bit register increments - 1. ROB address for CURBE starts at address 32. (URB Entry Allocation Size * Number of URB Entries) + CURBE Allocation Size + 32) must be less than or equal to the number of entries in the URB as described in vol5c.5 Shared Functions Unified Return Buffer, under the section "URB Size".</p> <p>If SLM is enabled then the number of available entries will be 1/3 the maximum URB entries.</p> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>[0,2016]</td> <td></td> <td>CURBE Alloc Size when SLM is disabled</td> </tr> <tr> <td>[0,992]</td> <td></td> <td>CURBE Alloc Size when SLM is enabled</td> </tr> </tbody> </table>	Format:	U12-1	Value	Name	Description	[0,2016]		CURBE Alloc Size when SLM is disabled	[0,992]		CURBE Alloc Size when SLM is enabled
	Format:	U12-1											
	Value	Name	Description										
	[0,2016]		CURBE Alloc Size when SLM is disabled										
[0,992]		CURBE Alloc Size when SLM is enabled											
5	31	<p><b>Scoreboard Enable</b></p> <p>This field enables and disables the hardware scoreboard in the Media Pipeline. If this field is cleared, hardware ignores the following scoreboard state fields.</p> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Scoreboard disabled</td> </tr> <tr> <td>1h</td> <td>Scoreboard enabled</td> </tr> </tbody> </table>	Value	Name	0h	Scoreboard disabled	1h	Scoreboard enabled					
	Value	Name											
	0h	Scoreboard disabled											
1h	Scoreboard enabled												
30	<p><b>Scoreboard Type</b></p> <p>This field selects the type of scoreboard in use.</p> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Stalling scoreboard</td> </tr> <tr> <td>1h</td> <td>Non-stalling scoreboard</td> </tr> </tbody> </table>	Value	Name	0h	Stalling scoreboard	1h	Non-stalling scoreboard						
Value	Name												
0h	Stalling scoreboard												
1h	Non-stalling scoreboard												
	29:8	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
	Format:	MBZ											
	7:0	<p><b>Scoreboard Mask</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable[8]</td> </tr> </table> <p>Each bit indicates the corresponding dependency scoreboard is enabled. The scoreboard is based on the relative (X, Y) distance from the current threads' (X, Y) position. Bit n (for n = 0...7): Score n is enabled.</p>	Format:	Enable[8]									
Format:	Enable[8]												
6	31:28	<p><b>Scoreboard 3 Delta Y</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>S3</td> </tr> </table> <p>Relative vertical distance of the dependent instance assigned to scoreboard 3, in the form of 2's compliment.</p>	Format:	S3									
	Format:	S3											
27:24	<p><b>Scoreboard 3 Delta X</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>S3</td> </tr> </table> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 3, in the form of 2's compliment.</p>	Format:	S3										
Format:	S3												

<b>MEDIA_VFE_STATE</b>				
	23:20	<p><b>Scoreboard 2 Delta Y</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative vertical distance of the dependent instance assigned to scoreboard 2, in the form of 2's compliment.</p>	Format:	S3
	Format:	S3		
	19:16	<p><b>Scoreboard 2 Delta X</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 2, in the form of 2's compliment.</p>	Format:	S3
	Format:	S3		
	15:12	<p><b>Scoreboard 1 Delta Y</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative vertical distance of the dependent instance assigned to scoreboard 1, in the form of 2's compliment.</p>	Format:	S3
	Format:	S3		
11:8	<p><b>Scoreboard 1 Delta X</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 1, in the form of 2's compliment.</p>	Format:	S3	
Format:	S3			
7:4	<p><b>Scoreboard 0 Delta Y</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative vertical distance of the dependent instance assigned to scoreboard 0, in the form of 2's compliment.</p>	Format:	S3	
Format:	S3			
3:0	<p><b>Scoreboard 0 Delta X</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 0, in the form of 2's compliment.</p>	Format:	S3	
Format:	S3			
7	31:28	<p><b>Scoreboard 7 Delta Y</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative vertical distance of the dependent instance assigned to scoreboard 7, in the form of 2's compliment.</p>	Format:	S3
	Format:	S3		
	27:24	<p><b>Scoreboard 7 Delta X</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 7, in the form of 2's compliment.</p>	Format:	S3
Format:	S3			
23:20	<p><b>Scoreboard 6 Delta Y</b></p>			

<b>MEDIA_VFE_STATE</b>			
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative vertical distance of the dependent instance assigned to scoreboard 6, in the form of 2's compliment.</p>	Format:	S3
Format:	S3		
19:16	<p><b>Scoreboard 6 Delta X</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 6, in the form of 2's compliment.</p>	Format:	S3
Format:	S3		
15:12	<p><b>Scoreboard 5 Delta Y</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative vertical distance of the dependent instance assigned to scoreboard 5, in the form of 2's compliment.</p>	Format:	S3
Format:	S3		
11:8	<p><b>Scoreboard 5 Delta X</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 5, in the form of 2's compliment.</p>	Format:	S3
Format:	S3		
7:4	<p><b>Scoreboard 4 Delta Y</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative vertical distance of the dependent instance assigned to scoreboard 4, in the form of 2's compliment.</p>	Format:	S3
Format:	S3		
3:0	<p><b>Scoreboard 4 Delta X</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S3</td> </tr> </table> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 4, in the form of 2's compliment.</p>	Format:	S3
Format:	S3		



<b>MFC_AVC_PAK_OBJECT</b>			
Source:	VideoCS		
Length Bias:	2		
<p>The MFC_AVC_PAK_OBJECT command is the second primitive command for the AVC Encoding Pipeline. The same command is used for both CABAC and CAVLC modes. The MV Data portion of the bitstream is loaded as indirect data object. Before issuing a MFC_AVC_PAK_OBJECT command, all AVC MFX states need to be valid. Therefore the commands used to set these states need to have been issued prior to the issue of this command. MB record must be consecutive with no gaps, hence we do not need MB(x,y) in each MB command. Internal counter will keep track of the current MB address, starting from the Start_MB_In_Slice loaded at the beginning of each slice. MFC_AVC_PAK_OBJECT command follows the MbType definition like MFD. Many fields in this command are identical to that in VME output. This is intended to reduce software converting overhead from VME to PAK. Encoding statistical data such as the total size of the output bitstream are provided through MMIO registers. Software may access these registers through MI_STORE_REGISTER_MEM command.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFC_AVC_PAK_OBJECT
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	1h AVC_ENC
		Format:	OpCode
	23:21	<b>SubOpcode A</b>	
Default Value:		2h	
Format:		OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	9h	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Format:	=n Length -2	
	<b>Value</b>	<b>Name</b>	
	0009h	DWORD_COUNT_n [Default]	
1	31:10	<b>Reserved</b>	
		Format:	MBZ
	9:0	<b>Indirect PAK-MV Data Length</b> This field provides the length in bytes of the indirect data, which contains all the MVs for the current MB (in any partitioning and subpartitioning form). A value zero indicates that indirect	

<b>MFC_AVC_PAK_OBJECT</b>					
		data fetching is disabled - subsequently, the Indirect PAK-MV Data Start Address field is ignored. This field must have the same alignment as the Indirect PAK-MV Data Start Address. This field must be DW aligned (since each MV is 4 bytes in size). Driver has to derived this field from MVsize (MVquantity in DXVA, exact size) *4 bytes per MV.			
2	31:29	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ	
	Format:	MBZ			
28:0	<p><b>Indirect PAK-MV Data Start Address Offset</b></p> <p>This field specifies the memory starting address (offset) of the MV data to be fetched into PAK Subsystem for processing. This pointer is relative to the MFC Indirect PAK-MV Object Base Address. Hardware ignores this field if indirect data is not present, i.e. the Indirect PAK-MV Data Length is set to 0. It is a Dword aligned address in all AVC encoding configuration, since each MV is 4 bytes in size.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 60%; text-align: center;">Value</th> <th style="width: 40%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,512MB)</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,512MB)	
Value	Name				
[0,512MB)					
3..10	31:0	<p><b>Inline Data</b></p> <p>All the required MB level controls and parameters for encoding are captured as inline data of the MFC_AVC_PAK_OBJECT command. It has a fixed size of 8 DWs. Its definition is described in the next section.</p>			

## MFC\_MPEG2\_PAK\_OBJECT

Source: VideoCS

Length Bias: 2

The MFC\_MPEG2\_PAK\_OBJECT command is the second primitive command for the MPEG-2 Encoding Pipeline. Different from AVC, the MV Data portion of the bitstream is loaded as part of MB control data.

Before issuing a MFC\_MPEG2\_PAK\_OBJECT command, all MPEG2\_MFX states need to be valid. Therefore the commands used to set these states need to have been issued prior to the issue of this command.

MB record must be consecutive with no gaps, hence we do not need MB(x,y) in each MB command. Internal counter will keep track of the current MB address, starting from the Start\_MB\_In\_Slice loaded at the beginning of each slice.

MFC\_MPEG2\_PAK\_OBJECT command follows the MbType definition like MFD. Many fields in this command are identical to that in VME output. This is intended to reduce software converting overhead from VME to PAK.

Encoding statistical data such as the total size of the output bitstream are provided through MMIO registers. Software may access these registers through MI\_STORE\_REGISTER\_MEM command.

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFC_AVC_PAK_INSERT_OBJECT
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	3h MPEG2
Format:		OpCode	
23:21	<b>SubOpcode A</b>		
	Default Value:	2h ENC	
	Format:	OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	9h MEDIA_	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Default Value:	0007h Excludes DWord (0,1)	
	Format:	=n Total Length - 2	
1.8	31:0	<b>Inline Data</b> All the required MB level controls and parameters for encoding are captured as inline data of	

## MFC\_MPEG2\_PAK\_OBJECT

		the MFC_MPEG2_PAK_OBJECT command. It has a fixed size of 8 DWs. Its definition is described in the next section
--	--	---

<b>MFC_MPEG2_SLICEGROUP_STATE</b>									
Source:	VideoCS								
Length Bias:	2								
<p>This is a slice group level command and can be issued multiple times within a picture that is comprised of multiple slice groups. The same command is used for AVC encoder (PAK mode) and decoder (VLD and IT modes).</p>									
DWord	Bit	Description							
0	31:29	<b>Command Type</b>							
		Default Value:	3h PARALLEL_VIDEO_PIPE						
		Format:	OpCode						
	28:27	<b>Pipeline</b>							
		Default Value:	2h MFX_MPEG2_SLICEGROUP_STATE						
		Format:	OpCode						
	26:24	<b>Media Command Opcode</b>							
		Default Value:	3h MPEG2						
		Format:	OpCode						
	23:21	<b>SubOpcode A</b>							
Default Value:		2h MEDIA_							
Format:		OpCode							
20:16	<b>SubOpcode B</b>								
	Default Value:	3h MEDIA_							
	Format:	OpCode							
15:12	<b>Reserved</b>								
	Format:	MBZ							
11:0	<b>DWord Length</b>								
	Default Value:	6h Excludes DWord (0,1)							
	Format:	=n Total Length - 2							
1	31	<b>MbRateCtrlFlag- RateControlCounterEnable (Encoder-only)</b> To enable the accumulation of bit allocation for rate controlThis field enables hardware Rate Control logic. The rest of the RC control fields are only valid when this field is set to 1. Otherwise, hardware ignores these fields. Note: To reset MB level rate control (QRC), we need to set both bits MbRateCtrlFlag and MbRateCtrlReset to 1 in the new slice							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> </tr> <tr> <td>1h</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0h	Disable	1h	Enable	
Value	Name								
0h	Disable								
1h	Enable								
1	30	<b>MbRateCtrlReset- ResetRateControlCounter (Encoder-only)</b> To reset the bit allocation accumulation counter to 0 to restart the rate control.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Not reset</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>reset</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable	Not reset	1h
Value	Name	Description							
0h	Disable	Not reset							
1h	Enable	reset							

<b>MFC_MPEG2_SLICEGROUP_STATE</b>		
29:28	<b>MbRateCtrlMode- RC Trigggle Mode (Encoder-only)</b>	
	<b>Value</b>	<b>Name</b>
	00b	Always Rate Control, whereas RC becomes active if sum_act > sum_target or sum_act < sum_target
	01b	Gentle Rate Control, whereas RC becomes active if sum_act > upper_midpt or sum_act < lower_midpt
	10b	Loose Rate Control, whereas RC becomes active if sum_act > sum_max or sum_act < sum_min
	11b	Reserved
27:24	<b>MbRateCtrlParam- RC Stable Tolerance (Encoder-only)</b>	
	Format:	U4
	This field specifies the tolerance required to deactivate RC once it has been triggered.	
	<b>Value</b>	<b>Name</b>
	[0, 15]	
23	<b>RateCtrlPanicFlag - RC Panic Enable (Encoder-only)</b>	
	If this field is set to 1, RC enters panic mode when sum_act > sum_max. RC Panic Type field controls what type of panic behavior is invoked.	
	<b>Value</b>	<b>Name</b>
	0	Disable
	1	Enable
22	<b>RateCtrlPanicType - RC Panic Type (Encoder-only)</b>	
	This field selects between two RC Panic methods. If it is set to 0, in panic mode, the macroblock QP is maxed out, setting to requested QP + QP_max_pos_mod. If it is set to 1, for an intra macroblock, AC CBPs are set to zero (note that DC CBPs are not modified). For inter macroblocks, AC and DC CBPs are forced to zero.	
	<b>Value</b>	<b>Name</b>
	0h	QP Panic
	1h	CBP Panic
21	<b>Reserved</b>	
	Format:	MBZ
20	<b>SkipConvDisabled - MB Type Skip Conversion Disable (Encoder-only)</b>	
	This field is only valid for a P or B slice. It must be zero for other slice types. Rules are provided in Section 2.3.3.1.6	
	<b>Value</b>	<b>Name</b>
	0h	Enable
	1h	Disable
19	<b>IsLastSliceGrp</b>	
	IsLastSliceGrp = 1 if the current slice group is the last slice group of a picture; 0 otherwise. It is used by the zero filling in the Minimum Frame Size test.	
18	<b>Reserved</b>	

<b>MFC_MPEG2_SLICEGROUP_STATE</b>										
17	<b>HeaderPresentFlag - Header Insertion Present in Bitstream (Encoder-only)</b>									
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>no header insertion into the output bitstream buffer, in front of the current slice encoded bits</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>header insertion into the output bitstream buffer is present, and is in front of the current slice encoded bits.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable	no header insertion into the output bitstream buffer, in front of the current slice encoded bits	1h	Enable	header insertion into the output bitstream buffer is present, and is in front of the current slice encoded bits.
	Value	Name	Description							
0h	Disable	no header insertion into the output bitstream buffer, in front of the current slice encoded bits								
1h	Enable	header insertion into the output bitstream buffer is present, and is in front of the current slice encoded bits.								
16	<b>SliceData PresentFlag - SliceData Insertion Present in Bitstream (Encoder-only)</b>									
16	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>no Slice Data insertion into the output bitstream buffer</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Slice Data insertion into the output bitstream buffer is present.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable	no Slice Data insertion into the output bitstream buffer	1h	Enable	Slice Data insertion into the output bitstream buffer is present.
	Value	Name	Description							
	0h	Disable	no Slice Data insertion into the output bitstream buffer							
1h	Enable	Slice Data insertion into the output bitstream buffer is present.								
15	<b>TailPresentFlag - Tail Insertion Present in bitstream (Encoder-only)</b>									
15	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>no tail insertion into the output bitstream buffer, after the current slice encoded bits</td> </tr> <tr> <td>1h</td> <td></td> <td>tail insertion into the output bitstream buffer is present, and is after the current slice encoded bits.</td> </tr> </tbody> </table>	Value	Name	Description	0h		no tail insertion into the output bitstream buffer, after the current slice encoded bits	1h		tail insertion into the output bitstream buffer is present, and is after the current slice encoded bits.
	Value	Name	Description							
	0h		no tail insertion into the output bitstream buffer, after the current slice encoded bits							
1h		tail insertion into the output bitstream buffer is present, and is after the current slice encoded bits.								
14	<b>FirstSliceHdrDisabled</b> when this is on, the first slice header of the slice group is expected to be provided by the user via insertion command. PAK HW will skip it.									
13	<b>IntraSlice</b> intra slice value included in slice headers, when IntraSliceFlag = 1.									
12	<b>IntraSliceFlag</b> intra slice flag included in slice headers									
11:8	<b>Reserved</b>									
<table border="1"> <tr> <td>Format:</td> <td>MBZ for SliceID extension</td> </tr> </table>		Format:	MBZ for SliceID extension							
Format:	MBZ for SliceID extension									
7:4	<b>SliceID[3:0] (Encoder-only)</b> To identify the output data (coding information record) returned for rate control from PAK to ENC and VPP									
3:2	<b>Reserved</b>									
<table border="1"> <tr> <td>Format:</td> <td>MBZ for StreamID extension</td> </tr> </table>		Format:	MBZ for StreamID extension							
Format:	MBZ for StreamID extension									
1:0	<b>StreamID[1:0] (Encoder-only)</b> To identify the output data (coding information record) returned for rate control from PAK to ENC and VPP									
2	31:24 <b>NextSgMbYcnt - also NextStartVertPos</b> Vertical count of the first MB in the next slice group (Encoder-only)Note: This field restricts total number of MB in the Y direction to 255 or less.									
	23:16 <b>NextSgMbXcnt - also NextStartHorzPos</b> BitFieldDesc									
	15:8 <b>FirstMbYcnt - also CurrStartVertPos</b>									
<table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table>		Format:	U8							
Format:	U8									
also CurrStartVertPos, Vertical count of the first MB in the current slice group (Encoder-only)										

<b>MFC_MPEG2_SLICEGROUP_STATE</b>								
3	7:0	<p><b>FirstMbXcnt - also CurrStartHorzPos</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U8</td> </tr> </table> <p>Horizontal count of the first MB in the current slice group (Encoder-only)</p>	Format:	U8				
	Format:	U8						
	31:9	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ				
	Format:	MBZ						
	8	<p><b>SliceGroupSkip</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td style="width: 60%;">//Encoder Only</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>All macroblocks are skipped</p>	Exists If:	//Encoder Only	Format:	U1		
Exists If:	//Encoder Only							
Format:	U1							
7:6	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ					
Format:	MBZ							
5:0	<p><b>SliceGroupQp</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td style="width: 60%;">//Encoder Only</td> </tr> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>Initial slice quality parameter</p>	Exists If:	//Encoder Only	Format:	U6			
Exists If:	//Encoder Only							
Format:	U6							
4	31:29	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ				
	Format:	MBZ						
28:0	<p><b>BitstreamOffset - Indirect PAK-BSE Data Start Address (Write)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td style="width: 60%;">//Encoder Only</td> </tr> </table> <p>This field specifies the memory starting address (offset) to write out the compressed bitstream data from the BSE processing. This pointer is relative to the MFC Indirect PAK-BSE Object Base Address. It is a byte-aligned address for the AVC bitstream data in both CABAC/CAVLC Modes. For Write, there is no need to have a data length field. It is assumed the global memory bound check specified in the IND_OBJ_BASE_ADDRESS command (Indirect PAK-BSE Object Access Upper Bound) will take care of any illegal write access. This field is only valid for AVC encode mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 60%; text-align: center;">Value</th> <th style="width: 40%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,512MB)</td> <td></td> </tr> </tbody> </table>	Exists If:	//Encoder Only	Value	Name	[0,512MB)		
Exists If:	//Encoder Only							
Value	Name							
[0,512MB)								
5	31:24	<p><b>MaxQpNegModifier - Magnitude of QP Max Negative Modifier (Encoder-only)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U8</td> </tr> </table> <p>This field specifies the lower limit of the QP modifier.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0, 51]</td> <td></td> </tr> </tbody> </table>	Format:	U8	Value	Name	[0, 51]	
	Format:	U8						
Value	Name							
[0, 51]								
23:16	<p><b>MaxQpPosModifier - Magnitude of QP Max Positive Modifier (Encoder-only)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U8</td> </tr> </table> <p>This field specifies the upper limit of the QP modifier.</p>	Format:	U8					
Format:	U8							



<b>MFC_MPEG2_SLICEGROUP_STATE</b>					
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0, 51]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0, 51]	
Value	Name				
[0, 51]					
15:12	<p><b>ShrinkParam - Shrink Resistance (Encoder-only)</b></p> <p>Format: <span style="float: right;">U4</span></p> <p>This field specifies the additional points added each time decreased correction is invoked.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0, 15]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0, 15]	
Value	Name				
[0, 15]					
11:8	<p><b>Shrinkaram - Shrink Init (Encoder-only)</b></p> <p>Format: <span style="float: right;">U4</span></p> <p>This field specifies the initial points required to trip decreased control.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0, 15]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0, 15]	
Value	Name				
[0, 15]					
7:4	<p><b>GrowParam - Grow Resistance (Encoder-only)</b></p> <p>Format: <span style="float: right;">U4</span></p> <p>This field specifies the additional points added each time increased correction is invoked.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0, 15]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0, 15]	
Value	Name				
[0, 15]					
3:0	<p><b>GrowParam - Grow Init (Encoder-only)</b></p> <p>Format: <span style="float: right;">U4</span></p> <p>This field specifies the initial points required to trip increased control.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0, 15]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0, 15]	
Value	Name				
[0, 15]					
6	<p>31:24 <b>Reserved</b></p> <p>Format: <span style="float: right;">MBZ</span></p>				
	<p>23:20 <b>CorrectPoints - Correct 6 (Encoder-only)</b></p> <p>Format: <span style="float: right;">U4</span></p> <p>This field specifies the points used in the lowermost RC region when sum_act &lt;= sum_min.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0, 15]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0, 15]	
	Value	Name			
	[0, 15]				
<p>19:16 <b>CorrectPoints - Correct 5 (Encoder-only)</b></p> <p>Format: <span style="float: right;">U4</span></p> <p>This field specifies the points used in the fifth RC region when sum_act &gt; sum_min but &lt;= lower_midpt.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0, 15]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0, 15]		
Value	Name				
[0, 15]					
<p>15:12 <b>CorrectPoints - Correct 4 (Encoder-only)</b></p> <p>Format: <span style="float: right;">U4</span></p> <p>This field specifies the points used in the fourth RC region when sum_act &gt; lower_midpt but &lt;= sum_target.</p>					

<b>MFC_MPEG2_SLICEGROUP_STATE</b>							
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0, 15]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0, 15]			
Value	Name						
[0, 15]							
11:8	<p><b>CorrectPoints - Correct 3 (Encoder-only)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U4</td> </tr> </table> <p>This field specifies the points used in the third RC region when sum_act &gt; sum_target but &lt;= upper_midpt.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0, 15]</td> <td></td> </tr> </tbody> </table>	Format:	U4	Value	Name	[0, 15]	
Format:	U4						
Value	Name						
[0, 15]							
7:4	<p><b>CorrectPoints - Correct 2 (Encoder-only)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U4</td> </tr> </table> <p>This field specifies the points used in the second RC region when sum_act &gt; upper_midpt but &lt;= sum_max.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0, 15]</td> <td></td> </tr> </tbody> </table>	Format:	U4	Value	Name	[0, 15]	
Format:	U4						
Value	Name						
[0, 15]							
3:0	<p><b>CorrectPoints - Correct 1 (Encoder-only)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U4</td> </tr> </table> <p>This field specifies the points used in the topmost RC region when sum_act &gt; sum_max</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0, 15]</td> <td></td> </tr> </tbody> </table>	Format:	U4	Value	Name	[0, 15]	
Format:	U4						
Value	Name						
[0, 15]							
7	<p>31:28 <b>CV7 - Clamp Value 7 (Encoder-only)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Encoder Only</td> </tr> </table>	Exists If:	//Encoder Only				
	Exists If:	//Encoder Only					
	<p>27:24 <b>CV6 - Clamp Value 6 (Encoder-only)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Encoder Only</td> </tr> <tr> <td>Format:</td> <td>U4</td> </tr> </table>	Exists If:	//Encoder Only	Format:	U4		
	Exists If:	//Encoder Only					
	Format:	U4					
	<p>23:20 <b>CV5 - Clamp Value 5 (Encoder-only)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Encoder Only</td> </tr> <tr> <td>Format:</td> <td>U4</td> </tr> </table>	Exists If:	//Encoder Only	Format:	U4		
	Exists If:	//Encoder Only					
	Format:	U4					
<p>19:16 <b>CV4 - Clamp Value 4 (Encoder-only)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Encoder Only</td> </tr> <tr> <td>Format:</td> <td>U4</td> </tr> </table>	Exists If:	//Encoder Only	Format:	U4			
Exists If:	//Encoder Only						
Format:	U4						
<p>15:12 <b>CV3 - Clamp Value 3 (Encoder-only)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Encoder Only</td> </tr> <tr> <td>Format:</td> <td>U4</td> </tr> </table>	Exists If:	//Encoder Only	Format:	U4			
Exists If:	//Encoder Only						
Format:	U4						
<p>11:8 <b>CV2 - Clamp Value 2 (Encoder-only)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Encoder Only</td> </tr> <tr> <td>Format:</td> <td>U4</td> </tr> </table>	Exists If:	//Encoder Only	Format:	U4			
Exists If:	//Encoder Only						
Format:	U4						
<p>7:4 <b>CV1 - Clamp Value 1 (Encoder-only)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Encoder Only</td> </tr> </table>	Exists If:	//Encoder Only					
Exists If:	//Encoder Only						

## MFC\_MPEG2\_SLICEGROUP\_STATE

Format: U4

**3:0 CV0 - Clamp Value 0 (Encoder-only)**

If the magnitude of coefficients at locations assigned with CV0 (mapping shown below) exceeds  $2CV0-1$ , they are replaced with  $2CV0-1$ . For coefficients at locations marked as 'none', no clamping is performed. The following mappings are only applied to luma and chroma blocks\subblocks containing AC coefficients (blocks\subblocks with only DC coeffs will not be clamped).

For 8x8 frame block, each coefficient is mapped to one of the eight CV values as following:

none	none	CV7	CV6	CV5	CV4	CV3	CV3
none	CV7	CV6	CV5	CV4	CV3	CV3	CV2
CV7	CV6	CV5	CV4	CV3	CV3	CV2	CV2
CV6	CV5	CV4	CV3	CV3	CV2	CV2	CV1
CV5	CV4	CV3	CV3	CV2	CV2	CV1	CV1
CV4	CV3	CV3	CV2	CV2	CV1	CV1	CV0
CV3	CV3	CV2	CV2	CV1	CV1	CV0	CV0
CV3	CV2	CV2	CV1	CV1	CV0	CV0	CV0

For 8x8 field block, each coefficient is mapped to one of the eight CV values as following:

none	none	CV6	CV5	CV4	CV3	CV2	CV1
none	CV7	CV6	CV5	CV4	CV3	CV2	CV1
CV7	CV6	CV5	CV4	CV3	CV3	CV2	CV1
CV7	CV6	CV5	CV4	CV3	CV2	CV2	CV1
CV6	CV5	CV4	CV4	CV3	CV2	CV1	CV0
CV6	CV5	CV4	CV3	CV2	CV2	CV1	CV0
CV5	CV5	CV4	CV3	CV2	CV1	CV1	CV0
CV5	CV5	CV4	CV3	CV2	CV1	CV1	CV0

## MFD\_AVC\_BSD\_OBJECT

Source: VideoCS  
 Length Bias: 2

The MFD\_AVC\_BSD\_OBJECT command is the only primitive command for the AVC Decoding Pipeline. The same command is used for both CABAC and CAVLD modes. The Slice Data portion of the bitstream is loaded as indirect data object. Before issuing a MFD\_AVC\_BSD\_OBJECT command, all AVC states of the MFD Engine need to be valid. Therefore the commands used to set these states need to have been issued prior to the issue of a MFD\_AVC\_BSD\_OBJECT command.

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFD_AVC_BSD_OBJECT
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	1h AVC_DEC
		Format:	OpCode
	23:21	<b>SubOpcode A</b>	
Default Value:		1h	
Format:		OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	8h	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Default Value:	4h Excludes DWord (0,1) = 0004	
	Format:	=n Total Length - 2	
1	31:24	<b>Reserved</b>	
		Format:	MBZ
	23:0	<b>Indirect BSD Data Length</b>	
		Format:	U24
<p>This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored. This field must have the same alignment as the Indirect Object Data Start Address.</p> <p>AVC Short Format: It is the length in bytes of the bitstream data for the current slice, including Slice Header + Slice Data + Emulation Prevention Bytes + any filling trailing zeros after the last MB.</p>			

<b>MFD_AVC_BSD_OBJECT</b>					
		Hardware ignores the contents after the last non-zero byte. Trailing zero is allowed and handled correctly in both CABAC and CAVLC modes.			
2	31:29	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Format:	MBZ	
	Format:	MBZ			
28:0	<p><b>Indirect BSD Data Start Address</b></p> <p>This field specifies the Graphics Memory starting address of the data to be fetched into BSD Unit for processing. This pointer is relative to the <b>MFD Indirect Object Base Address</b>. Hardware ignores this field if indirect data is not present.</p> <p>It is a byte-aligned address for the AVC bitstream data in both CABAC/CAVLD Modes. In implementing a phantom slice at the end of a picture for automatic error concealment, this field should set to 0.</p> <p>It includes the NAL Header (the NAL Header does not need to perform EMU detection). For AVC Base Layer, it is a single byte. But for MVC, the NAL Header is 4 Bytes long. These NAL Header Unit must be passed to HW in the compressed bitstream buffer.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="text-align: center; width: 60%;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,512MB)</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,512MB)	
Value	Name				
[0,512MB)					
3..5	31:0	<p><b>Inline Data</b></p> <p>All the required Slice Header parameters and error handling settings are captured as InLine Data of the AVC_BSD_OBJECT command. It has a fixed size of 4 DWs. Its definition is described in the following section: Inline Data Description.</p>			

## MFD\_AVC\_DPB\_STATE

Source: VideoCS

Length Bias: 2

This is a frame level state command used only in DXVA2 AVC Short Slice Bitstream Format VLD mode. RefFrameList[16] of DXVA2 interface is replaced with this implementation's Reference Picture Addresses[16] of MFX\_PIPE\_BUF\_ADDR\_STATE command. The LongTerm Picture flag indicator of all reference pictures are collected into LongTermPic\_Flag[16]. FieldOrderCntList[16][2] and CurrFieldOrderCnt[2] of DXVA2 interface are replaced with this implementation's POCList[34] of MFX\_AVC\_DIRECTMODE\_STATE command.

DWord	Bit	Description						
0	31:29	<b>Command Type</b>						
		Default Value: 3h PARALLEL_VIDEO_PIPE						
		Format: OpCode						
	28:27	<b>Pipeline</b>						
		Default Value: 2h MFX_MULTI_DW						
		Format: OpCode						
	26:24	<b>Media Command Opcode</b>						
		Default Value: 1h AVC_DEC						
		Format: OpCode						
	23:21	<b>SubOpcode A</b>						
Default Value: 1h								
Format: OpCode								
20:16	<b>SubOpcode B</b>							
	Default Value: 6h							
	Format: OpCode							
15:12	<b>Reserved</b>							
	Format: MBZ							
11:0	11:0	<b>DWord Length</b>						
		Format: =n Total Length - 2						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">9h</td> <td>Excludes DWord (0,1) <b>[Default]</b></td> </tr> </tbody> </table>		Value	Name	9h	Excludes DWord (0,1) <b>[Default]</b>		
Value	Name							
9h	Excludes DWord (0,1) <b>[Default]</b>							
1	31:16	<b>LongTermFrame_Flag[16][1 bit]</b>						
		One-to-one correspondence with the entries of the this implementation's RefFrameList[16]. 1 bit per reference frame.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td>the picture is a long term reference picture</td> </tr> <tr> <td style="text-align: center;">0</td> <td>the picture is a short term reference picture</td> </tr> </tbody> </table>	Value	Name	1	the picture is a long term reference picture	0	the picture is a short term reference picture
		Value	Name					
	1	the picture is a long term reference picture						
0	the picture is a short term reference picture							
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td>the picture is a long term reference picture</td> </tr> <tr> <td style="text-align: center;">0</td> <td>the picture is a short term reference picture</td> </tr> </tbody> </table>	Value	Name	1	the picture is a long term reference picture	0	the picture is a short term reference picture		
Value	Name							
1	the picture is a long term reference picture							
0	the picture is a short term reference picture							
15:0	<b>Non-ExistingFrame_Flag[16][1 bit]</b>							
		One-to-one correspondence with the entries of the this implementation's RefFrameList[16]. 1 bit						

<b>MFD_AVC_DPB_STATE</b>																	
		<p>per reference frame.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>INVALID</td> <td>the reference picture in that entry of RefFrameList[] does not exist anymore.</td> </tr> <tr> <td>0</td> <td>VALID</td> <td>the reference picture in that entry of RefFrameList[] is a valid reference</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>When an element of the list of frames is not relevant (e.g., due to the corresponding reference entry being empty or being marked as "not used for reference"), the value of the corresponding bit of NonExistingFrameFlags shall be set to 0.</p>	Value	Name	Description	1	INVALID	the reference picture in that entry of RefFrameList[] does not exist anymore.	0	VALID	the reference picture in that entry of RefFrameList[] is a valid reference						
Value	Name	Description															
1	INVALID	the reference picture in that entry of RefFrameList[] does not exist anymore.															
0	VALID	the reference picture in that entry of RefFrameList[] is a valid reference															
2	31:0	<p><b>UsedForReference_Flag[16][2 bits]</b>            One-to-one correspondence with the entries of the this implementation's RefFrameList[16]. 2 bits per reference frame.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>NOT_REFERENCE</td> <td>indicates a frame is "not used for reference".</td> </tr> <tr> <td>1</td> <td>TOP_FIELD</td> <td>bit[0] indicates that the top field of a frame is marked as "used for reference".</td> </tr> <tr> <td>2</td> <td>BOTTOM_FIELD</td> <td>bit[1] indicates that the bottom field of a frame is marked as "used for reference".</td> </tr> <tr> <td>3</td> <td>FRAME</td> <td>bit[1:0] indicates that a frame (or field pair) is marked as "used for reference".</td> </tr> </tbody> </table>	Value	Name	Description	0	NOT_REFERENCE	indicates a frame is "not used for reference".	1	TOP_FIELD	bit[0] indicates that the top field of a frame is marked as "used for reference".	2	BOTTOM_FIELD	bit[1] indicates that the bottom field of a frame is marked as "used for reference".	3	FRAME	bit[1:0] indicates that a frame (or field pair) is marked as "used for reference".
Value	Name	Description															
0	NOT_REFERENCE	indicates a frame is "not used for reference".															
1	TOP_FIELD	bit[0] indicates that the top field of a frame is marked as "used for reference".															
2	BOTTOM_FIELD	bit[1] indicates that the bottom field of a frame is marked as "used for reference".															
3	FRAME	bit[1:0] indicates that a frame (or field pair) is marked as "used for reference".															
3..10	31:0	<p><b>LTSTFrameNumList[16][16 bits]</b>            One-to-one correspondence with the entries of the this implementation's RefFrameList[16]. 16 bits per reference frame. Depending on the corresponding LongTermFrame_Flag[], the content of this field is interpreted differently.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>LongTermFrame_Flag[i]</td> <td>LTSTFrameNumList[i] represent LongTermFrameIdx.</td> </tr> <tr> <td>0</td> <td>LongTermFrame_Flag[i]</td> <td>LTSTFrameNumList[i]represent Short Term Picture FrameNum.</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>When an element of the list of frames is not relevant (e.g., due to the corresponding reference entry being empty or being marked as "not used for reference"), the value of the LTSTFrameNumList entry shall be set to 0.</p>	Value	Name	Description	1	LongTermFrame_Flag[i]	LTSTFrameNumList[i] represent LongTermFrameIdx.	0	LongTermFrame_Flag[i]	LTSTFrameNumList[i]represent Short Term Picture FrameNum.						
Value	Name	Description															
1	LongTermFrame_Flag[i]	LTSTFrameNumList[i] represent LongTermFrameIdx.															
0	LongTermFrame_Flag[i]	LTSTFrameNumList[i]represent Short Term Picture FrameNum.															

## MFD\_AVC\_SLICEADDR

Source: VideoCS  
 Length Bias: 2

This is a Slice level command used only for DXVA2 AVC Short Slice Bitstream Format VLD mode. When decoding a slice, H/W needs to know the last MB of the slice has reached in order to start decoding the next slice. It also needs to know if a slice is terminated but the last MB has not reached, error concealment should be invoked to generate those missing MBs. For AVC DXVA2 Short Format, the only way to know the last MB position of the current slice, H/W needs to snoop into the next slice's start MB address (a linear address encoded in the Slice Header). Since each BSD Object command can have only one indirect bitstream buffer address, this command is added to help H/W to snoop into the next slice's slice header and retrieve its Start MB Address. This command will take the next slice's bitstream buffer address as input (exactly the same way as a BSD Object command), and parse only the first\_mb\_in\_slice syntax element. The result will stored inside the H/W, and will be used to decode the current slice specified in the BSD Object command. Only the very first few bytes (max 5 bytes for a max 4K picture) of the Slice Header will be decoded, the rest of the bitstream are don't care. This is because the first\_mb\_in\_slice is encoded in Exponential Golomb, and will take 33 bits to represent the max 256 x 256 = 64K-1 value. The indirect data of MFD\_AVC\_SLICEADDR is a valid BSD object and is decoded as in BSD OBJECT command. The next Slice Start MB Address is also exposed to the MMIO interface. The Slice Start MB Address (first\_mb\_in\_slice) is a linear MB address count; but it is translated into the corresponding 2D MB X and Y raster position, and are stored internally as NextSliceMbY and NextSliceMbX.

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFD_AVC_SLICEADDR
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	1h AVC_DEC
		Format:	OpCode
	23:21	<b>SubOpcode A</b>	
Default Value:		1h	
Format:		OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	7h	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Default Value:	1h Excludes DWord (0,1)	
	Format:	=n Total Length - 2	
1	31:24	<b>Reserved</b>	
		Format:	MBZ



<b>MFD_AVC_SLICEADDR</b>									
	23:0	<p><b>Indirect BSD Data Length</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U24 in bytes</td> </tr> </table> <p>This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored. Driver always programs this up to 5 bytes; for bitstream less than 5 bytes, driver program the lesser value. (Emulation Prevention Byte should never happen for the first 5 bytes when the max picture size can only be 4Kx4K)It is the length in bytes of the bitstream data for the current slice, including Slice Header + Slice Data + Emulation Prevention Bytes + any filling trailing zeros after the last MB. Hardware ignores the contents after the last non-zero byte. Trailing zero is allowed and handled correctly in both CABAC and CAVLC modes.</p>	Format:	U24 in bytes					
	Format:	U24 in bytes							
2	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">31:29</td> <td><b>Reserved</b></td> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table> <p>28:0 <b>Indirect BSD Data Start Address</b></p> <p>This field specifies the Graphics Memory starting address of the data to be fetched into BSD Unit for processing. This pointer is relative to the MFD Indirect Object Base Address. Hardware ignores this field if indirect data is not present. It is a byte-aligned address for the AVC bitstream data in both CABAC/CAVLD Modes. In implementing a phantom slice at the end of a picture for automatic error concealment, this field should set to 0.It includes the NAL Header Byte. (but does not perform EMU detection). Must provide a valid MB address, even if error. MB must be clamped to within a pic boundary.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,512MB)</td> <td></td> </tr> </tbody> </table>	31:29	<b>Reserved</b>	Format:	MBZ	Value	Name	[0,512MB)	
31:29	<b>Reserved</b>	Format:	MBZ						
Value	Name								
[0,512MB)									

<b>MFD_IT_OBJECT</b>		
Source:	VideoCS	
Length Bias:	2	
All weight mode (default and implicit) are mapped to explicit mode. But the weights come in either as explicit or implicit.		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	<b>Pipeline</b>
		Default Value: 2h MFD_IT_OBJECT Format: OpCode
	26:24	<b>Media Command Opcode</b>
		Default Value: 0h MFX_COMMON_DEC Format: OpCode
	23:21	<b>SubOpcode A</b>
		Default Value: 1h Format: OpCode
20:16	<b>SubOpcode B</b>	
	Default Value: 9h Format: OpCode	
15:12	<b>Reserved</b>	
	Format: MBZ	
11:0	<b>DWord Length</b>	
	Default Value: 06h Excludes DWord (0,1) For AVC = Ch	
	Format: =n Total Length - 2 Note: Regardless of the mode, inline data must be present in this command.	
1	31:10	<b>Reserved</b>
		Format: MBZ
1	9:0	<b>Indirect IT-MV Data Length</b>
		Format: U10 FormatDesc: In bytes  This field provides the length in bytes of the indirect data, which contains all the MVs for the current MB (in any partitioning and subpartitioning form). A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect IT-MV Data Start Address field is ignored. This field must have the same alignment as the Indirect Object Data Start Address. AVC-IT Mode: It must be DWord aligned (since each MV is 4bytes in size)Driver has to derived this field from MVsize (MVquantity in DXVA, exact size) *4 bytes per MV. This field is only valid in AVC decoder IT mode (VC1 and MPEG uses inline MV data).
2	31:29	<b>Reserved</b>

<b>MFD_IT_OBJECT</b>						
		Format: MBZ				
	28:0	<p><b>Indirect IT-MV Data Start Address Offset</b></p> <p>This field specifies the memory starting address (offset) of the MV data to be fetched into the IT pipeline for processing. This pointer is relative to the Indirect IT-MV Object Base Address. Hardware ignores this field if indirect data is not present, i.e. the Indirect MV Data Length is set to 0. Alignment of this address depends on the mode of operation. AVC-IT Mode: It must be DWord aligned (since each MV is 4 bytes in size). This field is only valid in AVC decoder IT mode (VC1 and MPEG uses inline MV data).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,512MB)</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,512MB)	
Value	Name					
[0,512MB)						
3	31:12	<p><b>Reserved</b></p> <p>Format: MBZ</p>				
	11:0	<p><b>Indirect IT-COEFF Data Length</b></p> <p>This field provides the length in bytes of the indirect data, which contains all the non-zero coefficients for the current MB. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect IT-COEFF Data Start Address field is ignored. Since each IT-COEFF data is 1 DW in size, with 12 bits, this field can be extended to support up to 4:4:4 format.(256 pixel * 3 byte pixel components * 4 bytes per coeff). This field must be integer multiple of 16-bytes for AVC (since each coefficient is 4 bytes in size). This field is only valid in AVC, VC1, MPEG2 decoder IT mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%; text-align: center;">Value</th> <th style="width: 60%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,3072]</td> <td style="text-align: center;">In bytes [0, 256*3*4]</td> </tr> </tbody> </table>	Value	Name	[0,3072]	In bytes [0, 256*3*4]
Value	Name					
[0,3072]	In bytes [0, 256*3*4]					
4	31:29	<p><b>Reserved</b></p> <p>Format: MBZ</p>				
	28:0	<p><b>Indirect IT-COEFF Data Start Address Offset</b></p> <p>This field specifies the memory starting address (offset) of the coeff data to be loaded into the IT pipeline for processing. This pointer is relative to the Indirect IT-COEFF Object Base Address. Hardware ignores this field if indirect IT-COEFF data is not present, i.e. the Indirect IT-COEFF Data Length is set to 0. This field must be DW aligned, since each coefficient is 4 bytes in size. Driver will determine the Num of EOB 4x4/8x8 must match the block cbp flags, if not match, hardware cannot hang - add error handling. This field is only valid in AVC, VC1, MPEG2 decoder IT mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,512MB)</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,512MB)	
Value	Name					
[0,512MB)						
5	31:6	<p><b>Reserved</b></p> <p>Format: MBZ</p>				
	5:0	<p><b>Indirect IT-DBLK Control Data Length</b></p> <p>Format: U6</p> <p>This field provides the length in bytes of the indirect data, which contains all the deblocker control information for the current MB (in 4x4 sub-block partitioning). A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect IT-DBLK Data Start Address field is ignored. This field must have the same alignment as the Indirect IT-DBLK Data Start Address. It must be DWord aligned. Each Deblock Control Data record is 48 bytes or 12 DWords in size. This</p>				

<b>MFD_IT_OBJECT</b>				
		field is only valid in AVC decoder IT mode.		
6	31:29	<b>Reserved</b>		
		Format: <span style="float: right;">MBZ</span>		
	28:0	<b>Indirect IT-DBLK Control Data Start Address Offset</b>		
		Format: <span style="float: right;">IndirectObjectBaseAddress[28:0]</span>		
<p>This field specifies the memory starting address (offset) of the Deblocker control data to be fetched into the IT Pipeline for processing. This pointer is relative to the Indirect IT-DBLK Object Base Address.</p> <p>Hardware ignores this field if indirect data is not present, ie. The indirect IT-DBLK Control Data Length is set to 0.</p> <p>It must be DWord aligned. Each Deblock Control Data record is 48 bytes or 12 DWords in size. This field is only valid in AVC decoder IT mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>[0,512MB)</td> <td></td> </tr> </tbody> </table>		Value	Name	[0,512MB)
Value	Name			
[0,512MB)				
7..n	31:0	<p><b>Inline Data</b> Union for all 3 codecs</p> <p>Includes IT, MC, IntraPred inline data as well as Deblocker control information</p> <p>AVC-IT Modes: Hardware interprets this data in the specified format.</p> <p>VC1-IT Modes: Hardware interprets this data in the specified format. MV inline</p> <p>MPEG2-IT Modes: Hardware interprets this data in the specified format. (IS mode) MV inline</p> <p>For AVC there 7 DWords of inline data, hence N is equal to 13.</p>		

<b>MFD_JPEG_BSD_OBJECT</b>			
Source:	VideoCS		
Length Bias:	2		
Exists If:	//Decoder		
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFD_JPEG_BSD_OBJECT
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	7h JPEG_DEC
Format:		OpCode	
23:21	<b>SubOpcode A</b>		
	Default Value:	1h	
	Format:	OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	8h	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Default Value:	004h Excludes DWord (0,1)	
	Format:	=n Total Length - 2	
1	31:0	<b>Indirect Data Length</b> . It is the length in bytes of the bitstream data for the current Scan. It includes the first byte of the first MCU and the last non-zero byte of the last MCU in the Scan. Specifically, the zero-padding bytes (if present) are excluded. Hardware ignores the contents after the last non-zero byte.	
2	31:29	<b>Reserved</b> Format: MBZ	
	28:0	<b>Indirect Data Start Address</b> This field specifies the Graphics Memory starting address of the data to be fetched into BSD Unit for processing. This pointer is relative to the BSD Indirect Object Base Address. Hardware ignores this field if indirect data is not present. It is a byte-aligned address for the JPEG bitstream data	
3	31:29	<b>Reserved</b> Format: MBZ	
		<b>Scan Horizontal Position</b> Format: U13 bits in blocks This field indicates the horizontal position (in block units) of the first MCU in the Scan.	

<b>MFD_JPEG_BSD_OBJECT</b>											
	15:13	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
	Format:	MBZ									
12:0	<p><b>Scan Vertical Position</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>U13 bits in blocks</td> </tr> </table> <p>This field indicates the vertical position (in block units) of the first MCU in the Scan.</p>	Format:	U13 bits in blocks								
Format:	U13 bits in blocks										
4	31	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
	Format:	MBZ									
	30	<p><b>Interleaved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 35%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Non-Interleaved</td> <td>one component in the Scan</td> </tr> <tr> <td>1</td> <td>Interleaved</td> <td>multiple components in the Scan</td> </tr> </tbody> </table>	Value	Name	Description	0	Non-Interleaved	one component in the Scan	1	Interleaved	multiple components in the Scan
	Value	Name	Description								
	0	Non-Interleaved	one component in the Scan								
	1	Interleaved	multiple components in the Scan								
29:27	<p><b>Scan Components</b></p> <p>Bit0: Y Bit1: U Bit2: V</p> <p>For example, if non-interleaved Y, then it will be set to 001b. If interleaved Y, U, and V, it will be set to 111b.</p>										
26	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										
25:0	<p><b>MCU Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U26</td> </tr> </table> <p>This field indicates the number of MCUs in the Scan.</p>	Format:	U26								
Format:	U26										
5	31:16	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
	Format:	MBZ									
15:0	<p><b>RestartInterval(16 bit)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U16</td> </tr> </table> <p>Specifies the number of MCU in restart interval. Valid values are 1-&gt;0xFFFF Value of 0 implies that all the SCAN have only one ECS.</p>	Format:	U16								
Format:	U16										

<b>MFD_MPEG2_BSD_OBJECT</b>			
Source:	VideoCS		
Length Bias:	2		
<p>Different from AVC and VC1, MFD_MPEG2_BSD_OBJECT command is pipelinable. This is for performance purpose as in MPEG2 a slice is defined as a group of MBs of any size that must be within a macroblock row. Slice header parameters are passed in as inline data and the bitstream data for the slice is passed in as indirect data. Of the inline data, slice_horizontal_position and slice_vertical_position determines the location within the destination picture of the first macroblock in the slice. The content in this command is identical to that in the MEDIA_OBJECT command in VLD mode described in the Media Chapter.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFD_MPEG2_BSD_OBJECT
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	3h MPEG2_DEC
		Format:	OpCode
	23:21	<b>SubOpcode A</b>	
Default Value:		1h	
Format:		OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	8h	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Default Value:	0003h Excludes DWord (0,1)	
	Format:	=n Total Length - 2	
1	31:0	<b>Indirect BSD Data Length</b>	
		Format:	U32
		<p>It is the length in bytes of the bitstream data for the current slice. It includes the first byte of the first macroblock and the last non-zero byte of the last macroblock in the slice. Specifically, the zero-padding bytes (if present) and the next start-code are excluded.</p> <p>This field is sized to support beyond MPEG-2 MP@HL bitstream (&lt;4K). According to Table 8-6 of ISO/IEC 13818-2, the maximum number of bits per macroblock for 4:2:0 is 4608. So the maximum slice size for 4K x 4K is <math>4608 * 256 / 8 = 147,456</math> bytes (0x24000), which requires 18 bits.</p>	
<b>Programming Notes</b>			
		As MPEG-2 spec does not post any limitation of the size of zero-padding bytes, it is	

<b>MFD_MPEG2_BSD_OBJECT</b>				
		<p>possible to have a slice data with large length (including zero-padding bytes). As the data beyond 0x10E00 would only be zero bytes for a valid slice data</p> <p>Hardware does not handle zero-padding at the end of the slice data so driver needs to program the datalength from the first byte of the first macroblock and the last non-zero byte of the last macroblock in the slice. This datalength must exclude all the extra zero padding at the end of a slice bitstream.</p> <p>Bits [31:24] must be programmed to 0.</p>		
2	31:29	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
28:0	<p><b>Indirect Data Start Address</b></p> <p>This field specifies the Graphics Memory starting address of the data to be fetched into BSD Unit for processing. This pointer is relative to the BSD Indirect Object Base Address. Hardware ignores this field if indirect data is not present. It is a byte-aligned address for the MPEG2 VLD bitstream data This address points to the first byte of the MB layer data, i.e. not including slice header.</p>			
3.4	31:0	<p><b>Inline Data</b></p> <p>All the required Slice Header parameters and error handling settings are captured as MPEG2_BSD_OBJECT Inline Data Descriptor structures. It has a fixed size of 2 DWs. Its definition is described in the next section.</p>		



## MFD\_VC1\_BSD\_OBJECT

Source: VideoCS  
 Length Bias: 2

The MFD\_VC1\_BSD\_OBJECT command is the only primitive command for the VC1 Decoding Pipeline. The macroblock data portion of the bitstream is loaded as indirect data object. Before issuing a MFD\_VC1\_BSD\_OBJECT command, all VC1 states of the MFD Engine need to be valid. Therefore the commands used to set these states need to have been issued prior to the issue of a MFD\_VC1\_BSD\_OBJECT command. VC1 deblock filter kernel cross the slice boundary if in the last MB row of a slice, so need to know the last MB row of a slice to disable the edge mask. There is why VC1 BSD hardware need to know the end of MB address for the current slice. As such no more phantom slice is needed for VC1, as long as the driver will program both start MB address in the current slice and the start MB address of the next slice. As a result, we can also support multiple picture state commands in between slices.

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h PARALLEL_VIDEO_PIPE
		Format: OpCode
	28:27	<b>Pipeline</b>
		Default Value: 2h MFX_MULTI_DW
		Format: OpCode
	26:24	<b>Media Command Opcode</b>
		Default Value: 2h VC1_DEC
		Format: OpCode
	23:21	<b>SubOpcode A</b>
Default Value: 1h		
Format: OpCode		
20:16	<b>SubOpcode B</b>	
	Default Value: 8h	
	Format: OpCode	
15:12	<b>Reserved</b>	
	Format: MBZ	
11:0	<b>DWord Length</b>	
	Default Value: 0003h Excludes DWord (0,1)	
	Format: =n Total Length - 2	
1	31:24	<b>Reserved</b>
		Format: MBZ
	23:0	<b>Indirect BSD Data Length</b>
Format: U24		This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored. This field must have the same alignment as the Indirect Object Data Start Address. Long Format: It is the length in bytes of the bitstream data for the current slice/picture. It includes the first byte of the

<b>MFD_VC1_BSD_OBJECT</b>								
		<p>first macroblock and the last byte of the last macroblock in the slice/picture. Specifically, the zero-padding bytes (if present) and the next start-code are excluded. Hardware ignores the contents after the last non-zero byte (trailing zeros). This field is sized to support VC1 AP@L4 Level bitstream. It includes the byte that contains the First MB Bit Offset Short Format: It is the length in bytes of the bitstream data for the current slice, including Picture/Slice Header + Emulation Prevention Bytes + any filling trailing zeros after the last MB. Hardware ignores the contents after the last non-zero byte. Trailing zero is allowed and handled correctly.</p>						
2	31:29	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
	Format:	MBZ						
	28:0	<p><b>Indirect Data Start Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[28:0]</td> </tr> </table> <p>This field specifies the Graphics Memory starting address of the data to be fetched into BSD Unit for processing. This pointer is relative to the MFD Indirect Object Base Address. Hardware ignores this field if indirect data is not present. It is a byte-aligned address for the VC1 bitstream data.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 60%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,512MB)</td> <td></td> </tr> </tbody> </table>	Format:	GraphicsAddress[28:0]	Value	Name	[0,512MB)	
	Format:	GraphicsAddress[28:0]						
Value	Name							
[0,512MB)								
31:24	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ					
Format:	MBZ							
23:16	<p><b>Slice Start Vertical Position</b></p> <p>This field specifies the position in y-direction of the first macroblock in the Slice in unit of macroblocks. For SecondField this value is reset to zero as oppoed to the VC1 spec Ref: 9.1.2 Slice Layer. This field is for both Long and Short VC1 Interface Format.</p>							
3	15:9	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
	Format:	MBZ						
8:0	<p><b>Next Slice Vertical Position</b></p> <p>This field specifies the position in y-direction of the first macroblock in the next Slice in unit of macroblocks. This field is primarily used for error concealment. In the case that current slice is the last slice, this field should set to the height of picture (since y-direction is zero-based numbering)This field is maintained and provided by the driver for both Long and Short VC1 Interface Format.</p>							
4	31:16	<p><b>First_MB_Byte_Offset_of_Slice_Data_or_Slice_Header</b></p> <p>For DXVA2 VC1 Short Format onlyIt gives the byte offset to locate the first MB data in the bitstream for a slice, relative to the Indirect BSD Data Start Address.</p>						
	15:5	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
	Format:	MBZ						
4	<p><b>Emulation Prevention Byte Present</b></p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>H/W needs to perform Emulation Byte Removal</td> </tr> </tbody> </table>	Value	Name	Description	0h		H/W needs to perform Emulation Byte Removal	
Value	Name	Description						
0h		H/W needs to perform Emulation Byte Removal						

<b>MFD_VC1_BSD_OBJECT</b>			
	1h	H/W does not need to perform Emulation Byte Removal	
3	<b>Reserved</b>		
	Format:	MBZ	
2:0	<b>FirstMbBitOffset (First Macroblock Bit Offset )</b>		
	Format:	U3	
	This field provides the bit offset of the first macroblock of the Slice in the first byte of the input compressed bitstream. It is used with First_MB_Byte_Offset for non-byte aligned position.		

<b>MFD_VC1_LONG_PIC_STATE</b>		
Source:	VideoCS	
Length Bias:	2	
<p>MFX_VC1_LONG_PIC_STATE command encapsulates the decoding parameters that are read or derived from bitstream syntax elements above (inclusive) picture header layer. These parameters are static for a picture and when slice structure is present, these parameters are not changed from slice to slice of the same picture. Hence, this command is only issued at the beginning of processing a new picture and prior to the VC1*_OBJECT command. The values set for these state variables are retained internally across slices. Only the parameters needed by hardware (BSD unit) to decode bit sequence for the macroblocks in a picture layer or a slice layer are presented in this command. Other parameters such as the ones used for inverse transform or motion compensation are provided in MFX_VC1_PRED_PIPE_STATE command. Driver will need to perform addition operations to generate all the fields in this command.</p>		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	<b>Pipeline</b>
		Default Value: 2h MFD_VC1_LONG_PIC_STATE Format: OpCode
	26:24	<b>Media Command Opcode</b>
		Default Value: 2h VC1_DEC Format: OpCode
	23:21	<b>SubOpcode A</b>
		Default Value: 1h Format: OpCode
	20:16	<b>SubOpcode B</b>
		Default Value: 1h Format: OpCode
15:12	<b>Reserved</b>	
	Format: MBZ	
11:0	<b>DWord Length</b>	
	Default Value: 0004h Excludes DWord (0,1) Format: =n Total Length - 2	
1	31:24	<b>Reserved</b>
		Format: MBZ
	23:16	<b>PictureHeightInMBsMinus1 (Picture Height Minus 1 in Macroblocks)</b>
	Format: U8	
	<p>This field indicates the height of the picture in unit of macroblocks. For example, for a 1920x1080 frame picture, PictureHeightInMBs equals 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead). This field is used in VLD and IT modes.</p>	
	<b>Value</b>	<b>Name</b> <b>Description</b>

<b>MFD_VC1_LONG_PIC_STATE</b>										
		<table border="1"> <tr> <td>[0,255]</td> <td></td> <td>a valid range of [0,255] [1, 256] MB</td> </tr> </table>	[0,255]		a valid range of [0,255] [1, 256] MB					
[0,255]		a valid range of [0,255] [1, 256] MB								
		<b>Programming Notes</b>								
		<p><b>Note:</b> Even though the Advanced Profile allows frame dimensions (width, height) to not be aligned to macroblock boundary, it doesn't affect the bitstream decoding. And it is preferable to use 'intermediate buffer' that is macroblock aligned for decoding. In order to simplify the out-of-bound reference pixel access, the out-of-bound extrapolation rule in VC1 spec can be used to expand the expected decoded frame to the intermediate buffer dimension.</p>								
	15:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ									
	7:0	<p><b>PictureWidthInMBsMinus1 (Picture Width Minus 1 in Macroblocks)</b></p> <table border="1"> <tr> <td>Format:</td> <td>U8-1</td> </tr> </table> <p>This field indicates the width of the picture in unit of macroblocks. For example, for a 1920x1080 frame picture, PictureWidthInMBs equals 120 (1920 divided by 16). This field is used in VLD and IT modes</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,255]</td> <td></td> <td>[1,256] MB</td> </tr> </tbody> </table>	Format:	U8-1	Value	Name	Description	[0,255]		[1,256] MB
Format:	U8-1									
Value	Name	Description								
[0,255]		[1,256] MB								
2	31:24	<p><b>Bitplane Buffer Pitch Minus 1</b></p> <table border="1"> <tr> <td>Format:</td> <td>U7-1 Pitch in (Bytes - 1).</td> </tr> </table> <p>Specifies the bitplane buffer pitch in (#Bytes - 1). Bitplane buffer is a linear buffer. It is needed only when the bitplane is not encoded as raw, and therefore is present in the header explicitly. In VC1 Long Format, it is written by an application and later read by the HW. But in VC1 Short Format, it is written and read by H/W only. This field is specified for better performance</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,FFFFFFFFh]</td> <td></td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>The pitch must be equal to PictureWidthInMBs/2. For VC1 Long Format: The pitch must be equal to PictureWidthInMBs/2. For VC1 Short Format: If Pic Width is less than or equal to 2K pixels, bitplane pitch is set to 64 (one cacheline; programmed as 63) bytes per MB row. If Pic Width is greater than 2K pixels, bitplane pitch is set to 128 (two cachelines; programmed as 127) bytes per MB row. This field is not used in IT mode, used in VLD mode only. For VC1 DXVA2 Short Format, the bitplane specification is between H/W and Driver only. For Long Format, application is responsible for allocation with the driver.</p>	Format:	U7-1 Pitch in (Bytes - 1).	Value	Name	[0,FFFFFFFFh]			
Format:	U7-1 Pitch in (Bytes - 1).									
Value	Name									
[0,FFFFFFFFh]										
	23:16	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ									
	15	<p><b>DmvSurfaceValid</b></p> <p>Indicated when the DMV read surface is valid. This surface stored the direct motion vectors and Mb type. This field is set for B pictures that can refer to a previous P picture for DMV. If there is an I-picture before a B (in decoding order) then this field is not set (as a result, zero's DMV's will be assumed while decoding the B picture. That is, there is no explicit DMV buffer for an I-picture). Whne the current picture being decoded is an I, P or BI, this bit is set to 0, since there is no DMV read in these picture decoding process. This field is not used in IT mode, used in VLD</p>								

<b>MFD_VC1_LONG_PIC_STATE</b>																	
		mode only.															
14	<b>ImplicitQuantizer</b>	Derived by driver from QUANTIZER. This field is used in this implementation's VC1 VLD Long Format only, not used in IT and DXVA2 VC1. This bit is set to 1 when syntax element QUANTIZER=0, else its set to 0															
13	<b>Interpolation Rounder Contro</b>	Used only in MC operation. This field specifies the rounding control value used in interpolation operation of motion prediction process. This field is used in VLD and IT modes.															
<b>Programming Notes</b>																	
This bit field is taken from bRcontrol in DXVA_PictureParameters data structure																	
12	<b>SyncMarker</b>	Indicates whether sync markers are enabled/disabled. If enable, sync markers "may be" present in the current video sequence being decoded. It is a sequence level syntax element and is valid only for Simple and Main Profiles.															
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Not Present</td> <td>Sync Marker is not present in the bitstream</td> </tr> <tr> <td>1h</td> <td>Maybe present</td> <td>Sync Marker maybe present in the bitstream</td> </tr> </tbody> </table>	Value	Name	Description	0h	Not Present	Sync Marker is not present in the bitstream	1h	Maybe present	Sync Marker maybe present in the bitstream							
Value	Name	Description															
0h	Not Present	Sync Marker is not present in the bitstream															
1h	Maybe present	Sync Marker maybe present in the bitstream															
<b>Programming Notes</b>																	
This field is only valid in VLD mode. For Simple Profile, SyncMarker must set to 0. For Main Profile, SyncMarker can be set to 0 or 1. This field is used in both this implementation's and MS DXVA2 VLD interface, but not used in IT mode.																	
11:8	<b>Motion Vector Mode</b>	This field indicates one of the following motion compensation interpolation modes for P and B pictures. The MC interpolation modes apply to prediction values of luminance blocks and are always in quarter-sample. For chrominance blocks, it always performs bilinear interpolation with either half-pel or quarter-pel precision. Before the polarity of Chroma Half-pel or Q-pel is reversed from DXVA2 Spec, now I have fixed it to match with DXVA2 VC1 Spec.															
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0XX0b</td> <td></td> <td>Chroma Quarter -pel + Luma bicubic. (can only be 1MV)</td> </tr> <tr> <td>0XX1b</td> <td></td> <td>Chroma Half-pel + Luma bicubic. (can be 1MV or 4MV)</td> </tr> <tr> <td>1XX0b</td> <td></td> <td>Chroma Quarter -pel + Luma bilinear. (can only be 1MV)</td> </tr> <tr> <td>1XX1b</td> <td></td> <td>Chroma Half-pel + Luma bilinear</td> </tr> </tbody> </table>	Value	Name	Description	0XX0b		Chroma Quarter -pel + Luma bicubic. (can only be 1MV)	0XX1b		Chroma Half-pel + Luma bicubic. (can be 1MV or 4MV)	1XX0b		Chroma Quarter -pel + Luma bilinear. (can only be 1MV)	1XX1b		Chroma Half-pel + Luma bilinear	
Value	Name	Description															
0XX0b		Chroma Quarter -pel + Luma bicubic. (can only be 1MV)															
0XX1b		Chroma Half-pel + Luma bicubic. (can be 1MV or 4MV)															
1XX0b		Chroma Quarter -pel + Luma bilinear. (can only be 1MV)															
1XX1b		Chroma Half-pel + Luma bilinear															
<b>Programming Notes</b>																	
Bits 11:8 are taken from bMVprecisionAndChromaRelation in DXVA_PictureParameters data structure. Bit 11 of Motion Vector Mode = 1 for Luma Bilinear MC; = 0 for Luma Bicubic MC Bit 8 of Motion Vector Mode = 1 for half-sample Chroma motion = 0 for quarter-sample Chroma motion. This field is used in both VLD and IT modes.																	
7	<b>RangeReductionScale</b>	This field specifies whether the reference picture pixel values should be scaled up or scaled down on-the-fly, if RangeReduction is Enabled.															
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> </tbody> </table>	Value	Name	Description													
Value	Name	Description															

<b>MFD_VC1_LONG_PIC_STATE</b>											
	0h	Scale down reference picture by factor of 2									
	1h	Scale up reference picture by factor of 2									
<b>Programming Notes</b>											
<p>This bit is derived by driver for Main Profile only. Ignored in Simple and Advanced Profiles. This field is used in both VLD and IT modes. This is derived by driver from the history of RANGERED and RANGEREDFRM syntax elements (i.e. of forward/preceding reference picture) and those of the current picture. RANGERED is the same as (bPicOverflowBlocks &gt;&gt; 3) &amp; 1. RANGEREDFRM is the same as (bPicDeblocked &gt;&gt; 5) &amp; 1. For the current picture is a B picture, this field represents the state of the forward/preceding reference picture only. Driver is responsible to keep RangeReductionScale, RangeReduction Enable and RANGERED Present Flag of current picture coherent.</p>											
6	<b>RangeReduction Enable</b>	<p>This field specifies whether on-the-fly pixel value range reduction should be performed for the preceding (or forward) reference picture. Along with RangeReductionScale to specify whether scale up or down should be performed. It is not the same value as RANGEREDFRM Syntax Element (DXVA_PictureParameters bPicDeblocked bit 5) in the Picture Header.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Range reduction is not performed</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Range reduction is performed</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This field is for Main Profile only. Simple Profile is always disable, and not applicable to Advanced Profile. This field is used in both VLD and IT modes. This is derived by driver from the history of RANGERED and RANGEREDFRM syntax elements (i.e. of forward/preceding reference picture) and those of the current picture. RANGERED is the same as (bPicOverflowBlocks &gt;&gt; 3) &amp; 1. RANGEREDFRM is the same as (bPicDeblocked &gt;&gt; 5) &amp; 1. For the current picture is a B picture, this field represents the state of the forward/preceding reference picture only. Driver is responsible to keep RangeReductionScale, RangeReduction Enable and RANGERED Present Flag of current picture coherent.</p>	Value	Name	Description	0h	Disable	Range reduction is not performed	1h	Enable	Range reduction is performed
Value	Name	Description									
0h	Disable	Range reduction is not performed									
1h	Enable	Range reduction is performed									
5	<b>LOOPFILTER Enable Flag</b>	<p>This field is the decoded syntax element LOOPFILTER in bitstream. It indicates if In-loop Deblocking is ON according to picture level bitstream syntax control. This bit affects BSD unit and also the loop filter unit. When this bit is set to 1, PostDeblockOutEnable field in MFX_PIPE_MODE_SELECT command must also be set to 1. In this case, in-loop deblocking operation follows the VC1 standard - deblocking doesn't cross slice boundary. When this bit is set to 0, but PostDeblockOutEnable field in MFX_PIPE_MODE_SELECT command is set to 1. It indicates the loop filter unit is used for out-of-loop deblocking. In this case, deblocking operation does cross slice boundary. This field is used in VLD mode only, not in IT mode.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Disables loop filter</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Enables loop filter</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable	Disables loop filter	1h	Enable	Enables loop filter
Value	Name	Description									
0h	Disable	Disables loop filter									
1h	Enable	Enables loop filter									
4	<b>Overlap Smoothing Enable Flag</b>	<p>This field is the decoded syntax element OVERLAP in bitstream. Indicates if Overlap smoothing is</p>									

<b>MFD_VC1_LONG_PIC_STATE</b>																	
		<p>ON at the picture level This field is used in both VLD and IT modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>to disable overlap smoothing filter</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>to enable overlap smoothing filter</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable	to disable overlap smoothing filter	1h	Enable	to enable overlap smoothing filter						
Value	Name	Description															
0h	Disable	to disable overlap smoothing filter															
1h	Enable	to enable overlap smoothing filter															
3	<b>Secondfield</b>	This flag is set for the second field in field pictures. This field is used in both VLD and IT modes.															
2:1	<b>Reserved</b>	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ													
Format:	MBZ																
0	<b>VC1 Profile</b>	<p>specifies the bitstream profile. This field is used in both VLD and IT modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>current picture is in Simple or Main Profile (No need to distinguish Simple and Main Profile)</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>current picture is in Advanced Profile</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th colspan="2" style="text-align: center;"><b>Programming Notes</b></th> </tr> </thead> <tbody> <tr> <td colspan="2">This is required because 128 is added for intra blocks post inverse transform in advanced profile and also to find out if Motion vectors are adjusted or not.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable	current picture is in Simple or Main Profile (No need to distinguish Simple and Main Profile)	1h	Enable	current picture is in Advanced Profile	<b>Programming Notes</b>		This is required because 128 is added for intra blocks post inverse transform in advanced profile and also to find out if Motion vectors are adjusted or not.			
Value	Name	Description															
0h	Disable	current picture is in Simple or Main Profile (No need to distinguish Simple and Main Profile)															
1h	Enable	current picture is in Advanced Profile															
<b>Programming Notes</b>																	
This is required because 128 is added for intra blocks post inverse transform in advanced profile and also to find out if Motion vectors are adjusted or not.																	
3	31	<b>Reserved</b>															
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ													
Format:	MBZ																
	30:29	<p><b>CondOver</b></p> <p>This field is the decoded syntax element CONDOVER in a bitstream of advanced profile. It controls the overlap smoothing filter operation for an I frame or an BI frame when the picture level qualization step size PQUANT is 8 or lower. This field is used in this implementation's VC1 VLD mode only, not in DXVA2 VC1 and IT modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>No overlap smoothing</td> </tr> <tr> <td>01b</td> <td></td> <td>Reserved</td> </tr> <tr> <td>10b</td> <td></td> <td>Always perform overlap smoothing filter</td> </tr> <tr> <td>11b</td> <td></td> <td>Overlap smoothing on a per macroblock basis based on OVERFLAGS</td> </tr> </tbody> </table>	Value	Name	Description	00b		No overlap smoothing	01b		Reserved	10b		Always perform overlap smoothing filter	11b		Overlap smoothing on a per macroblock basis based on OVERFLAGS
Value	Name	Description															
00b		No overlap smoothing															
01b		Reserved															
10b		Always perform overlap smoothing filter															
11b		Overlap smoothing on a per macroblock basis based on OVERFLAGS															
	28:26	<p><b>PicType (Picture Type)</b></p> <p>This field specifies the coding type of the picture according to the Frame Coding Mode. When FCM = 00   01 (a Progressive or Interlaced Frame Picture): 000 = I001 = P010 = B011 = BI100 = Skipped Other encodings are reserved When FCM = 10   11 (a Field Picture) 000 = I/I001 = I/P010 = P/I011 = P/P100 = B/B101 = B/BI110 = BI/B111 = BI/BIA Although, for a field picture, it is set for a field-pair, but HW will only look at one field state only, and the other field state is don't care. This field is read and qualified with the SecondField flag internally. This field is unique to this implementation's VC1 VLD Long format, and is used in IT mode as well. For DXVA2 VC1 IT mode, driver needs to convert the DXVA2 interface to this implementation's HW VLD Long Format interface.</p>															
	25:24	<p><b>FCM (Frame Coding Mode)</b></p> <p>This is the same as the variable FCM defined in VC1. This field must be set to 0 for Simple and</p>															



<b>MFD_VC1_LONG_PIC_STATE</b>																	
		<p>Main Profiles This field is unique to this implementation's VC1 VLD Long format, and is used in IT mode as well. For DXVA2 VC1 IT mode, driver needs to convert the DXVA2 interface to this implementation's HW VLD Long Format interface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Disable</td> <td>Progressive Frame Picture</td> </tr> <tr> <td>01b</td> <td>Enable</td> <td>Interlaced Frame Picture</td> </tr> <tr> <td>10b</td> <td></td> <td>Field Picture with Top Field First</td> </tr> <tr> <td>11b</td> <td></td> <td>Field Picture with Bottom Field First</td> </tr> </tbody> </table>	Value	Name	Description	00b	Disable	Progressive Frame Picture	01b	Enable	Interlaced Frame Picture	10b		Field Picture with Top Field First	11b		Field Picture with Bottom Field First
Value	Name	Description															
00b	Disable	Progressive Frame Picture															
01b	Enable	Interlaced Frame Picture															
10b		Field Picture with Top Field First															
11b		Field Picture with Bottom Field First															
	23:21	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ													
Format:	MBZ																
	20:16	<p><b>AltPQuant (Alternative Picture Quantization Value)</b></p> <p>This field is identical to the variable ALTPQUANT which is derived from VOPDQUANT configuration in the VC1 standard. This field must be set to 0 for Simple/Main I and BI pictures as VOPDQUANT is not present. This field is used in this implementation's VC1 VLD Long Format mode only, not used in DXVA2 VC1 VLD and IT modes.</p>															
	15:13	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ													
Format:	MBZ																
	12:8	<p><b>PQuant (Picture Quantization Value)</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>U5</td> </tr> </table> <p>This is the same as the calculated variable PQUANT in VC1 standard where <math>PQuant = PQINDEX</math>, except when <math>QUANTIZER = 0</math> and <math>PQINDEX &gt; 8</math>, it is given as <math>PQuant = (PQINDEX &lt; 29) ? PQINDEX - 3 : PQINDEX * 2 - 31</math>. This field is used in all picture types (I, P, B and BI) and all operating modes (IT mode and this implementation's and DXVA2 VLD modes).</p>	Format:	U5													
Format:	U5																
	7:0	<p><b>BScaleFactor</b></p> <p>BScaleFactor This field is the scale factor for computing Direct-mode motion vectors. It is derived from the variable BFRACTION in the VC1 standard, section 8.4.5.4. There are only 21 valid values corresponding to the 21 encodings of BFRACTION as shown in the table here. Other values are reserved. MSB of this field can be used to determine if BFRACTION is greater than or equal to 1/2, which is used to determine Motion Prediction Type for B pictures. Effectively, condition "BFRACTION <math>\geq</math> 1/2" is equivalent to condition "BScaleFactor <math>\geq</math> 128". This field is only valid for B pictures. This field is used only in this implementation's VC1 VLD Long format mode, it is not used in DXVA2 VC1 VLD and IT modes. BFRACTION</p> <p>VLCBFRACTIONBScaleFactor0001/21280011/3850102/31700111/4641003/41921011/5511102/510211100003/515311100014/520411100101/64311100115/621511101001/73711101012/77411101103/711111101114/714811110005/718511110016/722211110101/83211110113/89611111005/816011111017/8224</p>															
4	31:30	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ													
	Format:	MBZ															
29:28	<p><b>UnifiedMvMode (Unified Motion Vector Mode)</b></p> <p>This field is a combination of the variables MVMODE and MVMODE2 in the VC1 standard, for parsing Luma MVD from the bitstream. This field is used to signal 1MV vs 4MV allowed (Mixed Mode). This field is also used to signal Q-pel or Half-pel MVD read from the bitstream. The</p>																

<b>MFD_VC1_LONG_PIC_STATE</b>																	
		<p>bicubic or bilinear Luma MC interpolation mode is duplicate information from Motion Vector Mode field, and is ignored here. This field is used in this implementation's VC1 VLD Long Format mode only, it is not used in DXVA2 VC1 VLD and IT modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>Mixed MV, Q-pel bicubic</td> </tr> <tr> <td>01b</td> <td></td> <td>1-MV, Q-pel bicubic</td> </tr> <tr> <td>10b</td> <td></td> <td>1-MV half-pel bicubic</td> </tr> <tr> <td>11b</td> <td></td> <td>1-MV half-pel bilinear</td> </tr> </tbody> </table>	Value	Name	Description	00b		Mixed MV, Q-pel bicubic	01b		1-MV, Q-pel bicubic	10b		1-MV half-pel bicubic	11b		1-MV half-pel bilinear
Value	Name	Description															
00b		Mixed MV, Q-pel bicubic															
01b		1-MV, Q-pel bicubic															
10b		1-MV half-pel bicubic															
11b		1-MV half-pel bilinear															
27	<p><b>FourMvSwitch (Four Motion Vector Switch)</b></p> <p>This field indicates if 4-MV is present for an interlaced frame P picture. It is identical to the variable 4MVSWITCH (4 Motion Vector Switch) in VC1 standard. This field is used in this implementation's VC1 VLD Long Format mode only, it is not used in DXVA2 VC1 VLD and IT modes.</p>	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>only 1-MV</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>1, 2, or 4 MVs</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable	only 1-MV	1h	Enable	1, 2, or 4 MVs						
Value	Name	Description															
0h	Disable	only 1-MV															
1h	Enable	1, 2, or 4 MVs															
26	<p><b>FastUVMCFlag (Fast UV Motion Compensation Flag)</b></p> <p>This field specifies whether the motion vectors for UV is rounded to half or full pel position. It is identical to the variable FASTUVMC in VC1 standard. This field is used in both VLD and IT modes. It is derived from <math>FASTUVMC = (bPicSpatialResid8 &gt;&gt; 4) \&amp; 1</math> in both VLD and IT modes, and should have the same value as Motion Vector Mode LSBit.</p>	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>no rounding</td> </tr> <tr> <td>1h</td> <td></td> <td>quarter-pel offsets to half/full pel positions</td> </tr> </tbody> </table>	Value	Name	Description	0h		no rounding	1h		quarter-pel offsets to half/full pel positions						
Value	Name	Description															
0h		no rounding															
1h		quarter-pel offsets to half/full pel positions															
25	<p><b>RefFieldPicPolarity (Reference Field Picture Polarity)</b></p> <p>This field specifies the polarity of the one reference field picture used for a field P picture. It is derived from the variable REFFIELD defined in VC1 standard and is only valid when one field is referenced (NUMREF = 0) for a field P picture. When NUMREF = 0 and REFFIELD = 0, this field is the polarity of the reference I/P field that is temporally closest; When NUMREF = 0 and REFFIELD = 1, this field is the polarity of the reference I/P field that is the second most temporally closest. The distance is measured based on display order but ignoring the repeated field if present (due to RFF = 1). This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p>	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>Top (even) field</td> </tr> <tr> <td>1h</td> <td></td> <td>Bottom (odd) field</td> </tr> </tbody> </table>	Value	Name	Description	0h		Top (even) field	1h		Bottom (odd) field						
Value	Name	Description															
0h		Top (even) field															
1h		Bottom (odd) field															
24	<p><b>NumRef (Number of References)</b></p> <p>This field indicates how many reference fields are referenced by the current (field) picture. It is identical to the variable NUMREF in the VC1 standard. This field is only valid for field P picture (FCM = 10   11). This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p>	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> </tbody> </table>	Value	Name	Description												
Value	Name	Description															

<b>MFD_VC1_LONG_PIC_STATE</b>				
	0h	One field referenced		
	1h	Two fields referenced		
23:20	<b>BwdRefDist (Reference Distance)</b> This field is valid only in B field pictures giving the value of BRFD. The field is ignored in P Picture. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.			
19:16	<b>FwdRefDist (Reference Distance)</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="text-align: center;">U4</td> </tr> </table> This field is the number of frames between the current frame and its reference frame. It is derived from the syntax element REFDIST (P Reference Distance) in the VC1 standard. 0 means that the previous frame is the reference frame. It has the same value as of FRFD for both P and B field pictures. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.		Format:	U4
Format:	U4			
	<b>Value</b>	<b>Name</b>		
	[0, 15]			
15:12	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>		Format:	MBZ
Format:	MBZ			
11:10	<b>ExtendedDMVRange (Extended Differential Motion Vector Range Flag)</b> This field specifies the differential motion vector range in interlaced pictures. It is equivalent to the variable DMVRANGE in the VC1 standard. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.			
	<b>Value</b>	<b>Name</b>		
		<b>Description</b>		
	00b	No extended range		
	01b	Extended horizontally		
	10b	Extended vertically		
	11b	Extended in both directions		
9:8	<b>ExtendedMVRRange (Extended Motion Vector Range Flag)</b> This field specifies the motion vector range in quarter-pel or half-pel modes. It is equivalent to the variable MVRANGE in the VC1 standard. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes			
	<b>Value</b>	<b>Name</b>		
		<b>Description</b>		
	00b	[-256, 255] x [-128, 127]		
	01b	512, 511] x [-256, 255]		
	10b	[-2048, 2047] x [-1024, 1023]		
	11b	[-4096, 4095] x [-2048, 2047]		
7:4	<b>AltPQuantEdgeMask (Alternative Picture Quantization Edge Mask)</b> This field is a bit mask for the four edges in clock-wise order, indicating whether AltPQuant is used for the edge macroblocks. It is derived based on the following variables DQUANT, DQUANTFRM, DQPROFILE, DQSBEDGE, DQDBEDGE, and DQBILEVEL defined in the VC1 standard, as shown in Error! Reference source not found..This field is valid only if AltPQuantConfig is 01. Bit 0: Left picture edge macroblocksBit 1: Top picture edge macroblocksBit 2: Right picture edge			

<b>MFD_VC1_LONG_PIC_STATE</b>																	
		macroblocksBit 3: Bottom picture edge macroblocksThis field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.															
	3:2	<p><b>AltPQuantConfig (Alternative Picture Quantization Configuration)</b>                      This field specifies the way AltPQuant is used in the picture. It determines how to compute the macroblock quantizer step size, MQANT. It is derived based on the following variables DQUANT, DQUANTFRM, DQPROFILE, DQSBEDGE, DQDBEDGE, and DQBILEVEL defined in the VC1 standard, as shown in Error! Reference source not found..This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>AltPQuant not used</td> </tr> <tr> <td>01b</td> <td></td> <td>AltPQuant is used and applied to edge macroblocks only</td> </tr> <tr> <td>10b</td> <td></td> <td>MQANT is encoded in macroblock layer</td> </tr> <tr> <td>11b</td> <td></td> <td>AltPQuant and PQuant are selected on macroblock basis</td> </tr> </tbody> </table>	Value	Name	Description	00b		AltPQuant not used	01b		AltPQuant is used and applied to edge macroblocks only	10b		MQANT is encoded in macroblock layer	11b		AltPQuant and PQuant are selected on macroblock basis
Value	Name	Description															
00b		AltPQuant not used															
01b		AltPQuant is used and applied to edge macroblocks only															
10b		MQANT is encoded in macroblock layer															
11b		AltPQuant and PQuant are selected on macroblock basis															
	1	<p><b>HalfQP</b>                      This field is used for inverse quantization of AC coefficients. It is valid only when PQuant is used. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p>															
	0	<p><b>PQuantUniform</b>                      Indicating if uniform quantization applies to the picture. It is used for inverse quantization of the AC coefficients. QUANTIZER 001123PQUANTIZER - -01--PQINDEX&gt;=9&lt;=8----                      PQuantUniform010201ImplicitQuantizer = 0, and PQuantUniform = 0 is used to represent 2 cases: 1) QUANTIZER=01 and PQUANTIZER=0; and 2) QUANTIZER = 10b. ImplicitQuantizer = 0, and PQuantUniform = 1 is used to represent 2 cases: 1) QUANTIZER=01 and PQUANTIZER=1; and 2) QUANTIZER = 11bThis field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>Non-uniform</td> </tr> <tr> <td>1h</td> <td></td> <td>Uniform</td> </tr> </tbody> </table>	Value	Name	Description	0h		Non-uniform	1h		Uniform						
Value	Name	Description															
0h		Non-uniform															
1h		Uniform															
5	31	<p><b>BitplanePresentFlag (Bitplane Buffer Present Flag)</b>                      This field indicates whether the bitplane buffer is present for the picture. If set, at least one of the fields listed in bits 22:16 is coded in non-raw mode, and Bitplane Buffer Base Address field in the VC1_BSD_BUF_BASE_STATE command points to the bitplane buffer. Otherwise, all the fields that are applicable for the current picture in bits 22:16 must be coded in raw mode. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>bitplane buffer is not present</td> </tr> <tr> <td>1h</td> <td></td> <td>bitplane buffer is present</td> </tr> </tbody> </table>	Value	Name	Description	0h		bitplane buffer is not present	1h		bitplane buffer is present						
Value	Name	Description															
0h		bitplane buffer is not present															
1h		bitplane buffer is present															
	30	<p><b>ForwardMbRaw</b>                      This field indicates whether the FORWARDMB field is coded in raw or non-raw mode. This field is only valid when PictureType is B. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td></td> <td></td> <td></td> </tr> </tbody> </table>	Value	Name	Description												
Value	Name	Description															

<b>MFD_VC1_LONG_PIC_STATE</b>												
	0h		non-raw mode									
	1h		raw mode									
29	<p><b>MvTypeMbRaw</b> This field indicates whether the MVTYPREMB field is coded in raw or non-raw mode. This field is only valid when PictureType is P. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>Non-Raw Mode</td> </tr> <tr> <td>1h</td> <td></td> <td>Raw Mode</td> </tr> </tbody> </table>			Value	Name	Description	0h		Non-Raw Mode	1h		Raw Mode
Value	Name	Description										
0h		Non-Raw Mode										
1h		Raw Mode										
28	<p><b>SkipMbRaw</b> This field indicates whether the SKIPMB field is coded in raw or non-raw mode. This field is only valid when PictureType is P or B. 0 = non-raw mode 1 = raw mode This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Non-Raw Mode</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Raw Mode</td> </tr> </tbody> </table>			Value	Name	Description	0h	Disable	Non-Raw Mode	1h	Enable	Raw Mode
Value	Name	Description										
0h	Disable	Non-Raw Mode										
1h	Enable	Raw Mode										
27	<p><b>DirectMbRaw</b> This field indicates whether the DIRECTMB field is coded in raw or non-raw mode. This field is only valid when PictureType is P or B. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>Non-Raw Mode</td> </tr> <tr> <td>1h</td> <td></td> <td>Raw Mode</td> </tr> </tbody> </table>			Value	Name	Description	0h		Non-Raw Mode	1h		Raw Mode
Value	Name	Description										
0h		Non-Raw Mode										
1h		Raw Mode										
26	<p><b>OverflagsRaw</b> This field indicates whether the OVERFLAGS field is coded in raw or non-raw mode. This field is only valid when PictureType is I or BI. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>Non-Raw Mode</td> </tr> <tr> <td>1h</td> <td></td> <td>Raw Mode</td> </tr> </tbody> </table>			Value	Name	Description	0h		Non-Raw Mode	1h		Raw Mode
Value	Name	Description										
0h		Non-Raw Mode										
1h		Raw Mode										
25	<p><b>AcPredRaw</b> This field indicates whether the ACPRED field is coded in raw or non-raw mode. This field is only valid when PictureType is I or BI. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Non-Raw Mode</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Raw Mode</td> </tr> </tbody> </table>			Value	Name	Description	0h	Disable	Non-Raw Mode	1h	Enable	Raw Mode
Value	Name	Description										
0h	Disable	Non-Raw Mode										
1h	Enable	Raw Mode										
24	<p><b>FieldTxRaw</b> This field indicates whether the FIELDTX field is coded in raw or non-raw mode. This field is only valid when PictureType is I or BI. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p>											

<b>MFD_VC1_LONG_PIC_STATE</b>			
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Disable	Non-Raw Mode
	1h	Enable	Raw Mode
23	<b>Reserved</b>		
	Format:		MBZ
22:20	<b>MvTab (Motion Vector Table)</b>		
	Format:		U3
	<p>This field specifies which motion vector table(s) is (are) used for motion vector (differential) decoding in a P or B picture. This field is the combination of the variables MVTAB and IMVTAB in the VC1 standard. Two bits are defined for progressive frame pictures; And two or three bits are defined for interlaced field/frame pictures depending on NUMREF and P or B picture types. This field is valid for P and B pictures. It is not valid for I pictures. For P or B progressive frame pictures 0 = Motion Vector Differential VLD Table 01 = Motion Vector Differential VLD Table 12 = Motion Vector Differential VLD Table 23 = Motion Vector Differential VLD Table 3 The other encodings are reserved For P interlace field pictures with NUMREF = 0 or P/B interlace frame pictures 0 = 1-Reference Table 01 = 1-Reference Table 12 = 1-Reference Table 23 = 1-Reference Table 3 The other encodings are reserved For P interlace field picture with NUMREF = 1 or B interlaced field pictures 0 = 2-Reference Table 01 = 2-Reference Table 12 = 2-Reference Table 23 = 2-Reference Table 34 = 2-Reference Table 45 = 2-Reference Table 56 = 2-Reference Table 67 = 2-Reference Table 7 The other encodings are reserved This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p>		
19:18	<b>FourMvBpTab (4-MV Block Pattern Table)</b>		
	<p>This field specifies which table is used to decode the 4-MV block pattern (4MVBPTAB) syntax element in 4-MV macroblocks. It is identical to the variables 4MVBPTAB in the VC1 standard, section 9.1.1.37. This field is valid only in interlace frame P, B pictures, or interlace field P, B pictures. It is not valid for I picture. For interlace field P and B pictures, it is only valid if UnifiedMvMode is equal to Mixed-MV Type. For interlace frame P picture, it is only valid if FourMvSwitch is 1. For interlace frame B picture, it is always valid. 0 = 4MVBPTAB Table 01 = 4MVBPTAB Table 12 = 4MVBPTAB Table 23 = 4MVBPTAB Table 3 This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p>		
17:16	<b>TwoMvBpTab (2MV Block Pattern Table)</b>		
	<p>This field specifies which table is used to decode the 2MV block pattern (2MVBPTAB) syntax element in 2MV field macroblocks. It is identical to the variables 2MVBPTAB in the VC1 standard, section 9.1.1.36. This field is valid only in interlace frame P/B pictures. It is not valid for I picture, nor for interlace field P or B pictures. 0 = 2MVBPTAB Table 01 = 2MVBPTAB Table 12 = 2MVBPTAB Table 23 = 2MVBPTAB Table 3 This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p>		
15:14	<b>Reserved</b>		
	Format:		MBZ
13:12	<b>TransType (Picture-level Transform Type)</b>		
	Format:		U2
	<p>This field specifies the Transform Type at picture level. It is identical to the variable TTFRM in the VC1 standard, section 7.1.1.41. This field is only valid when TransTypeMbFlag is 1. Otherwise, it is</p>		

<b>MFD_VC1_LONG_PIC_STATE</b>											
		reserved and MBZ. This field is set to 00 when VSTRANSFORM is 0 in the entry point layer.00 = 8x8 Transform01 = 8x4 Transform10 = 4x8 Transform11 = 4x4 TransformThis field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.									
11	<b>TransTypeMbFlag (Macroblock Transform Type Flag)</b>	<p>This field indicates whether Transform Type is fixed at picture level or variable at macroblock level. It is identical to the variable TTMBF in the VC1 standard, section 7.1.1.40.This field is set to 1 when VSTRANSFORM is 0 in the entry point layer. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>variable transform type in macroblock layer</td> </tr> <tr> <td>1h</td> <td></td> <td>use picture level transform type TransType</td> </tr> </tbody> </table>	Value	Name	Description	0h		variable transform type in macroblock layer	1h		use picture level transform type TransType
Value	Name	Description									
0h		variable transform type in macroblock layer									
1h		use picture level transform type TransType									
10:8	<b>MbModeTab (Macroblock Mode Table)</b>	<p>This field signals which code table is used to decode the macroblock mode syntax element (MBMODE) in the macroblock layer in a P or B picture. This field is identical to the variables MBMODETAB in the VC1 standard, section 9.1.1.33. This field is valid for interlace frame P, B picture and interlace field P, B picture. It is not valid for I picture, nor progressive frame P, B pictures. Two bits are defined for interlace frame P, B pictures; And three bits are defined for interlaced field P, B pictures. Two bits are defined for interlace frame P, B pictures. There are two set of code tables selected based on if UnifiedMvMode is equal to 4-MV Type or not. 0 = Code Table 01 = Code Table 12 = Code Table 23 = Code Table 30Other encodings are invalidThree bits are defined for interlace field P, B pictures. There are two set of code tables selected based on if UnifiedMvMode is equal to Mixed-MV Type or not. 0 = Code Table 01 = Code Table 12 = Code Table 23 = Code Table 34 = Code Table 45 = Code Table 56 = Code Table 67 = Code Table 7This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p>									
7:6	<b>TransAcY (Picture-level Transform Luma AC Coding Set Index, TRANSACTABLE2)</b>	BitFieldDesc									
5:4	<b>TransAcUV (Picture-level Transform Chroma AC Coding Set Index, TRANSACTABLE)</b>	<p>This field, together with PQINDEX, specifies which intra AC coding set to be used for decoding the non-zero AC coefficients in a coded luma (Y) block. This field is the combination of the variables TRANSACFRM and TRANSACFRM2 in the VC1 standard. For I pictures, TransAcY is the same as TRANSACFRM2. For other pictures, it is the same as TRANSACFRM, and therefore must be programmed to be the same as TransAcUV. This field is valid for all picture types.0 = Coding set index 01 = Coding set index 12 = Coding set index 23 is invalidThis field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p>									
3	<b>TransDcTab (Intra Transform DC Table)</b>	<p>This field specifies whether the low motion tables or the high motion tables are used to decode the Transform DC coefficients in intra-coded blocks. This field is identical to the variable TRANSDCTAB in the VC1 standard, section 8.1.1.2.This field is valid for all picture types. This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>The high motion tables</td> </tr> <tr> <td>1h</td> <td></td> <td>The low motion tables</td> </tr> </tbody> </table>	Value	Name	Description	0h		The high motion tables	1h		The low motion tables
Value	Name	Description									
0h		The high motion tables									
1h		The low motion tables									

<b>MFD_VC1_LONG_PIC_STATE</b>	
2:0	<p><b>CbpTab (Coded Block Pattern Table)</b></p> <p>This field specifies the table used to decode the CBPCY syntax element for each coded macroblock in P and B pictures. This field is combination of the variable CBPTAB for P and B frame pictures and the variable ICBPTAB in interlace field P, B pictures and interlace frame P, B pictures in the VC1 standard (Table 52 and Table 102). This field is reserved and MBZ for I or BI pictures as I only has a fixed table.000 = Table 0 (Table 169 for P, B frames or Table 124 otherwise)001 = Table 1 (Table 170 for P, B frames or Table 125 otherwise)010 = Table 2 (Table 171 for P, B frames or Table 126 otherwise)011 = Table 3 (Table 172 for P, B frames or Table 127 otherwise)100 = Table 4 (Table 128 for interlace field/frame P, B pictures)101 = Table 5 (Table 129 for interlace field/frame P, B pictures)110 = Table 6 (Table 130 for interlace field/frame P, B pictures)111 = Table 7 (Table 131 for interlace field/frame P, B pictures)This field is unique to this implementation's VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p>



<b>MFD_VC1_SHORT_PIC_STATE</b>							
Source:		VideoCS					
Length Bias:		2					
DWord	Bit	Description					
0	31:29	<b>Command Type</b>					
		Default Value:	3h PARALLEL_VIDEO_PIPE				
		Format:	OpCode				
	28:27	<b>Pipeline</b>					
		Default Value:	2h MFD_VC1_SHORT_PIC_STATE				
		Format:	OpCode				
	26:24	<b>Media Command Opcode</b>					
		Default Value:	2h VC1_DEC				
		Format:	OpCode				
	23:21	<b>SubOpcode A</b>					
Default Value:		1h					
Format:		OpCode					
20:16	<b>SubOpcode B</b>						
	Default Value:	0h					
	Format:	OpCode					
15:12	<b>Reserved</b>						
	Format:	MBZ					
11:0	<b>DWord Length</b>						
	Default Value:	0003h Excludes DWord (0,1)					
	Format:	=n Total Length - 2					
1	31:24	<b>Reserved</b>					
		Format:	MBZ				
	23:16	<b>Picture Height</b>					
		Format:	U8-1 Picture Height in Macroblocks				
This field indicates the height of the picture in unit of macroblocks. For example, for a 1920x1080 frame picture, PictureHeightInMBs equals 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead). This field is used in VLD and IT modes. Note: Even though the Advanced Profile allows frame dimensions (width, height) to not be aligned to macroblock boundary, it doesn't affect the bitstream decoding. And it is preferable to use 'intermediate buffer' that is macroblock aligned for decoding. In order to simplify the out-of-bound reference pixel access, the out-of-bound extrapolation rule in VC1 spec can be used to expand the expected decoded frame to the intermediate buffer dimension.							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,255]</td> <td></td> <td style="text-align: center;">[1, 256] MB</td> </tr> </tbody> </table>	Value	Name	Description	[0,255]		[1, 256] MB
Value	Name	Description					
[0,255]		[1, 256] MB					
15:8	<b>Reserved</b>						
	Format:	MBZ					

<b>MFD_VC1_SHORT_PIC_STATE</b>										
	7:0	<p><b>Picture Width</b></p> <table border="1"> <tr> <td>Format:</td> <td>U8-1 Picture Width in Macroblocks</td> </tr> </table> <p>This field indicates the width of the picture in unit of macroblocks. For example, for a 1920x1080 frame picture, PictureWidthInMBs equals 120 (1920 divided by 16). This field is used in VLD and IT modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,255]</td> <td></td> <td>[1, 256] MB</td> </tr> </tbody> </table>	Format:	U8-1 Picture Width in Macroblocks	Value	Name	Description	[0,255]		[1, 256] MB
	Format:	U8-1 Picture Width in Macroblocks								
Value	Name	Description								
[0,255]		[1, 256] MB								
2	31:24	<p><b>Bitplane Buffer Pitch Minus 1</b></p> <table border="1"> <tr> <td>Format:</td> <td>U7-1 Pitch in Bytes</td> </tr> </table> <p>Specifies the bitplane buffer pitch in (#Bytes - 1). Bitplane buffer is a linear buffer. It is needed only when the bitplane is not encoded as raw, and therefore is present in the header explicitly. In VC1 Long Format, it is written by an application and later read by the HW. In VC1 Short Format, it is written and read by H/W only. This field is specified for better performance. For VC1 Long Format: The pitch must be equal to PictureWidthInMBs/2. For VC1 Short Format: If Pic Width is less than or equal to 2K pixels, bitplane pitch is set to 64 (one cacheline; programmed as 63) bytes per MB row. If Pic Width is greater than 2K pixels, bitplane pitch is set to 128 (two cachelines; programmed as 127) bytes per MB row. This field is not used in IT mode, used in VLD mode only. For VC1 DXVA2 Short Format, the bitplane specification is between H/W and Driver only. For Long Format, application is responsible for allocation with the driver.</p>	Format:	U7-1 Pitch in Bytes						
Format:	U7-1 Pitch in Bytes									
	23	<p><b>Interpolation Rounder Control</b></p> <p>Used only in MC operation. This field specifies the rounding control value used in interpolation operation of motion prediction process.</p> <p>Note: This bit field is taken from bRcontrol in DXVA_PictureParameters data structure</p> <p>This field is used in VLD and IT modes.</p>								
	22:20	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ									
	19:16	<p><b>Motion Vector Mode</b></p> <p>This field indicates one of the following motion compensation interpolation modes for P and B pictures. The MC interpolation modes apply to prediction values of luminance blocks and are always in quarter-sample. For chrominance blocks, it always performs bilinear interpolation with either half-pel or quarter-pel precision. 0XX0 = Chroma Quarter -pel + Luma bicubic. (can only be 1MV) 0XX1 = Chroma Half-pel + Luma bicubic. (can be 1MV or 4MV) 1XX0 = Chroma Quarter -pel + Luma bilinear. (can only be 1MV) 1XX1 = Chroma Half-pel + Luma bilinear. Note: Bits 19:16 are taken from bMVprecisionAndChromaRelation in DXVA_PictureParameters data structure. Bit 19 of Motion Vector Mode = 1 for Luma Bilinear MC; = 0 for Luma Bicubic MC Bit 16 of Motion Vector Mode = 1 for half-sample Chroma motion = 0 for quarter-sample Chroma motion. This field is used in both VLD and IT modes.</p>								
	15	<p><b>DmvSurfaceValid</b></p> <p>Indicated when the DMV read surface is valid. This surface stored the direct motion vectors.</p> <p>This field is set fo B pictures that can refer to a previous P picture for DMV. If there is an I-picture before a B (in decoding order) then this field is not set (as a result, zero's DMV's will be assumed while decoding the B picture. That is, there is no explicit DMV buffer for an I-picture).</p> <p>This field is not used in IT mode, used in VLD mode only.</p>								

<b>MFD_VC1_SHORT_PIC_STATE</b>											
14:12	<b>Reserved</b>										
	Format:	MBZ									
11	<p><b>VC1 Profile</b>                      specifies the bitstream profile.                      Note: This is required because 128 is added for intra blocks post inverse transform in advanced profile and also to find out if Motion vectors are adjusted or not.                      This field is used in both VLD and IT modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> <td>current picture is in Simple or Main Profile (No need to distinguish Simple and Main Profile)</td> </tr> <tr> <td>1h</td> <td></td> <td>current picture is in Advanced Profile</td> </tr> </tbody> </table>		Value	Name	Description	0h	[Default]	current picture is in Simple or Main Profile (No need to distinguish Simple and Main Profile)	1h		current picture is in Advanced Profile
Value	Name	Description									
0h	[Default]	current picture is in Simple or Main Profile (No need to distinguish Simple and Main Profile)									
1h		current picture is in Advanced Profile									
10:6	<b>Reserved</b>										
	Format:	MBZ									
5	<p><b>Backward Prediction Present Flag</b>                      Note: a B picture that only uses forward prediction may have this flag set to 1 as well. Driver may still need to provide a valid reference picture index.                      This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as bPicBackwardPrediction in DXVA2 VC1 spec.                      The Intra Picture Flag, Backward Prediction Present Flag and RefPicFlag are used to derive the picture type, as specified in PTYPE for a frame, and in FPTYPE for a field, in DXVA2 VC1 VLD and IT mode.</p>										
4	<p><b>Intra Picture Flag</b>                      This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as bPicIntra in DXVA2 VC1 spec.                      The Intra Picture Flag, Backward Prediction Present Flag and RefPicFlag are used to derive the picture type, as specified in PTYPE for a frame, and in FPTYPE for a field, in DXVA2 VC1 VLD and IT mode.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>entire picture can have a mixture of intra and inter MB type or just inter MB type.</td> </tr> <tr> <td>1h</td> <td></td> <td>entire picture is coded in intra MB type</td> </tr> </tbody> </table>		Value	Name	Description	0h		entire picture can have a mixture of intra and inter MB type or just inter MB type.	1h		entire picture is coded in intra MB type
Value	Name	Description									
0h		entire picture can have a mixture of intra and inter MB type or just inter MB type.									
1h		entire picture is coded in intra MB type									
3	<p><b>SecondField</b>                      This flag is set for the second field in field pictures. This field is used in both VLD and IT modes.</p>										
2	<b>Reserved</b>										
	Format:	MBZ									
1:0	<p><b>Picture Structure</b>                      This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as bPicStructure in DXVA2 VC1 spec.                      The Picture Structure and Progressive Pic Type are used to derive the picture structure as specified in FCM, in DXVA2 VC1 VLD and IT mode.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td></td> <td>top field (bit 0)</td> </tr> </tbody> </table>		Value	Name	Description	01b		top field (bit 0)			
Value	Name	Description									
01b		top field (bit 0)									

<b>MFD_VC1_SHORT_PIC_STATE</b>												
		<table border="1"> <tr> <td>10b</td> <td></td> <td>bottom field (bit 1)</td> </tr> <tr> <td>11b</td> <td></td> <td>frame (both fields are present)</td> </tr> <tr> <td>00b</td> <td></td> <td>illegal</td> </tr> </table>	10b		bottom field (bit 1)	11b		frame (both fields are present)	00b		illegal	
10b		bottom field (bit 1)										
11b		frame (both fields are present)										
00b		illegal										
3	31	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
	Format:	MBZ										
	30	<p><b>Overlap Smoothing Enable Flag</b></p> <p>This field is the decoded syntax element OVERLAP in bitstream. Indicates if Overlap smoothing is ON at the picture level. This field is used in both VLD and IT modes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>to disable overlap smoothing filter</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>to enable overlap smoothing filter</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable	to disable overlap smoothing filter	1h	Enable	to enable overlap smoothing filter	
	Value	Name	Description									
0h	Disable	to disable overlap smoothing filter										
1h	Enable	to enable overlap smoothing filter										
29	<p><b>Range Reduction Scale</b></p> <table border="1"> <tr> <td>Access:</td> <td>None</td> </tr> </table> <p>This field specifies whether the reference picture pixel values should be scaled up or scaled down on-the-fly, if RangeReduction is Enabled. NOTE: This bit is derived by driver for Main Profile only. Ignored in Simple and Advanced Profiles. This field is used in both VLD and IT modes. This is derived by driver from the history of RANGERED and RANGEREDFRM syntax elements (i.e. of forward/preceding reference picture) and those of the current picture. RANGERED is the same as (bPicOverflowBlocks &gt;&gt; 3) &amp; 1. RANGEREDFRM is the same as (bPicDeblocked &gt;&gt; 5) &amp; 1. For the current picture is a B picture, this field represents the state of the forward/preceding reference picture only. Driver is responsible to keep RangeReductionScale, RangeReduction Enable and RANGERED Present Flag of current picture coherent.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable <b>[Default]</b></td> <td>Scale down reference picture by factor of 2</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Scale up reference picture by factor of 2</td> </tr> </tbody> </table>	Access:	None	Value	Name	Description	0h	Disable <b>[Default]</b>	Scale down reference picture by factor of 2	1h	Enable	Scale up reference picture by factor of 2
Access:	None											
Value	Name	Description										
0h	Disable <b>[Default]</b>	Scale down reference picture by factor of 2										
1h	Enable	Scale up reference picture by factor of 2										
28	<p><b>Range Reduction Enable</b></p> <p>This field specifies whether on-the-fly pixel value range reduction should be performed for the preceding (or forward) reference picture. Along with RangeReductionScale to specify whether scale up or down should be performed. It is not the same value as RANGEREDFRM Syntax Element (DXVA_PictureParameters bPicDeblocked bit 5) in the Picture Header. This field is for Main Profile only. Simple Profile is always disable, and not applicable to Advanced Profile. This field is used in both VLD and IT modes. This is derived by driver from the history of RANGERED and RANGEREDFRM syntax elements (i.e. of forward/preceding reference picture) and those of the current picture. RANGERED is the same as (bPicOverflowBlocks &gt;&gt; 3) &amp; 1. RANGEREDFRM is the same as (bPicDeblocked &gt;&gt; 5) &amp; 1. For the current picture is a B picture, this field represents the state of the forward/preceding reference picture only. Driver is responsible to keep RangeReductionScale, RangeReduction Enable and RANGERED Present Flag of current picture coherent.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable <b>[Default]</b></td> <td>Range reduction is not performed</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Range reduction is performed</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable <b>[Default]</b>	Range reduction is not performed	1h	Enable	Range reduction is performed		
Value	Name	Description										
0h	Disable <b>[Default]</b>	Range reduction is not performed										
1h	Enable	Range reduction is performed										
	27:24	<b>Reserved</b>										

<b>MFD_VC1_SHORT_PIC_STATE</b>																	
	Format:	MBZ															
23:22	<b>Progressive Pic Type</b> This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as bPicExtrapolation in DXVA2 VC1 spec. The Picture Structure and Progressive Pic Type are used to derive the picture structure as specified in FCM, in DXVA2 VC1 VLD and IT mode.																
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>progressive only picture</td> </tr> <tr> <td>1</td> <td></td> <td>progressive only picture</td> </tr> <tr> <td>2</td> <td></td> <td>interlace picture (frame-interlace or field-interlace)</td> </tr> <tr> <td>3</td> <td></td> <td>illegal</td> </tr> </tbody> </table>	Value	Name	Description	0		progressive only picture	1		progressive only picture	2		interlace picture (frame-interlace or field-interlace)	3		illegal	
Value	Name	Description															
0		progressive only picture															
1		progressive only picture															
2		interlace picture (frame-interlace or field-interlace)															
3		illegal															
21	<b>Reserved</b> Format: MBZ																
20:16	<b>P-Pic Ref Distance</b> Access: None This element defines the number of frames between the current frame and the reference frame. It is the same as the REFDIST SE in VC1 interlaced field picture header. It is present if the entry-level flag REFDIST_FLAG == 1, and if the picture type is not one of the following types: B/B, B/BI, BI/B, BI/BI. If the entry level flag REFDIST_FLAG == 0, REFDIST shall be set to the default value of 0. This field is used in DXVA2 VC1 VLD mode only, not used in IT and our VC1 VLD Long Format modes.																
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0-16</td> <td>unsigned integer</td> </tr> <tr> <td>0h</td> <td><b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0-16	unsigned integer	0h	<b>[Default]</b>										
Value	Name																
0-16	unsigned integer																
0h	<b>[Default]</b>																
15:14	<b>QUANTIZER</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>implicit quantizer at frame level</td> </tr> <tr> <td>01b</td> <td></td> <td>explicit quantizer at frame level, and use PQUANTIZER SE to specify uniform or non-uniform</td> </tr> <tr> <td>10b</td> <td></td> <td>explicit quantizer, and non-uniform quantizer for all frames</td> </tr> <tr> <td>11b</td> <td></td> <td>explicit quantizer, and uniform quantizer for all frames</td> </tr> </tbody> </table>		Value	Name	Description	00b		implicit quantizer at frame level	01b		explicit quantizer at frame level, and use PQUANTIZER SE to specify uniform or non-uniform	10b		explicit quantizer, and non-uniform quantizer for all frames	11b		explicit quantizer, and uniform quantizer for all frames
Value	Name	Description															
00b		implicit quantizer at frame level															
01b		explicit quantizer at frame level, and use PQUANTIZER SE to specify uniform or non-uniform															
10b		explicit quantizer, and non-uniform quantizer for all frames															
11b		explicit quantizer, and uniform quantizer for all frames															
13	<b>MULTIRES Present Flag (for Simple/Main Profile only)</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>RESPIC Parameter is present in the picture header</td> </tr> <tr> <td>1h</td> <td></td> <td>RESPIC Parameter is present in the picture header</td> </tr> </tbody> </table>		Value	Name	Description	0h		RESPIC Parameter is present in the picture header	1h		RESPIC Parameter is present in the picture header						
Value	Name	Description															
0h		RESPIC Parameter is present in the picture header															
1h		RESPIC Parameter is present in the picture header															
12	<b>SYNCMARKER Present Flag (for Simple/Main Profile only)</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>Bitstream for Simple and Main Profile has no sync marker</td> </tr> <tr> <td>1</td> <td></td> <td>Bitstream for Simple and Main Profile may have sync marker(s)</td> </tr> </tbody> </table>		Value	Name	Description	0		Bitstream for Simple and Main Profile has no sync marker	1		Bitstream for Simple and Main Profile may have sync marker(s)						
Value	Name	Description															
0		Bitstream for Simple and Main Profile has no sync marker															
1		Bitstream for Simple and Main Profile may have sync marker(s)															
11	<b>RANGERED Present Flag (for Simple/Main Profile only)</b>																

<b>MFD_VC1_SHORT_PIC_STATE</b>											
		<p>It is needed for Picture Header Parsing. Driver is responsible to keep RangeReductionScale, RangeReduction Enable and RANGERED Present Flag of current picture coherent.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>Range Reduction Parameter (RANGEREDFRM) is not present in the picture header</td> </tr> <tr> <td>1</td> <td></td> <td>Range Reduction Parameter (RANGEREDFRM) is present in the picture header.</td> </tr> </tbody> </table>	Value	Name	Description	0		Range Reduction Parameter (RANGEREDFRM) is not present in the picture header	1		Range Reduction Parameter (RANGEREDFRM) is present in the picture header.
Value	Name	Description									
0		Range Reduction Parameter (RANGEREDFRM) is not present in the picture header									
1		Range Reduction Parameter (RANGEREDFRM) is present in the picture header.									
10:8	<b>MAXBFRAMES</b>	Number of consecutive B Frames.									
7	<b>PANSCAN Present Flag</b>	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>Pan Scan Parameters are not present in the picture header</td> </tr> <tr> <td>1</td> <td></td> <td>Pan Scan Parameters are present in the picture header</td> </tr> </tbody> </table>	Value	Name	Description	0		Pan Scan Parameters are not present in the picture header	1		Pan Scan Parameters are present in the picture header
Value	Name	Description									
0		Pan Scan Parameters are not present in the picture header									
1		Pan Scan Parameters are present in the picture header									
6	<b>REFDIST_FLAG</b>	For header parsing REFDIST. This is used in DXVA2 VC1 VLD mode only, not used in IT and our VC1 VLD modes.									
5	<b>LOOPFILTER Enable Flag</b>	<p>This field is the decoded syntax element LOOPFILTER in bitstream. It indicates if In-loop Deblocking is ON according to picture level bitstream syntax control. This bit affects BSD unit and also the loop filter unit. When this bit is set to 1, PostDeblockOutEnable field in MFX_PIPE_MODE_SELECT command must also be set to 1. In this case, in-loop deblocking operation follows the VC1 standard - deblocking doesn't cross slice boundary. When this bit is set to 0, but PostDeblockOutEnable field in MFX_PIPE_MODE_SELECT command is set to 1. It indicates the loop filter unit is used for out-of-loop deblocking. In this case, deblocking operation does cross slice boundary. This field is used in VLD mode only, not in IT mode.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>In-Loop-Deblocking-Filter is disabled</td> </tr> <tr> <td>1</td> <td></td> <td>In-Loop-Deblocking-Filter is enabled</td> </tr> </tbody> </table>	Value	Name	Description	0		In-Loop-Deblocking-Filter is disabled	1		In-Loop-Deblocking-Filter is enabled
Value	Name	Description									
0		In-Loop-Deblocking-Filter is disabled									
1		In-Loop-Deblocking-Filter is enabled									
4	<b>FastUVMCFlag (Fast UV Motion Compensation Flag)</b>	<p>This field specifies whether the motion vectors for UV is rounded to half or full pel position. It is identical to the variable FASTUVMC in VC1 standard. This field is used in both VLD and IT modes. It is derived from <math>FASTUVMC = (bPicSpatialResid8 \gg 4) \&amp; 1</math> in both VLD and IT modes, and should have the same value as Motion Vector Mode LSBit.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>no rounding</td> </tr> <tr> <td>1h</td> <td></td> <td>quarter-pel offsets to half/full pel positions</td> </tr> </tbody> </table>	Value	Name	Description	0h		no rounding	1h		quarter-pel offsets to half/full pel positions
Value	Name	Description									
0h		no rounding									
1h		quarter-pel offsets to half/full pel positions									
3	<b>EXTENDED_MV Present Flag</b>	<p>BitFieldDesc</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>Extended_MV is not present in the picture header</td> </tr> <tr> <td>1h</td> <td></td> <td>Extended_MV is present in the picture header</td> </tr> </tbody> </table>	Value	Name	Description	0h		Extended_MV is not present in the picture header	1h		Extended_MV is present in the picture header
Value	Name	Description									
0h		Extended_MV is not present in the picture header									
1h		Extended_MV is present in the picture header									
2:1	<b>DQUANT</b>										

<b>MFD_VC1_SHORT_PIC_STATE</b>																				
		<table border="1"> <tr> <td>Access:</td> <td>None</td> </tr> <tr> <td>Format:</td> <td>U2</td> </tr> </table>	Access:	None	Format:	U2														
Access:	None																			
Format:	U2																			
		Use for Picture Header Parsing of VOPDUANT elements																		
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> <td></td> </tr> <tr> <td>00b</td> <td></td> <td>no VOPDQUANT elements; Quantizer cannot vary in frame, same quantization step size PQUANT is used for all MBs in the frame</td> </tr> <tr> <td>01b</td> <td></td> <td>refer to VC1 Spec. for all the MB position dependent quantizer selection</td> </tr> <tr> <td>10b</td> <td></td> <td>The macroblocks located on the picture edge boundary shall be quantized with ALTPQUANT while the rest of the macroblocks shall be quantized with PQUANT.</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	0h	[Default]		00b		no VOPDQUANT elements; Quantizer cannot vary in frame, same quantization step size PQUANT is used for all MBs in the frame	01b		refer to VC1 Spec. for all the MB position dependent quantizer selection	10b		The macroblocks located on the picture edge boundary shall be quantized with ALTPQUANT while the rest of the macroblocks shall be quantized with PQUANT.	11b	Reserved	
Value	Name	Description																		
0h	[Default]																			
00b		no VOPDQUANT elements; Quantizer cannot vary in frame, same quantization step size PQUANT is used for all MBs in the frame																		
01b		refer to VC1 Spec. for all the MB position dependent quantizer selection																		
10b		The macroblocks located on the picture edge boundary shall be quantized with ALTPQUANT while the rest of the macroblocks shall be quantized with PQUANT.																		
11b	Reserved																			
	0	<b>VSTRANSFORM flag</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>variable-sized transform coding is not enabled</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>variable-sized transform coding is enabled</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable	variable-sized transform coding is not enabled	1h	Enable	variable-sized transform coding is enabled									
Value	Name	Description																		
0h	Disable	variable-sized transform coding is not enabled																		
1h	Enable	variable-sized transform coding is enabled																		
4	31:29	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ (for possible future change to BFraction Enumeration)</td> </tr> </table>	Format:	MBZ (for possible future change to BFraction Enumeration)																
Format:	MBZ (for possible future change to BFraction Enumeration)																			
	28:24	<b>BFraction Enumeration</b> This field is the scale factor for computing Direct-mode motion vectors. It is derived from the variable BFRACTION in the VC1 standard, section 8.4.5.4. There are only 21 valid values corresponding to the 21 encodings of BFRACTION as shown in the table here. Other values are reserved. The VLD decoded value of BFRACTION (from the picture header) is mapped into an enum value from 0 to 20. (??? MSB of this field can be used to determine if BFRACTION is greater than or equal to 1/2, which is used to determine Motion Prediction Type for B pictures. Effectively, condition "BFRACTION >= 1/2" is equivalent to condition "ScaleFactor >= 128". ??? How can the enum replicate this feature ???) This field is only valid for B pictures. This field is used only in DXVA2 VC1 VLD mode, it is not used in our VC1 VLD Long Format mode and IT mode. BFRACTION VLCBFRACTION Enum0001/200011/310102/320111/431003/441011/551102/5611100003/5711100014/5811100101/6911100115/61011101001/71111101012/71211101103/71311101114/71411110005/71511110016/71611110101/81711110113/81811111005/81911111017/8201111111BI Pic Indicator31 (optional)																		
	23	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ Advanced Profile only; RANGE_MAPY_FLAG Range Mapping not supported</td> </tr> </table>	Format:	MBZ Advanced Profile only; RANGE_MAPY_FLAG Range Mapping not supported																
Format:	MBZ Advanced Profile only; RANGE_MAPY_FLAG Range Mapping not supported																			
	22:20	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ Advanced Profile only; RANGE_MAPY Range Mapping not supported</td> </tr> </table>	Format:	MBZ Advanced Profile only; RANGE_MAPY Range Mapping not supported																
Format:	MBZ Advanced Profile only; RANGE_MAPY Range Mapping not supported																			
	19	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ Advanced Profile only; RANGE_MAPUV_FLAG Range Mapping not supported</td> </tr> </table>	Format:	MBZ Advanced Profile only; RANGE_MAPUV_FLAG Range Mapping not supported																
Format:	MBZ Advanced Profile only; RANGE_MAPUV_FLAG Range Mapping not supported																			
	18:16	<b>Reserved</b>																		

<b>MFD_VC1_SHORT_PIC_STATE</b>											
	Format:	MBZ Advanced Profile only; RANGE_MAPUV Range Mapping not supported									
15:9	<b>Reserved</b>										
	Format:	MBZ									
8	<b>4MV Allowed Flag</b>										
7	<b>POSTPROC Flag</b>										
6	<b>PULLDOWN</b>										
5	<b>INTERLACE</b>										
4	<b>TFCNTRFLAG</b>										
3	<b>FINTERFLAG</b>										
2	<p><b>REFPIC Flag</b>                      For a BI picture, REFPIC flag must set to 0. For I and P picture, REFPIC flag must set to 0. For a B picture, REFPIC flag must set to 0, except for a B-field in interlaced field mode which can be 0 or 1 (e.g. the top B field can be used as a reference for decoding its corresponding bottom B-field in a field pair). In VLD mode, this flag cannot be used as an optimization signaling for an I or P picture that is not used as a reference picture. This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as bPicDeblockConfined[bit2] in DXVA2 VC1 spec. The Intra Picture Flag, Backward Prediction Present Flag and RefPicFlag are used to derive the picture type, as specified in PTYPE for a frame, and in FPTYPE for a field, in DXVA2 VC1 VLD and IT mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>the current picture after decoded, will never used as a reference picture</td> </tr> <tr> <td>1h</td> <td></td> <td>the current picture after decoded, will be used as a reference picture later</td> </tr> </tbody> </table>		Value	Name	Description	0h		the current picture after decoded, will never used as a reference picture	1h		the current picture after decoded, will be used as a reference picture later
Value	Name	Description									
0h		the current picture after decoded, will never used as a reference picture									
1h		the current picture after decoded, will be used as a reference picture later									
1	<b>PSF</b>										
0	<b>EXTENDED_DMV Present Flag</b>										
	<b>Value</b>	<b>Name</b> <b>Description</b>									
	0h	<b>[Default]</b> Extended_DMV is not present in the picture header									
	1h	Extended_DMV is present in the picture header									



<b>MFX_AVC_DIRECTMODE_STATE</b>			
Source:	VideoCS		
Length Bias:	2		
<p>This is a picture level command and is issued once per picture. All DMV buffers are treated as standard media surfaces, in which the lower 6 bits are used for conveying surface states. Current Pic POC number is assumed to be available in POCList[32 and 33] of the MFX_AVC_DIRECTMODE_STATE Command. This command is only valid in the AVC decoding in VLD and IT modes, and AVC encoder mode. The same command supports both Long and Short DXVA2 AVC Interface. The DMV buffers are not required to be programmed for encoder mode.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFX_SINGLE_DW
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	1h AVC
		Format:	OpCode
	23:21	<b>SubOpcodeA</b>	
Default Value:		0h MEDIA_	
Format:		OpCode	
20:16	<b>SubOpcodeB</b>		
	Default Value:	2h Desc	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Default Value:	0043h Excludes DWord (0,1)	
	Format:	=n Total Length - 2	
1	31:6	<b>Direct MV Buffer Base Address for Picture 0 (current or reference top field)</b>	
		Format: GraphicsAddress[31:6]	
<p>This field provides the base address of the DMV write buffer to store motion vectors decoded in the current picture (top field), which may be used later as a collocated motion information read buffer of the associated reference picture in decoding subsequent B-pictures that have MB coded in direct mode. It is a private buffer used by the MPR hardware only. Its content is not accessed by software. This buffer must be 64-byte cacheline aligned. The write buffer size is 557,056 bytes for 1 frame. Scalable with frame height, but do not scale with frame width as the hardware assumes frame width (in MBs) fixed at 128 (smallest power of 2 value larger than 120 - 1920x1088 screen resolution)It is only valid if the current picture is a progressive frame, MbAff frame, or a top field. There are a total of 32 reference picture (previously decoded) Direct MV Buffers (0 to 31, not including the DMV write buffer 32 and 33 of the current picture) to read in</p>			

<b>MFX_AVC_DIRECTMODE_STATE</b>																	
		the corresponding collocated DMV and motion information. For reference picture, these 32 DMV read Buffers can be indexed by the frame_store_ID[4:0], which is obtained from RefPicList L0/L1[RefPicIdx]. frame_Store_IDbit[0] (indicator for Top/Bottom Field). For writing out motion information during the decoding of the current picture, all 34 DMV buffers can be addressed by [img_dec_fs_idc[4:0]<<1 + img_structure[1] ].															
5:4	<p><b>Direct MV Buffer - Arbitration Priority Control</b> This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> <td>Desc</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> <td>Desc</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> <td></td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> <td></td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This field of Picture 0 DMV Buffer must always be programmed, regardless if this buffer is active or not, exist or not. H/W only reads this bit to determine the arbitration priority control for all 34 possible DMV buffers. This field is ignored in all the other DMV buffers 1 to 33.</p>	Value	Name	Description	00b	Highest priority	Desc	01b	Second highest priority	Desc	10b	Third highest priority		11b	Lowest priority		
Value	Name	Description															
00b	Highest priority	Desc															
01b	Second highest priority	Desc															
10b	Third highest priority																
11b	Lowest priority																
3	<b>Reserved</b>																
2	<p><b>Direct MV Buffer - Graphics Data Type (GFDT) for Picture 0</b> This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Desc</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Desc</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This field of Picture 0 DMV Buffer must always be programmed, regardless if this buffer is active or not, exist or not. H/W only reads this bit to determine the GFDT for all 34 possible DMV buffers. This field is ignored in all the other DMV buffers 1 to 33.</p>	Value	Name	Description	0h	Disable	Desc	1h	Enable	Desc							
Value	Name	Description															
0h	Disable	Desc															
1h	Enable	Desc															
1:0	<p><b>Direct MV Buffer - Cacheability Control for Picture 0</b> This field controls cacheability.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Use cacheability control bits from GTT entry</td> <td>Desc</td> </tr> <tr> <td>01b</td> <td>Data is not cached</td> <td>Desc</td> </tr> <tr> <td>11b</td> <td>Data is cached</td> <td></td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This field of Picture 0 DMV Buffer must always be programmed, regardless if this buffer is active or not, exist or not. H/W only reads this bit to determine the cacheability control for all 34 possible DMV buffers. This field is ignored in all the other DMV buffers 1 to 33.</p>	Value	Name	Description	00b	Use cacheability control bits from GTT entry	Desc	01b	Data is not cached	Desc	11b	Data is cached					
Value	Name	Description															
00b	Use cacheability control bits from GTT entry	Desc															
01b	Data is not cached	Desc															
11b	Data is cached																

<b>MFX_AVC_DIRECTMODE_STATE</b>				
2	31:6	<p><b>Direct MV Buffer Base Address for Picture 1 (current or reference bottom field)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>This field provides the base address of the DMV read/write buffer for the current or reference picture (bottom field). It is paired with the DMV Buffer of Picture 0 for MB pair retrieval during read. It follows the same format specification as DMV buffer for Picture 0. It is only valid if the current picture is a bottom field. It is also valid</p>	Format:	GraphicsAddress[31:6]
	Format:	GraphicsAddress[31:6]		
	5:4	<p><b>Direct MV Buffer - Arbitration Priority Con</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U2</td> </tr> </table> <p>This field is ignored in H/W, and assumes the same value as of Picture 0 DMV Buffer specification bit[5:4] above.</p>	Format:	U2
	Format:	U2		
	3	<p><b>Reserved</b></p>		
2	<p><b>Direct MV Buffer - Graphics Data Type (GFDT) for Picture 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U1</td> </tr> </table> <p>This field is ignored in H/W, and assumes the same value as of Picture 0 DMV Buffer specification bit[2] above.</p>	Format:	U1	
Format:	U1			
1:0	<p><b>Direct MV Buffer - Cacheability Control for Picture 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U2</td> </tr> </table> <p>This field is ignored in H/W, and assumes the same value as of Picture 0 DMV Buffer specification bit[1:0] above.</p>	Format:	U2	
Format:	U2			
3..32	31:6	<p><b>Direct MV Buffer Base Address for Reference Frame 2 to 31</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>This field provides the base address of the DMV buffer for reference frame 2 to 31. They are needed if the current B-Picture has MBs coded in direct mode. It is a private buffer used by the MPR hardware only. Its content is not accessed by software. All these buffers must be 64-byte cacheline aligned. There are a total of 32 possible Direct MV Read Buffers (not including the current write buffer of the current picture) to read in the corresponding DMV. Each read buffer size is 557,056 bytes for 1 frame (the selected colPic). Scalable with frame height, but do not scale with frame width as the hardware assumes frame width (in MBs) fixed at 128 (smallest power of 2 value larger than 120 - 1920x1088 screen resolution). The adjacent DMV buffers are paired ([2 and 3], [4 and 5], [N and N+1], ..[30 and 31]).</p>	Format:	GraphicsAddress[31:6]
	Format:	GraphicsAddress[31:6]		
	5:4	<p><b>Direct MV Buffer - Arbitration Priority Control</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U2</td> </tr> </table> <p>This field is ignored in H/W, and assumes the same value as of Picture 0 DMV Buffer specification bit[5:4] above.</p>	Format:	U2
	Format:	U2		
3	<p><b>Reserved</b></p>			
2	<p><b>Direct MV Buffer - Graphics Data Type (GFDT) for Reference Frame 2 to 31</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U1</td> </tr> </table>	Format:	U1	
Format:	U1			

<b>MFX_AVC_DIRECTMODE_STATE</b>			
	<p>This field is ignored in H/W, and assumes the same value as of Picture 0 DMV Buffer specification bit[2] above.</p>		
1:0	<p><b>Direct MV Buffer - Cacheability Control for Reference Frame 2 to 31</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U2</td> </tr> </table> <p>This field is ignored in H/W, and assumes the same value as of Picture 0 DMV Buffer specification bit[1:0] above.</p>	Format:	U2
Format:	U2		
33..34	<p><b>31:6 Direct MV Buffer Base Addresses 32 and 33 (Write-Only Buffer), for Current Decoding Frame/Field</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>This field provides the base address of the DMV write-only buffer for the current decoding frame/field. It is a private buffer used by the MPR hardware only. Its content is not accessed by software. All these buffers must be 64-byte cacheline aligned, i.e. the same as the above DMV read/write buffers. These 2 buffers can only be addressed by <math>[img\_dec\_fs\_idc[4:0] &lt; &lt; 1 + img\_structure[1]]</math> for the current picture being decoded. Each write buffer size is 557,056 bytes for 1 frame (the selected colPic). Scalable with frame height, but do not scale with frame width as the hardware assumes frame width (in MBs) fixed at 128 (smallest power of 2 value larger than 120 - 1920x1088 screen resolution). DMV write buffer 32 is valid only if the current picture is a progressive frame, MbAff frame, or a top field. DMV write buffer 33 is valid only if the current picture is a bottom field.</p>	Format:	GraphicsAddress[31:6]
Format:	GraphicsAddress[31:6]		
5:4	<p><b>Direct MV Buffer 32 and 33 (Write-only Buffer) - Arbitration Priority Control</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U2</td> </tr> </table> <p>This field is ignored in H/W, and assumes the same value as of Picture 0 DMV Buffer specification bit[5:4] above.</p>	Format:	U2
Format:	U2		
3	<p><b>Reserved</b></p> <p>This field is ignored for writes.</p>		
2	<p><b>Direct MV Buffer 32 and 33 (Write-only Buffer) - Graphics Data Type (GFDT) for Current Frame/Field</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U1</td> </tr> </table> <p>This field is ignored in H/W, and assumes the same value as of Picture 0 DMV Buffer specification bit[2] above.</p>	Format:	U1
Format:	U1		
1:0	<p><b>Direct MV Buffer 32 and 33 (Write-only Buffer) - Cacheability Control for Current Frame/Field</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U2</td> </tr> </table> <p>This field is ignored in H/W, and assumes the same value as of Picture 0 DMV Buffer specification bit[1:0] above.</p>	Format:	U2
Format:	U2		
35..68	<p><b>31:0 POC List, POCList[34][31:0]</b></p> <p>Each POC value is a signed 32-bit number. One-to-one correspondence with the 34 Direct MV Buffer Address for Reference and Current Frames/Fields There are 34 POC entries in the list. For reference picture, only the lower 32 POC [0-31] entries can be used, and POCList[ ] is indexed by</p>		

## MFX\_AVC\_DIRECTMODE\_STATE

		<p>the frame_store_ID[4:0], which is obtained from RefPicList L0/L1[RefPicIdx]. frame_Store_IDbit[0] (indicator for Top/Bottom Field). For current picture, all 34 POC entries [0-33] can be addressed by POCList[ img_dec_fs_idc[4:0]&lt;&lt;1 + img_structure[1] ]. For frame-only mode, every other entry is skipped. For MBAFF and field-only picture, each entry is a field POC, and every two entries are paired.</p>
--	--	---

<b>MFX_AVC_IMG_STATE</b>								
Source:	VideoCS							
Length Bias:	2							
This must be the very first command to issue after the surface state, the pipe select and base address setting commands								
DWord	Bit	Description						
0	31:29	<b>Command Type</b>						
		Default Value:	3h PARALLEL_VIDEO_PIPE					
		Format:	OpCode					
	28:27	28:27	<b>Pipeline</b>					
			Default Value:	2h MFX_AVC_IMG_STATE				
			Format:	OpCode				
	26:24	26:24	<b>Media Command Opcode</b>					
			Default Value:	1h AVC_COMMON				
			Format:	OpCode				
	23:21	23:21	<b>SubOpcode A</b>					
Default Value:			0h					
Format:			OpCode					
20:16	20:16	<b>SubOpcode B</b>						
		Default Value:	0h					
		Format:	OpCode					
15:12	15:12	<b>Reserved</b>						
		Format:	MBZ					
11:0	11:0	<b>DWord Length</b>						
		Default Value:	0Ch Excludes DWord (0,1)					
		Format:	=n 00Eh, used for normal decode and encode mode000h, a special case to provide a dummy image state for stitch mode operation. In this case, fields in DW1 which is part of the dummy image state command are ignored by hardware.					
1	31:16	<b>Reserved</b>						
		Format:	MBZ					
	15:0	15:0	<b>Frame Size</b>					
			Format:	U16-1 in MB unit				
The value for FrameSizeInMBs must match the product of FrameWidthInMBs and FrameHeightInMBs. Max. Screen resolution is therefore limited to 256 x 256 in MB unit. This parameter is specified for Intel interface only.								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,16383]</td> <td></td> <td>representing Number of MBs [1,16384]</td> </tr> </tbody> </table>	Value	Name	Description	[0,16383]		representing Number of MBs [1,16384]
Value	Name	Description						
[0,16383]		representing Number of MBs [1,16384]						
2	31:24	<b>Reserved</b>						

<b>MFX_AVC_IMG_STATE</b>								
		Format: MBZ						
	23:16	<p><b>Frame Height</b></p> <p>Format: U8-1 in MB unit</p> <p>It is set to the value of (FrameHeightInMBsMinus1+ 1). Since the max value for FrameHeightInMBs is 255, the max allowed value for FrameHeightInMBsMinus1 is only 254. The min value for FrameHeightInMBs is 1. Although the max. value that can be specified for FrameHeightInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameHeightInMBs must not exceed the max value of FrameSizeInMBs[14:0]. e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead). It is derived from <math>FrameHeightInMbs = (2 - frame\_mbs\_only\_flag) * PicHeightInMapUnits</math> and <math>PicHeightInMbs = FrameHeightInMbs / (1 + field\_pic\_flag)</math> internally done. For MBAFF, PicHeightInMapUnits is in MB pair unit, so the bitstream sends only half frame height.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,255]</td> <td></td> <td>representing height [1,256]</td> </tr> </tbody> </table>	Value	Name	Description	[0,255]		representing height [1,256]
Value	Name	Description						
[0,255]		representing height [1,256]						
	15:8	Format: MBZ						
	7:0	<p><b>Frame Width</b></p> <p>Format: U8-1 in MB unit</p> <p>It is set to the value of (FrameWidthInMBsMinus1+ 1). Since the max value for FrameWidthInMBs is 255, the max allowed value for FrameWidthInMBsMinus1 is only 254. The min value for FrameWidthInMBs is 1. Although the max. value that can be specified for FrameWidthInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameWidthInMBs must not exceed the max value of FrameSizeInMBs[14:0]. e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead). It is derived from <math>FrameWidthInMbs = (2 - frame\_mbs\_only\_flag) * PicWidthInMapUnits</math> and <math>PicWidthInMbs = FrameWidthInMbs / (1 + field\_pic\_flag)</math> internally done. For MBAFF, PicWidthInMapUnits is in MB pair unit, so the bitstream sends only half frame width.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,255]</td> <td></td> <td>representing width [1,256]</td> </tr> </tbody> </table>	Value	Name	Description	[0,255]		representing width [1,256]
Value	Name	Description						
[0,255]		representing width [1,256]						
3	31:29	Format: MBZ						
	28:24	<p><b>Second Chroma QP Offset</b></p> <p>Signed integer value. It should be in the range of -12 to +12 (according to AVC spec). It specifies the offset for determining QP Cr from QP Y. It is set to the upper 5 bits of the value of the syntax element (Chroma_qp_offset[9:0]) read from the current active PPS. Chroma_qp_offset [4:0] - chroma_qp_offset_bits (from the current active PPS) Chroma_qp_offset [9:5] - second_chroma_qp_offset_bits</p>						
	23:21	Format: MBZ						
	20:16	<p><b>First Chroma QP Offset</b></p> <p>Signed integer value. It should be in the range of -12 to +12 (according to AVC spec). It</p>						

<b>MFX_AVC_IMG_STATE</b>		
		specifies the offset for determining QP Cb from QP Y. It is set to the lower 5 bits of the value of the syntax element (Chroma_qp_offset[9:0]) read from the current active PPS. Chroma_qp_offset [4:0] - chroma_qp_offset_bits (from the current active PPS) Chroma_qp_offset [9:5] - second_chroma_qp_offset_bits
15:14	<b>Reserved</b>	
	Format:	MBZ
13	<b>Reserved</b>	
	Format:	MBZ
12	<b>Weighted_Pred_Flag</b>	
	Format:	Enable
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0	Disable <b>[Default]</b> specifies that weighted prediction is not used for P and SP slices
	1	Enable      specifies that weighted prediction is used for P and SP slices
	<b>Programming Notes</b>	
	This field must set to '0' for B and I pictures.	
11:10	<b>Weighted_BiPred_Idx</b>	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0	DEFAULT <b>[Default]</b> Specifies that the default weighted prediction is used for B slices
	1	EXPLICIT      Specifies that explicit weighted prediction is used for B slices
	2	IMPLICIT      Specifies that implicit weighted prediction is used for B slices.
	3	Reserved      Illegal value
	<b>Programming Notes</b>	
	This field must set to 0 for P and I pictures.	
9:8	<b>ImgStruct - Image Structure, img_structure[1:0]</b>	
	The current encoding picture structure can only takes on 3 possible values	
	<b>Value</b>	<b>Name</b>
	00b	Frame Picture
	01b	Top Field Picture
	11b	Bottom Field Picture
	10b	Invalid, not allowed.
	<b>Programming Notes</b>	
	img_structure[0] can be used as a flag to distinguish between frame and field structure. It must be consistent with the field_pic_flag setting in the Slice Header. This	



<b>MFX_AVC_IMG_STATE</b>													
		parameter is specified for this interface only.											
	7:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table> <p>Used to be 8-bit img_dec_fs</p>	Format:	MBZ									
Format:	MBZ												
4	31:16	<p><b>MinFrameWSize</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p><b>Minimum Frame Size [15:0] (in Word, 16-bit)(Encoder Only)</b> Minimum Frame Size is specified to compensate for Rate Control. Currently zero fill (no need to perform emulation byte insertion) is done only to the end of the CABAC_ZERO_WORD insertion (if any) at the last slice of a picture. Encoder parameter, not part of DXVA. The caller should always make sure that the value, represented by Minimum Frame Size, is always less than maximum frame size <b>FrameBitRateMax (DWORD 10 bits 29:16)</b>. This field is reserved in Decode mode.</p> <p>The programmable range <math>0 \dots 2^{18}-1</math>            When MinFrameWSizeUnits is 00.            Programmable range is <math>0 \dots 2^{20}-1</math> when MinFrameWSizeUnits is 01.            Programmable range is <math>0 \dots 2^{26}-1</math> when MinFrameWSizeUnits is 10.            Programmable range is <math>0 \dots 2^{32}-1</math> when MinFrameWSizeUnits is 11.</p>	Default Value:	0h	Format:	U16							
Default Value:	0h												
Format:	U16												
	15	<p><b>MbStatEnabled</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Enable reading in MB status buffer (a.k.a. encoding stream-out buffer) Note: For multi-pass encoder, all passes except the first one need to set this value to 1. By setting the first pass to 0, it does save some memory bandwidth.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable</td> <td>Disable Reading of Macroblock Status Buffer</td> </tr> <tr> <td>1</td> <td>Enable</td> <td>Enable Reading of Macroblock Status Buffer</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0	Disable	Disable Reading of Macroblock Status Buffer	1	Enable	Enable Reading of Macroblock Status Buffer
Format:	Enable												
Value	Name	Description											
0	Disable	Disable Reading of Macroblock Status Buffer											
1	Enable	Enable Reading of Macroblock Status Buffer											
	14	<p><b>LoadSlicePointerFlag</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>LoadBitStreamPointerPerSlice (Encoder-only) To support multiple slice picture and additional header/data insertion before and after an encoded slice. When this field is set to 0, bitstream pointer is only loaded once for the first slice of a frame. For subsequent slices in the frame, bitstream data are stitched together to form a single output data stream. When this field is set to 1, bitstream pointer is loaded for each slice of a frame. Basically bitstream data for different slices of a frame will be written to different memory locations.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable</td> <td>Load BitStream Pointer only once for the first slice of a frame</td> </tr> <tr> <td>1</td> <td>Enable</td> <td>Load/reload BitStream Pointer only once for the each slice, reload the</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0	Disable	Load BitStream Pointer only once for the first slice of a frame	1	Enable	Load/reload BitStream Pointer only once for the each slice, reload the
Format:	Enable												
Value	Name	Description											
0	Disable	Load BitStream Pointer only once for the first slice of a frame											
1	Enable	Load/reload BitStream Pointer only once for the each slice, reload the											

<b>MFX_AVC_IMG_STATE</b>			
			start location of the bitstream buffer from the Indirect PAK-BSE Object Data Start Address field
13	<b>Reserved</b>		
12	<b>MvUnpackedFlag</b> MVUnPackedEnable (Encoder Only) This field is reserved in Decode mode.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0	PACKED	use packed MV format (compliant to DXVA)
	1	UNPACKED	use unpacked 8MV/32MV format only
11:10	<b>ChromaFormatIdc</b> Chroma Format IDC, ChromaFormatIdc[1:0] It specifies the sampling of chroma component (Cb, Cr) in the current picture as follows :		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b	monochrome picture	Desc
	01b	4:2:0 picture	Desc
	10b	4:2:2 picture (not supported)	
	11b	4:4:4 picture (not supported)	
<b>Programming Notes</b>			
It is set to the value of the syntax element read from the current active SPS. The corresponding Monochrome Flag (monochrome_flag) can be derived from this field.			
9	<b>Reserved</b>		
	Format:	MBZ	
8	<b>MbMvFormatFlag</b> Use MB level MvFormat flag (Encoder Only)		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0	IGNORE	HW PAK ignore MvFormat in the MB data. When bit 12 == 0, all MBs use packed MV format When bit 12 == 1, each MB data must use unpacked MV format, 8MV when there is no minor MV involved, and 32MV if there are some minor MVs.
	1	FOLLOW	HW PAK will follow MvFormat value set within each MB data.
<b>Programming Notes</b>			
They must take one of the two values: the 8MV unpacked format (MvFormat =101b), and the 32MV unpacked format (MvFormat =110b). This bit can be set only when MvUnpackedFlag (bit 12 of this register) is set otherwise system could hang.			
7	<b>EntropyCodingFlag</b> Entropy Coding Flag, entropy_coding_flag		
	<b>Value</b>	<b>Name</b>	
	0	CAVLC bit-serial encoding mode	

<b>MFX_AVC_IMG_STATE</b>		
1	CABAC bit-serial encoding mode.	
<b>Programming Notes</b>		
It specifies one of the two possible bit stream encoding modes in the AVC. It is set to the value of the syntax element read from the current active PPS.		
6	<b>ImgDisposableFlag</b> Current Img Disposable Flag or Non-Reference Picture Flag	
<b>Value</b>	<b>Name</b>	<b>Description</b>
0	REFERENCE	the current decoding picture may be used as a reference picture for others
1	DISPOSABLE	the current decoding picture is not used as a reference picture (e.g. a B-picture cannot be a reference picture for any subsequent decoding)
<b>Programming Notes</b>		
It is derived from <code>ImgDisposableFlag = (nal_ref_idc == 0)</code> . <code>nal_ref_idc</code> is a syntax element from a NAL unit. When this flag is set, no reference picture and DMV are written out. This field is only valid for VLD decoding mode.		
5	<b>ConstrainedIPredFlag</b> Constrained Intra Prediction Flag, <code>constrained_ipred_flag</code> It is set to the value of the syntax element in the current active PPS.	
<b>Value</b>	<b>Name</b>	<b>Description</b>
0	INTRA_AND_INTER	allows both intra and inter neighboring MB to be used in the intra-prediction encoding of the current MB.
1	INTRA_ONLY	allows only to use neighboring Intra MBs in the intra-prediction encoding of the current MB. If the neighbor is an inter MB, it is considered as not available.
4	<b>Direct8x8InfFlag</b> Direct 8x8 Inference Flag, <code>direct_8x8_inference_flag</code> It is set to the value of the syntax element in the current active SPS. It specifies the derivation process for luma motion vectors in the Direct MV coding modes (B_Skip, B_Direct_16x16 and B_Direct_8x8). When <code>frame_mbs_only_flag</code> is equal to 0, <code>direct_8x8_inference_flag</code> shall be equal to 1. It must be consistent with the <code>frame_mbs_only_flag</code> and <code>transform_8x8_mode_flag</code> settings.	
<b>Value</b>	<b>Name</b>	<b>Description</b>
0	SUBBLOCK	allows subpartitioning to go below 8x8 block size (i.e. 4x4, 8x4 or 4x8)
1	BLOCK	allows processing only at 8x8 block size. MB Info is stored for 8x8 block size.
3	<b>Transform8x8Flag</b> 8x8 IDCT Transform Mode Flag, <code>trans8x8_mode_flag</code> Specifies 8x8 IDCT transform may be used in this picture It is set to the value of the syntax element in the current active PPS.	

<b>MFX_AVC_IMG_STATE</b>											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>4x4</td> <td>no 8x8 IDCT Transform, only 4x4 IDCT transform blocks are present</td> </tr> <tr> <td>1</td> <td>8x8</td> <td>8x8 Transform is allowed</td> </tr> </tbody> </table>	Value	Name	Description	0	4x4	no 8x8 IDCT Transform, only 4x4 IDCT transform blocks are present	1	8x8	8x8 Transform is allowed
Value	Name	Description									
0	4x4	no 8x8 IDCT Transform, only 4x4 IDCT transform blocks are present									
1	8x8	8x8 Transform is allowed									
	2	<p><b>FrameMbOnlyFlag</b> Frame MB only flag, frame_mbs_only_flag. It is set to the value of the syntax element in the current active SPS.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>FALSE</td> <td>not true ; effectively enables the possibility of MBAFF mode.</td> </tr> <tr> <td>1</td> <td>TRUE</td> <td>true, only frame MBs can occur in this sequence, hence disallows the MBAFF mode and field picture.</td> </tr> </tbody> </table>	Value	Name	Description	0	FALSE	not true ; effectively enables the possibility of MBAFF mode.	1	TRUE	true, only frame MBs can occur in this sequence, hence disallows the MBAFF mode and field picture.
Value	Name	Description									
0	FALSE	not true ; effectively enables the possibility of MBAFF mode.									
1	TRUE	true, only frame MBs can occur in this sequence, hence disallows the MBAFF mode and field picture.									
	1	<p><b>MbaffFrameFlag</b> MBAFF mode is active, mbaff_frame_flag. It is derived from MbaffFrameFlag = (mb_adaptive_frame_field_flag &amp;&amp; ! field_pic_flag ). mb_adaptive_frame_field_flag is a syntax element in the current active SPS and field_pic_flag is a syntax element in the current Slice Header. They both are present only if frame_mbs_only_flag is 0. Although mbaff_frame_flag is a Slice Header parameter, its value is expected to be the same for all the slices of a picture. It must be consistent with the mb_adaptive_frame_field_flag, the field_pic_flag and the frame_mbs_only_flag settings. This bit is valid only when the img_structure[1:0] indicates the current picture is a frame.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>FALSE</td> <td>not in MBAFF mode</td> </tr> <tr> <td>1</td> <td>TRUE</td> <td>in MBAFF mode</td> </tr> </tbody> </table>	Value	Name	Description	0	FALSE	not in MBAFF mode	1	TRUE	in MBAFF mode
Value	Name	Description									
0	FALSE	not in MBAFF mode									
1	TRUE	in MBAFF mode									
	0	<p><b>FieldPicFlag</b> Field picture flag, field_pic_flag, specifies the current slice is a coded field or not. It is set to the same value as the syntax element in the Slice Header. It must be consistent with the img_structure[1:0] and the frame_mbs_only_flag settings. Although field_pic_flag is a Slice Header parameter, its value is expected to be the same for all the slices of a picture.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>FRAME</td> <td>a slice of a coded frame</td> </tr> <tr> <td>1h</td> <td>FIELD</td> <td>a slice of a coded field</td> </tr> </tbody> </table>	Value	Name	Description	0h	FRAME	a slice of a coded frame	1h	FIELD	a slice of a coded field
Value	Name	Description									
0h	FRAME	a slice of a coded frame									
1h	FIELD	a slice of a coded field									
5	31	<p><b>Trellis Quantization Enabled (TQEnb)</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>The TQ improves output video quality of AVC CABAC encoder by selecting quantized values for each non-zero coefficient so as to minimize the total R-D cost. This flag is only valid AVC CABAC mode. Otherwise, this flag should be disabled.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Use Normal</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	Use Normal	
Format:	Enable										
Value	Name	Description									
0h	Disable	Use Normal									
[ExistsIf]Encode Only	30:28	<p><b>Trellis Quantization Rounding (TQR)</b> This rounding scheme is only applied to the quantized coefficients ranging from 0 to 1 when TQEnb is set to 1 in AVC CABAC mode. One of the following values is added to quantized coefficients before truncating fractional part.</p>									

<b>MFX_AVC_IMG_STATE</b>				
27	<b>Trellis Quantization Chroma Disable (TQChromaDisable)</b> This signal is used to disable chroma TQ. To enable TQ for both luma and chroma, TQEnb=1, TQChromaDisable=0. To enable TQ only for luma, TQEnb=1, TQChromaDisable=1.			
26:21	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td style="text-align: center;">MBZ</td></tr></table>			MBZ
	MBZ			
20:17	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td style="text-align: center;">MBZ</td></tr></table>			MBZ
	MBZ			
16	<b>NonFirstPassFlag</b> This signals the current pass is not the first pass. It will imply designate HW behavior: e.g			
	<b>Value</b>	<b>Name</b>		
	0h	Disable		
	1h	Enable		
	<b>Description</b>			
	Always use the MbQpY from initial PAK inline object for all passes of PAK			
	Use MbQpY from stream-out buffer if MbRateCtrlFlag is set to 1			
15:13	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td style="text-align: center;">MBZ</td></tr></table>			MBZ
	MBZ			
12	<b>InterMbZeroCbpfFlag - InterMB Force CBP to Zero Control Flag</b> Inter MB Force CBP ZERO mask.			
	<b>Value</b>	<b>Name</b>		
	0h	Disable		
	1h	Enable		
	<b>Description</b>			
	No Effect			
	Zero out all A/C coefficients for the inter MB violating Inter Conformance			
11:10	<b>MinFrameWSizeUnits</b> This field is the Minimum Frame Size Units			
	<b>Value</b>	<b>Name</b>		
	00b	compatibility mode		
	01b	16 byte		
	10b	4Kb		
	11b	16Kb		
	<b>Description</b>			
	Minimum Frame Size is in old mode (words, 2bytes)			
	Minimum Frame Size is in 16bytes			
	Minimum Frame Size is in 4Kbytes			
	Minimum Frame Size is in 16Kbytes			
9	<b>MbRateCtrlFlag - MB level Rate Control Enabling Flag</b> MB Rate Control conformance mask			
	<b>Value</b>	<b>Name</b>		
	0h	Disable		
	1h	Enable		
	<b>Description</b>			
	Apply accumulative delta QP for consecutive passes on top of the macroblock QP values in inline data			
	Apply RC QP delta to suggested QP values in Macroblock Status Buffer except the first pass.			
	<b>Programming Notes</b>			
	This field is ignored when MacroblockStatEnable is disabled or MB level Rate control			

<b>MFX_AVC_IMG_STATE</b>		
		flag for the current MB is disable in Macroblock Status Buffer.
8	<b>Reserved</b>	
	Format:	MBZ
7	<b>Intra/InterMbIpcmFlag - ForceIPCMControlMask</b>	
	This field is to Force <b>IPCM</b> for Intra or Inter Macroblock size conformance mask.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Disable      Do not change intra macroblocks even.
	1h	Enable      Change intra macroblocks MB_type to IPCM.
	<b>Programming Notes</b>	
	This field is ignored when MacroblockStatEnable is disabled or MB level Intra MB conformance flag for the current MB is disable in Macroblock Status Buffer.	
6:4	<b>Reserved</b>	
	Format:	MBZ
3	<b>FrameSzUnderFlag - FrameBitRateMinReportMask</b>	
	This is a mask bit controlling if the condition of frame level bit count is less than FrameBitRateMin	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Disable      Do not update bit0 of MFC_IMAGE_STATUS control register.
	1h	Enable      set bit0 and bit 1of MFC_IMAGE_STATUS control register if the total frame level bit counter is less than or equal to Frame Bit rate Minimum limit.
2	<b>FrameSzOverFlag - FrameBitRateMaxReportMask</b>	
	This is a mask bit controlling if the condition of frame level bit count exceeds FrameBitRateMax.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0	Disable      Do not update bit0 of MFC_IMAGE_STATUS control register.
	1	Enable      Set bit0 and bit 1 of MFC_IMAGE_STATUS control register if the total frame level bit counter is greater than or equal to Frame Bit rate Maximum limit.
1	<b>InterMbMaxBitFlag - InterMBMaxSizeReportMask</b>	
	This is a mask bit controlling if the condition of any inter MB in the frame exceeds InterMBMaxSize.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0	Disable      Do not update bit0 of MFC_IMAGE_STATUS control register.
	1	Enable      Set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Inter MB Conformance Max size limit.
0	<b>IntraMbMaxBitFlag - IntraMBMaxSizeReportMask</b>	
	This is a mask bit controlling if the condition of any intra MB in the frame exceeds IntraMBMaxSize.	

<b>MFX_AVC_IMG_STATE</b>				
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.
		1	Enable	set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Intra MB Conformance Max size limit.
6	31:28	<b>Reserved</b>		
	27:16	<b>InterMbMaxSz</b>		
		Format:	U12	
	This field, Inter MB Conformance Max size limit, indicates the allowed max bit count size for Inter MB			
6	15:12	<b>Reserved</b>		
		Format:	MBZ	
	11:0	<b>IntraMbMaxSz</b>		
		Exists If:	//Intra Only	
		Format:	U12	
This field, Intra MB Conformance Max size limit, indicates the allowed max bit count size for Intra MB				
All IPCM MBs should ignore this Max size limit.				
7	31:1	<b>Reserved</b>		
	0	<b>Reserved</b>		
		Format:	MBZ	
8	31:24	<b>SliceDeltaQpMax[3]</b>		
		Format:	S7	
	Range: [0:MAX_QP_DELTA]			
	This field is the Slice level delta QP for total bit-count above FrameBitRateMax - first 1/8 region This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame exceeds FrameBitRateMax but is within 1/8 of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the range of (FrameBitRateMax, (FrameBitRateMax+ FrameBitRateMaxDelta > >3)).			
8	23:16	<b>SliceDeltaQpMax[2]</b>		
		Format:	U8	
	Range: [0:MAX_QP_DELTA]			
This field is the Slice level delta QP for bit-count above FrameBitRateMax - above 1/8 and below 1/4 This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between 1/8 and 1/4 of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the				

<b>MFX_AVC_IMG_STATE</b>		
		range of $((\text{FrameBitRateMax} + \text{FrameBitRateMaxDelta} \gg 3), (\text{FrameBitRateMax} + \text{FrameBitRateMaxDelta} \gg 2))$ .
	15:8	<p><b>SliceDeltaQpMax[1]</b></p> <p>Format: <span style="float: right;">S7</span></p> <hr/> <p>Range: [0:MAX_QP_DELTA]</p> <p>This field is the Slice level delta QP for bit-count above FrameBitRateMax - above 1/4 and below 1/2 This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between 1/4 and 1/2 of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the range of <math>((\text{FrameBitRateMax} + \text{FrameBitRateMaxDelta} \gg 2), (\text{FrameBitRateMax} + \text{FrameBitRateMaxDelta} \gg 1))</math>.</p>
	7:0	<p><b>SliceDeltaQpPMax[0]</b></p> <p>Format: <span style="float: right;">S7</span></p> <hr/> <p>Range: [0:MAX_QP_DELTA]</p> <p>This field is the Slice level delta QP for bit-count above FrameBitRateMax - above 1/2 This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is above FrameBitRateMax by more than half the distance of FrameBitRateMaxDelta, i.e., in the range of <math>((\text{FrameBitRateMax} + \text{FrameBitRateMaxDelta} \gg 1), \text{infinite})</math>.</p>
9 [ExistsIf]Encode Only	31:24	<p><b>SliceDeltaQpMin[3]</b></p> <p>Format: <span style="float: right;">S7</span></p> <hr/> <p>Range: [0:MAX_QP_DELTA]</p> <p>This field is the Slice level delta QP for total bit-count below FrameBitRateMin - first 1/8 region This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is less than FrameBitRateMin and greater than or equal to 1/8 the distance of FrameBitRateMinDelta from FrameBitRateMin, i.e., in the range of <math>((\text{FrameBitRateMin} - \text{FrameBitRateMinDelta} \gg 3), \text{FrameBitRateMin})</math>.</p>
	23:16	<p><b>SliceDeltaQpMin[2]</b></p> <p>Format: <span style="float: right;">S7</span></p> <hr/> <p>Range: [0:MAX_QP_DELTA]</p> <p>This field is the Slice level delta QP for bit-count below FrameBitRateMin - below 1/8 and above 1/4 This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between one-eighth and quarter the distance of FrameBitRateMinDelta from FrameBitRateMin, i.e., in the range of <math>((\text{FrameBitRateMin} - \text{FrameBitRateMinDelta} \gg 2), (\text{FrameBitRateMin} - \text{FrameBitRateMinDelta} \gg 3))</math>.</p>
	15:8	<p><b>SliceDeltaQpMin[1]</b></p> <p>Format: <span style="float: right;">S7</span></p>



<b>MFX_AVC_IMG_STATE</b>											
		<p>Range: [0:MAX_QP_DELTA]</p> <p>This field is the Slice level delta QP for bit-count below FrameBitRateMin- below 1/4 and above 1/ 2This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between quarter and half the distance of FrameBitRateMinDelta from FrameBitRateMin, i.e., in the range of [(FrameBitRateMin- FrameBitRateMinDelta&gt;&gt;1), (FrameBitRateMin- FrameBitRateMinDelta&gt;&gt;2)).</p>									
	7:0	<p><b>SliceDeltaQpMin[0]</b></p> <table border="1"> <tr> <td>Format:</td> <td>S7</td> </tr> </table> <p>Range: [0:MAX_QP_DELTA]</p> <p>This field is the Slice Level Delta QP for bit-count below FrameBitRateMin - below 1/ 2This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is below FrameBitRateMin by more than half the distance of FrameBitRateMinDelta , i.e., in the range of [0, (FrameBitRateMin- FrameBitRateMinDelta&gt;&gt;1).</p>	Format:	S7							
Format:	S7										
10	31	<p><b>FrameBitrateMaxUnit</b></p> <p>This field is the Frame Bitrate Maximum Limit Units.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Byte</td> <td>FrameBitRateMax is in units of 32 Bytes when FrameBitrateMaxUnitMode is 1 and in units of 128 Bytes if FrameBitrateMaxUnitMode is 0</td> </tr> <tr> <td>1</td> <td>Kilo Byte</td> <td>FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0</td> </tr> </tbody> </table>	Value	Name	Description	0	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMaxUnitMode is 1 and in units of 128 Bytes if FrameBitrateMaxUnitMode is 0	1	Kilo Byte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0
Value	Name	Description									
0	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMaxUnitMode is 1 and in units of 128 Bytes if FrameBitrateMaxUnitMode is 0									
1	Kilo Byte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0									
[ExistsIf]Encode Only	30	<p><b>FrameBitrateMaxUnitMode</b></p> <p>This field is the Frame Bitrate Maximum Limit Units.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>compatibility mode</td> <td>FrameBitRateMaxUnit is in old mode (128b/16Kb)</td> </tr> <tr> <td>1h</td> <td>New mode</td> <td>FrameBitRateMaxUnit is in new mode (32byte/4Kb)</td> </tr> </tbody> </table>	Value	Name	Description	0h	compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)	1h	New mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)
Value	Name	Description									
0h	compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)									
1h	New mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)									
	29:16	<p><b>FrameBitRateMax</b></p> <p>This field is the Frame Bitrate Maximum Limit. This field along with FrameBitrateMaxUnit determines maximum allowed bits in a frame before multi-pass gets triggered (when enabled). In other words, multi-pass is triggered when the actual frame byte count exceeds this value. When FrameBitrateMaxUnitMode is 0(compatibility mode) bits 16:27 should be used, bits 28 and 29 should be 0..</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0-512KB</td> <td></td> <td>The programmable range is 0-512KB when FrameBitrateMaxUnit is 0.</td> </tr> <tr> <td>0-8190KB</td> <td></td> <td>The programmable range is 0-8190KB when FrameBitrateMaxUnit is 1.</td> </tr> </tbody> </table>	Value	Name	Description	0-512KB		The programmable range is 0-512KB when FrameBitrateMaxUnit is 0.	0-8190KB		The programmable range is 0-8190KB when FrameBitrateMaxUnit is 1.
Value	Name	Description									
0-512KB		The programmable range is 0-512KB when FrameBitrateMaxUnit is 0.									
0-8190KB		The programmable range is 0-8190KB when FrameBitrateMaxUnit is 1.									
	15	<p><b>FrameBitrateMinUnit</b></p>									

<b>MFX_AVC_IMG_STATE</b>														
		<p>This field is the Frame Bitrate Minimum Limit Units.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Byte</td> <td>FrameBitRateMax is in units of 32 Bytes when FrameBitrateMinUnitMode is 1 and in units of 128 Bytes if FrameBitrateMinUnitMode is 0</td> </tr> <tr> <td>1</td> <td>Kilo Byte</td> <td>FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0</td> </tr> </tbody> </table>	Value	Name	Description	0	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMinUnitMode is 1 and in units of 128 Bytes if FrameBitrateMinUnitMode is 0	1	Kilo Byte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0			
Value	Name	Description												
0	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMinUnitMode is 1 and in units of 128 Bytes if FrameBitrateMinUnitMode is 0												
1	Kilo Byte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0												
	14	<p><b>FrameBitrateMinUnitMode</b> This field is the Frame Bitrate Minimum Limit Units.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Compatibility mode</td> <td>FrameBitRateMaxUnit is in old mode (128b/16Kb)</td> </tr> <tr> <td>1h</td> <td>New mode</td> <td>FrameBitRateMaxUnit is in new mode (32byte/4Kb)</td> </tr> </tbody> </table>	Value	Name	Description	0h	Compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)	1h	New mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)			
Value	Name	Description												
0h	Compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)												
1h	New mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)												
	13:0	<p><b>FrameBitRateMin</b> RangeThe programmable range 0-512KB When FrameBitrateMinUnit is in 0.Programmable range is 0-8190 KB when FrameBitrateMinUnit is in 1.This field is the Frame Bitrate Minimum Limit ()This field along with FrameBitrateMinUnit determines minimum allowed bits in a Frame before Multi-Pass gets triggered (when enabled). In other words, multi-pass is triggered when the actual frame byte count is less than this value. When FrameBitrateMinUnitMode is 0 (compatibility mode) bits 0:11 should be used, bits 12 and 13 should be 0.</p>												
11	31	<p><b>Reserved</b></p>												
[ExistsIf]Encode Only	30:16	<p><b>FrameBitRateMaxDelta</b> Format: U15 This field is used to select the slice delta QP when FrameBitRateMax Is exceeded. It shares the same FrameBitrateMaxUnit. When FrameBitrateMaxUnitMode is 0(compatibility mode) bits 16:27 should be used, bits 28, 29 and 30 should be 0.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0-1024KB</td> <td></td> <td>The Programmable range 0-1024KB when FrameBitRateMaxUnit is 0.</td> </tr> <tr> <td>0-16380KB</td> <td></td> <td>The Programmable range is 0-16380KB when FrameBitRateMaxUnit is 1.</td> </tr> <tr> <td>0h</td> <td>[Default]</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	0-1024KB		The Programmable range 0-1024KB when FrameBitRateMaxUnit is 0.	0-16380KB		The Programmable range is 0-16380KB when FrameBitRateMaxUnit is 1.	0h	[Default]	
Value	Name	Description												
0-1024KB		The Programmable range 0-1024KB when FrameBitRateMaxUnit is 0.												
0-16380KB		The Programmable range is 0-16380KB when FrameBitRateMaxUnit is 1.												
0h	[Default]													
	15	<p><b>Reserved</b> Format: MBZ</p>												
	14:0	<p><b>FrameBitRateMinDelta</b> Range: The programmable range 0-1024KB When FrameBitrateMinUnit is in 32Bytes. Programmable range is 0-16380KB when FrameBitrateMinUnit is in 4Kbytes. This field is used to select the slice delta QP when FrameBitRateMin Is exceeded. It shares the same FrameBitrateMinUnit. When FrameBitrateMinUnitMode is 0(compatibility mode) bits 0:11 should be used, bits</p>												

<b>MFX_AVC_IMG_STATE</b>						
		12, 13 and 14 should be 0. Note: HW requires the following condition $\text{FrameBitRateMinDelta} \leq 2 * \text{FrameBitRateMin}$ must be true, otherwise it may cause unpredicted behavior.				
12	31:21	<b>Reserved</b> Format: MBZ				
	20	<b>Reserved</b> Format: MBZ				
	19	<b>Reserved</b> Format: MBZ				
	18:16	<b>Reserved</b> Format: MBZ				
	15:0	<b>Reserved</b> Format: MBZ				
13	31:30	<b>Reserved</b> Format: MBZ				
	29	<b>Current Picture Has Performed MMCO5</b> Set to 1 if the current Pic has performed the memory_management_control_operation = 5.				
	28:24	<b>Number of Reference Frames</b> Format: U5  Range: Range 0 to MaxDpbSize (=16 for Level 4.1) Specifies the maximum number of reference frames (frames, field pairs, unpaired field) existed in the current DBP for decoding the current picture.				
	23:22	<b>Reserved</b> Format: MBZ				
	21:16	<b>Number of Active Reference Pictures from L1</b> Format: U6-1 Specifies the initial maximum reference index value minus 1 to access the L1 Reference List. It is extracted from PPS. It corresponds to the number of active reference pictures from L1 to decode the current picture. It can be modified by the slice header if num_ref_idx_active_override_flag is set. Only valid for B picture. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,31]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,31]	
	Value	Name				
	[0,31]					
15:14	<b>Reserved</b> Format: MBZ					
13:8	<b>Number of Active Reference Pictures from L0</b> Format: U6-1 Specifies the initial maximum reference index value minus 1 to access the L0 Reference					

<b>MFX_AVC_IMG_STATE</b>							
	<p>List. It is extracted from PPS. It corresponds to the number of active reference pictures from L0 to decode the current picture. It can be modified by the slice header if num_ref_idx_active_override_flag is set. Valid for both P and B pictures.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,31]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,31]			
Value	Name						
[0,31]							
	<p><b>7:0 Initial QP Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%; text-align: center;">S7</td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>Range: [-26,25]</td> </tr> <tr> <td>Short Format Only</td> </tr> <tr> <td>Initial QP value for a Slice, extracted from PPS. It may further get modified by slice_qp_delta in slice header and mb_qp_delta in MB header.</td> </tr> </tbody> </table>	Format:	S7	Description	Range: [-26,25]	Short Format Only	Initial QP value for a Slice, extracted from PPS. It may further get modified by slice_qp_delta in slice header and mb_qp_delta in MB header.
Format:	S7						
Description							
Range: [-26,25]							
Short Format Only							
Initial QP value for a Slice, extracted from PPS. It may further get modified by slice_qp_delta in slice header and mb_qp_delta in MB header.							
14	<p><b>31:24 Log2_max_pic_order_cnt_lsb_minus4</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Short Format Only</td> </tr> </table> <p>It is a SPS syntax element, used to determine how many bits in the bitstream are used to represent pic_order_cnt_lsb syntax element in the slice header. Unsigned</p>	Exists If:	//Short Format Only				
Exists If:	//Short Format Only						
[ExistsIf] Short Format only							
	<p><b>23:16 Log2_max_frame_num_minus4</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Short Format Only</td> </tr> </table> <p>It is a SPS syntax element, used to determine how many bits in the bitstream are used to represent frame_num syntax element in the slice header. Unsigned.</p>	Exists If:	//Short Format Only				
Exists If:	//Short Format Only						
	<p><b>15 deblocking_filter_control_present_flag</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Short Format Only</td> </tr> </table> <p>It is a PPS syntax element, indicates if more deblocking filter control syntax elements are present in the slice header.</p>	Exists If:	//Short Format Only				
Exists If:	//Short Format Only						
	<p><b>14:12 num_slice_groups_minus1</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Short Format Only</td> </tr> </table> <p>BitField It is a PPS syntax element. Use for Slice Header parsing only, to read in slice_group_change_cycle, if any, but is not used by H/W, i.e. no slice group support. Desc</p>	Exists If:	//Short Format Only				
Exists If:	//Short Format Only						
	<p><b>11 redundant_pic_cnt_present_flag</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Short Format Only</td> </tr> </table> <p>It is a PPS syntax element. Use for Slice Header parsing only, to read-in redundant_pic_cnt, if any, but is not used by H/W, i.e. no support for redundant slice processing.</p>	Exists If:	//Short Format Only				
Exists If:	//Short Format Only						
	<p><b>10:8 slice_group_map_type</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Short Format Only</td> </tr> </table>	Exists If:	//Short Format Only				
Exists If:	//Short Format Only						

<b>MFX_AVC_IMG_STATE</b>						
		It is a PPS syntax element. Use for Slice Header parsing only, to read in slice_group_change_cycle, if any, but is not used by H/W, i.e. no slice group support.				
	7:4	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table> <p>IDR flag is decoded from NAL Header Byte</p>	Format:	MBZ		
Format:	MBZ					
	3:2	<p><b>Pic_order_cnt_type</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Short Format Only</td> </tr> </table> <p>It is a SPS syntax element. Use for Slice Header parsing only.</p>	Exists If:	//Short Format Only		
Exists If:	//Short Format Only					
	1	<p><b>Delta_pic_order_always_zero_flag</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Short Format Only</td> </tr> </table> <p>It is a SPS syntax element. Use for Slice Header parsing only.</p>	Exists If:	//Short Format Only		
Exists If:	//Short Format Only					
	0	<p><b>Pic_order_present_flag</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Short Format Only</td> </tr> </table> <p>It is a PPS syntax element. Use for Slice Header parsing only.</p>	Exists If:	//Short Format Only		
Exists If:	//Short Format Only					
15	31:16	<p><b>Curr Pic Frame Num</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Short Format Only</td> </tr> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>Derived from Slice Header syntax element</p>	Exists If:	//Short Format Only	Format:	U16
Exists If:	//Short Format Only					
Format:	U16					
[ExistsIf] Short Format only	15:0	<p><b>Slice Group Change Rate</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Short Format Only</td> </tr> <tr> <td>Format:</td> <td>U16-1</td> </tr> </table> <p>It is a PPS syntax element Use for Slice Header parsing only, to read in slice_group_change_cycle, if any, but is not used by H/W, i.e. no slice group support.</p>	Exists If:	//Short Format Only	Format:	U16-1
Exists If:	//Short Format Only					
Format:	U16-1					
16	31:0	<b>Reserved</b>				
[ExistsIf]: Short Format only						

## MFX\_AVC\_REF\_IDX\_STATE

Source: VideoCS  
 Length Bias: 2

This is a slice level command and can be issued multiple times within a picture that is comprised of multiple slices. The same command is used for AVC encoder (PAK mode) and decoder (VLD mode); it is not need in decoder IT mode.

The inline data of this command is interpreted differently for encoder as for decoder. For decoder, it is interpreted as RefIdx List L0/L1 as in AVC spec., and it matches with the DXVA2 AVC API data structure for decoder in VLD mode: RefPicList[2][32] (L0:L1, 0:31 RefPic). But for encoder, it is interpreted as a Reference Index Mapping Table for L0 and L1 reference pictures. For packing the bits at the output of PAK, the syntax elements must follow the definition of RefIdxL0/L1 list according to the AVC spec. However, the decoder pipeline was designed to use a variation of that standard definition, as such a conversion (mapping) is needed to support the hardware design.

The Reference lists are needed in processing both P and B slice in AVC codec. For P-MB, only L0 list is used; for B-MB both L0 and L1 lists are needed. For a B-MB that is coded in L1-only Prediction, only L1 list is used.

### Programming Notes

DXVA2 specifies that an application will create the RefPicList L0 and L1 and pass onto the driver. The content of each entry of RefPicList L0/L1[ ] is a 7-bit picture index. This picture index is the same as that of RefFrameList[ ] content. This picture index, however, is not defined the same as the frame store ID (0 to 16, 5-bits) we have implemented in H/W. Hence, driver is required to manage a table to convert between DXVA2 picture index and the frame store ID. As such, the final RefPicList L0/L1[ ] that the driver passes onto the H/W is not the same as that defined in the DXVA2.

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value: 3h PARALLEL_VIDEO_PIPE	
		Format: OpCode	
	28:27	<b>Pipeline</b>	Default Value: 2h MFX_AVC_REF_IDX_STATE
			Format: OpCode
			<b>Command Opcode</b>
	26:24	<b>Command Opcode</b>	Default Value: 1h AVC
			Format: OpCode
			<b>SubOpcodeA</b>
	23:21	<b>SubOpcodeA</b>	Default Value: 0h MFX_AVC_REF_IDX_STATE
			Format: OpCode
			<b>SubOpcodeB</b>
20:16	<b>SubOpcodeB</b>	Default Value: 4h MFX_AVC_REF_IDX_STATE	
		Format: OpCode	
		<b>Reserved</b>	
15:12	<b>Reserved</b>	Format: MBZ	

<b>MFX_AVC_REF_IDX_STATE</b>										
	11:0	<p><b>DWord Length</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0008h</td> </tr> <tr> <td>Format:</td> <td>=n</td> </tr> </table> <p>Excludes DWords 0,1</p>	Default Value:	0008h	Format:	=n				
Default Value:	0008h									
Format:	=n									
1	31:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ						
	Format:	MBZ								
0	<p><b>RefPicList Select</b></p> <p>Num_ref_idx_l1_active is resulted from the specifications in both PPS and Slice Header for the current slice. However, since the full reference list L0 and/or L1 are always sent, only present flags are specified instead.</p> <p>This parameter is not present in the DXVA.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>RefPicList0</td> <td>The list that followed represents RefList L0 (Decoder VLD mode) or Ref Idx Mapping Table L0 (Encoder PAK mode)</td> </tr> <tr> <td>1</td> <td>RefPicList1</td> <td>The list that followed represents RefList L1 (Decoder VLD mode) or Ref Idx Mapping Table L1 (Encoder PAK mode)</td> </tr> </tbody> </table>	Value	Name	Description	0	RefPicList0	The list that followed represents RefList L0 (Decoder VLD mode) or Ref Idx Mapping Table L0 (Encoder PAK mode)	1	RefPicList1	The list that followed represents RefList L1 (Decoder VLD mode) or Ref Idx Mapping Table L1 (Encoder PAK mode)
Value	Name	Description								
0	RefPicList0	The list that followed represents RefList L0 (Decoder VLD mode) or Ref Idx Mapping Table L0 (Encoder PAK mode)								
1	RefPicList1	The list that followed represents RefList L1 (Decoder VLD mode) or Ref Idx Mapping Table L1 (Encoder PAK mode)								
2..9	31:0	<p><b>Reference List Entry</b></p> <p>This set of fields is always present whenever this command is issued.</p> <p>It always specifies the full 32 reference pictures in the selected list, regardless they are "existing picture" or not. If a picture is non-existing, the corresponding entry should be set to all ones. Each list entry is 1 byte. A 32-bit DW can hold 4 list entries in the following format</p> <ul style="list-style-type: none"> <li>• 31:24 entry X+3 (e.g. listY_3)</li> <li>• 23:16 entry X+2 (e.g. listY_2)</li> <li>• 15:8 entry X+1 (e.g. listY_1)</li> <li>• 7:0 entry X (e.g. listY_0)</li> </ul> <p>X is replaced by the paddr[2:0] * 4 ; paddr[5:0] with 0x20 and 0x27, and Y is replaced by 0 or 1. The byte definition for a reference picture :</p> <ul style="list-style-type: none"> <li>• Bit 7: Non-Existing - indicates that frame store index that should have been at this entry did not exist and was replaced by an index 0 (a valid entry) for error concealment</li> <li>• Bit 6: Long term bit - set this reference picture to be used as long term reference</li> <li>• Bit 5: Field picture flag - indicates frame/field</li> <li>• Bit 4:0: Frame store index or Frame Store ID (Bit 4:1 is used to form the binding table index in this implementation)</li> </ul>								

## MFX\_AVC\_REF\_IDX\_STATE

	<p>This is the final Reference List L0 or L1 after any reordering specified in the Slice Header as well as modified by the driver, and its indices values are all translated to this specification.</p> <p>If the reference picture is a frame (Bit5 = 1), frame store ID is always an even number.</p> <p>This list is used in outputting MV information by the BSD unit in VLD mode. DMV access also reads and writes Mvlist0 using this frame store ID.</p> <p>If this set of fields is interpreted as Reference Index Mapping Table L0/L1, the same field alignment is followed, i.e. 4 mapping entries per DW. Each mapping entry is one byte in size, but only the least significant 5 bits [4:0] is relevant. Driver should zero all the upper bits [7:5] for each entry.</p>
--	--



<b>MFX_AVC_SLICE_STATE</b>				
Source:	VideoCS			
Length Bias:	2			
This is a slice level command and can be issued multiple times within a picture that is comprised of multiple slices. The same command is used for AVC encoder (PAK mode) and decoder (VLD and IT modes).				
<b>Programming Notes</b>				
MFX_AVC_SLICE_STATE command is not issued for AVC DXVA2 Short Format Bitstream decode, instead MFD_AVC_SLICEADDR command is executed to retrieve the next slice MB Start Address X and Y by H/W itself.				
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value:	3h PARALLEL_VIDEO_PIPE	
		Format:	OpCode	
	28:27	<b>Pipeline</b>		
		Default Value:	2h MFX_AVC_SLICE_STATE	
		Format:	OpCode	
	26:24	<b>Command Opcode</b>		
		Default Value:	1h AVC	
		Format:	OpCode	
	23:21	<b>SubOpcodeA</b>		
Default Value:		0h MFX_AVC_SLICE_STATE		
Format:		OpCode		
20:16	<b>Command SubOpcodeB</b>			
	Default Value:	3h MFX_AVC_SLICE_STATE		
	Format:	OpCode		
15:12	<b>Reserved</b>			
	Format:	MBZ		
11:0	<b>DWord Length</b>	Default Value:	8h DWORD_COUNT_n	
		Format:	=n	
	Excludes DWords 0,1			
1	31:4	<b>Reserved</b>		
		Format:	MBZ	
	3:0	<b>Slice Type</b>	It is set to the value of the syntax element read from the Slice Header.	
		<b>Value</b>	<b>Name</b>	
		0000b	P Slice	
0001b		B Slice		
0010b	I Slice			

<b>MFX_AVC_SLICE_STATE</b>											
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">0011b-1111b</td> <td>Reserved</td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Programming Notes</b></td> </tr> <tr> <td colspan="2">Bits[3:2] must be 0</td> </tr> </table>	0011b-1111b	Reserved	<b>Programming Notes</b>		Bits[3:2] must be 0					
0011b-1111b	Reserved										
<b>Programming Notes</b>											
Bits[3:2] must be 0											
2	<table border="1" style="width: 100%;"> <tr> <td style="width: 10%;"><b>31:30</b></td> <td><b>Reserved</b></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	<b>31:30</b>	<b>Reserved</b>	Format:	MBZ						
	<b>31:30</b>	<b>Reserved</b>									
	Format:	MBZ									
	<table border="1" style="width: 100%;"> <tr> <td style="width: 10%;"><b>29:24</b></td> <td><b>Number of Reference Pictures in Inter-prediction List 1</b></td> </tr> <tr> <td>Format:</td> <td>U6</td> </tr> <tr> <td colspan="2">                     This field is valid only for encoding a B Slice, for which it is expected to have at least one entry in the reference list L1; otherwise (if Slice Type is not a B Slice ), this field must be set to 0.                      This field can be derived for a B Slice from the Slice Header syntax element NumRefIdxActiveMinus1 as, Num_Ref_Idx_L1 = NumRefIdxActiveMinus1[1] + 1.                 </td> </tr> <tr> <td style="text-align: center;"><b>Value</b></td> <td style="text-align: center;"><b>Name</b></td> </tr> <tr> <td>0-32</td> <td></td> </tr> </table>	<b>29:24</b>	<b>Number of Reference Pictures in Inter-prediction List 1</b>	Format:	U6	This field is valid only for encoding a B Slice, for which it is expected to have at least one entry in the reference list L1; otherwise (if Slice Type is not a B Slice ), this field must be set to 0. This field can be derived for a B Slice from the Slice Header syntax element NumRefIdxActiveMinus1 as, Num_Ref_Idx_L1 = NumRefIdxActiveMinus1[1] + 1.		<b>Value</b>	<b>Name</b>	0-32	
	<b>29:24</b>	<b>Number of Reference Pictures in Inter-prediction List 1</b>									
	Format:	U6									
	This field is valid only for encoding a B Slice, for which it is expected to have at least one entry in the reference list L1; otherwise (if Slice Type is not a B Slice ), this field must be set to 0. This field can be derived for a B Slice from the Slice Header syntax element NumRefIdxActiveMinus1 as, Num_Ref_Idx_L1 = NumRefIdxActiveMinus1[1] + 1.										
	<b>Value</b>	<b>Name</b>									
0-32											
<table border="1" style="width: 100%;"> <tr> <td style="width: 10%;"><b>23:22</b></td> <td><b>Reserved</b></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	<b>23:22</b>	<b>Reserved</b>	Format:	MBZ							
<b>23:22</b>	<b>Reserved</b>										
Format:	MBZ										
<table border="1" style="width: 100%;"> <tr> <td style="width: 10%;"><b>21:16</b></td> <td><b>Number of Reference Pictures in Inter-prediction List 0</b></td> </tr> <tr> <td>Format:</td> <td>U6</td> </tr> <tr> <td colspan="2">                     This field is valid for encoding a P or B Slice, for which it is expected to have at least one entry in the reference list L0; otherwise (if Slice Type is not a P or B Slice ), this field must be set to 0.                      This field can be derived for a P or B Slice from the Slice Header syntax element NumRefIdxActiveMinus1 as, Num_Ref_Idx_L0 = NumRefIdxActiveMinus1[0] + 1.                 </td> </tr> <tr> <td style="text-align: center;"><b>Value</b></td> <td style="text-align: center;"><b>Name</b></td> </tr> <tr> <td>0-32</td> <td></td> </tr> </table>	<b>21:16</b>	<b>Number of Reference Pictures in Inter-prediction List 0</b>	Format:	U6	This field is valid for encoding a P or B Slice, for which it is expected to have at least one entry in the reference list L0; otherwise (if Slice Type is not a P or B Slice ), this field must be set to 0. This field can be derived for a P or B Slice from the Slice Header syntax element NumRefIdxActiveMinus1 as, Num_Ref_Idx_L0 = NumRefIdxActiveMinus1[0] + 1.		<b>Value</b>	<b>Name</b>	0-32		
<b>21:16</b>	<b>Number of Reference Pictures in Inter-prediction List 0</b>										
Format:	U6										
This field is valid for encoding a P or B Slice, for which it is expected to have at least one entry in the reference list L0; otherwise (if Slice Type is not a P or B Slice ), this field must be set to 0. This field can be derived for a P or B Slice from the Slice Header syntax element NumRefIdxActiveMinus1 as, Num_Ref_Idx_L0 = NumRefIdxActiveMinus1[0] + 1.											
<b>Value</b>	<b>Name</b>										
0-32											
<table border="1" style="width: 100%;"> <tr> <td style="width: 10%;"><b>15:11</b></td> <td><b>Reserved</b></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	<b>15:11</b>	<b>Reserved</b>	Format:	MBZ							
<b>15:11</b>	<b>Reserved</b>										
Format:	MBZ										
<table border="1" style="width: 100%;"> <tr> <td style="width: 10%;"><b>10:8</b></td> <td><b>Log 2 Weight Denom Chroma</b></td> </tr> <tr> <td>Format:</td> <td>U3</td> </tr> <tr> <td style="text-align: center;"><b>Value</b></td> <td style="text-align: center;"><b>Name</b></td> </tr> <tr> <td>0-7</td> <td></td> </tr> </table>	<b>10:8</b>	<b>Log 2 Weight Denom Chroma</b>	Format:	U3	<b>Value</b>	<b>Name</b>	0-7				
<b>10:8</b>	<b>Log 2 Weight Denom Chroma</b>										
Format:	U3										
<b>Value</b>	<b>Name</b>										
0-7											
<table border="1" style="width: 100%;"> <tr> <td style="width: 10%;"><b>7:3</b></td> <td><b>Reserved</b></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	<b>7:3</b>	<b>Reserved</b>	Format:	MBZ							
<b>7:3</b>	<b>Reserved</b>										
Format:	MBZ										
<table border="1" style="width: 100%;"> <tr> <td style="width: 10%;"><b>2:0</b></td> <td><b>Log 2 Weight Denom Luma</b></td> </tr> <tr> <td>Format:</td> <td>U3</td> </tr> <tr> <td colspan="2">                     It is the base 2 logarithm of the denominator for all Luma weighting factors.                      It is set to the value of the syntax element read from the Slice Header Pred_Weight_Table().                 </td> </tr> <tr> <td style="text-align: center;"><b>Value</b></td> <td style="text-align: center;"><b>Name</b></td> </tr> <tr> <td>0-7</td> <td></td> </tr> </table>	<b>2:0</b>	<b>Log 2 Weight Denom Luma</b>	Format:	U3	It is the base 2 logarithm of the denominator for all Luma weighting factors. It is set to the value of the syntax element read from the Slice Header Pred_Weight_Table().		<b>Value</b>	<b>Name</b>	0-7		
<b>2:0</b>	<b>Log 2 Weight Denom Luma</b>										
Format:	U3										
It is the base 2 logarithm of the denominator for all Luma weighting factors. It is set to the value of the syntax element read from the Slice Header Pred_Weight_Table().											
<b>Value</b>	<b>Name</b>										
0-7											
3	<table border="1" style="width: 100%;"> <tr> <td style="width: 10%;"><b>31:30</b></td> <td><b>Weighted Prediction Indicator</b></td> </tr> </table>	<b>31:30</b>	<b>Weighted Prediction Indicator</b>								
<b>31:30</b>	<b>Weighted Prediction Indicator</b>										

<b>MFX_AVC_SLICE_STATE</b>																	
		<p>This field indicates the Weighted Prediction mode for a P or B Slice. It is a combined field corresponding to the syntax element WeightedBiPredIdc or WeightedPredFlag read from the current active PPS.</p> <ul style="list-style-type: none"> <li>If it is a B-Slice, these bits are interpreted as:           <ul style="list-style-type: none"> <li>00b - Specifies the default weighted inter-prediction to be applied</li> <li>01b - Specifies the explicit weighted inter-prediction to be applied</li> <li>10b - Specifies the implicit weighted inter-prediction to be applied</li> <li>11b - Reserved (not allowed)</li> </ul> </li> <li>If it is a P Slice, these bits are interpreted as:           <ul style="list-style-type: none"> <li>00b - Disables weighted inter-prediction (Default weighted)</li> <li>01b - Enables weighted inter-prediction (Explicit weighted)</li> <li>10b - 11b - Reserved</li> </ul> </li> </ul> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: center; background-color: #e6f2ff;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">Only when in B Slice with Weighted_Pred_Idc = 1 (explicit weighted prediction), will there be a L1 and/or a L0 weight+offset tables being sent to the BSD unit through the Slice_State command.</td> </tr> <tr> <td colspan="2">Only when in P Slice with Weighted_Pred_Idc = 1, will there be a L0 weight+offset table being sent to the BSD.</td> </tr> <tr> <td colspan="2">If Weighted_Pred_Idc != 1 for B Slice or Weighted_Pred_Idc = 0 for P Slice, no Slice_State command should be issued to send these tables. If still being issued, the data is read but ignored.</td> </tr> <tr> <td colspan="2">DXVA specifies Weighted_Bipred and Weighted_Pred in frame-level state. However, these two flags are combined and specified in slice level for both P and B slice type.</td> </tr> </tbody> </table>	Programming Notes		Only when in B Slice with Weighted_Pred_Idc = 1 (explicit weighted prediction), will there be a L1 and/or a L0 weight+offset tables being sent to the BSD unit through the Slice_State command.		Only when in P Slice with Weighted_Pred_Idc = 1, will there be a L0 weight+offset table being sent to the BSD.		If Weighted_Pred_Idc != 1 for B Slice or Weighted_Pred_Idc = 0 for P Slice, no Slice_State command should be issued to send these tables. If still being issued, the data is read but ignored.		DXVA specifies Weighted_Bipred and Weighted_Pred in frame-level state. However, these two flags are combined and specified in slice level for both P and B slice type.						
Programming Notes																	
Only when in B Slice with Weighted_Pred_Idc = 1 (explicit weighted prediction), will there be a L1 and/or a L0 weight+offset tables being sent to the BSD unit through the Slice_State command.																	
Only when in P Slice with Weighted_Pred_Idc = 1, will there be a L0 weight+offset table being sent to the BSD.																	
If Weighted_Pred_Idc != 1 for B Slice or Weighted_Pred_Idc = 0 for P Slice, no Slice_State command should be issued to send these tables. If still being issued, the data is read but ignored.																	
DXVA specifies Weighted_Bipred and Weighted_Pred in frame-level state. However, these two flags are combined and specified in slice level for both P and B slice type.																	
29	<p><b>Direct Prediction Type</b> Type of direct prediction used for B Slices. This field is valid only for Slice_Type = B Slice; otherwise, it must be set to 0.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e6f2ff;">Value</th> <th style="text-align: center; background-color: #e6f2ff;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Temporal</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Spatial</td> </tr> </tbody> </table>		Value	Name	0	Temporal	1	Spatial									
Value	Name																
0	Temporal																
1	Spatial																
28:27	<p><b>Disable Deblocking Filter Indicator</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e6f2ff;">Value</th> <th style="text-align: center; background-color: #e6f2ff;">Name</th> <th style="text-align: center; background-color: #e6f2ff;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td></td> <td>FilterInternalEdgesFlag is set equal to 1</td> </tr> <tr> <td style="text-align: center;">01b</td> <td></td> <td>Disable all deblocking operation, no deblocking parameter syntax element is read; filterInternalEdgesFlag is set equal to 0</td> </tr> <tr> <td style="text-align: center;">10b</td> <td></td> <td>Macroblocks in different slices are considered not available; filterInternalEdgesFlag is set equal to 1</td> </tr> <tr> <td style="text-align: center;">11b</td> <td>Reserved</td> <td>Not defined in AVC</td> </tr> </tbody> </table>		Value	Name	Description	00b		FilterInternalEdgesFlag is set equal to 1	01b		Disable all deblocking operation, no deblocking parameter syntax element is read; filterInternalEdgesFlag is set equal to 0	10b		Macroblocks in different slices are considered not available; filterInternalEdgesFlag is set equal to 1	11b	Reserved	Not defined in AVC
Value	Name	Description															
00b		FilterInternalEdgesFlag is set equal to 1															
01b		Disable all deblocking operation, no deblocking parameter syntax element is read; filterInternalEdgesFlag is set equal to 0															
10b		Macroblocks in different slices are considered not available; filterInternalEdgesFlag is set equal to 1															
11b	Reserved	Not defined in AVC															
26	<b>Reserved</b>																

<b>MFX_AVC_SLICE_STATE</b>							
	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
25:24	<p><b>Cabac Init Idc[1:0]</b> Specifies the index for determining the initialization table used in the context variable initialization process.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0-2</td> <td></td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Cabac initialization is also dependent on the field/frame picture type, Slice type, and the current SliceQP value.</p>	Value	Name	0-2			
Value	Name						
0-2							
23:22	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
21:16	<p><b>Slice Quantization Parameter</b> Quantization Parameter for current slice. Derived from PPS and slice_delta_qp syntax element in Slice Header. It is needed for CABAC context initialization and deblocking filter control. And it is also used as the starting QP value in the very first MB of a slice. It is in the range of unsigned integer 0 to 51, for 8-bit pixel bit-depth.</p>						
15:12	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
11:8	<table border="1"> <tr> <td>Format:</td> <td>S3 2's Complement</td> </tr> <tr> <td colspan="2">Range: [-6, 6] Inclusive</td> </tr> <tr> <td colspan="2">Specifies the offset used in accessing the deblocking filter strength tables.</td> </tr> </table>	Format:	S3 2's Complement	Range: [-6, 6] Inclusive		Specifies the offset used in accessing the deblocking filter strength tables.	
Format:	S3 2's Complement						
Range: [-6, 6] Inclusive							
Specifies the offset used in accessing the deblocking filter strength tables.							
7:4	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
3:0	<table border="1"> <tr> <td>Format:</td> <td>S3 2's Complement</td> </tr> <tr> <td colspan="2">Range: [-6, 6] Inclusive</td> </tr> <tr> <td colspan="2">Specifies the offset used in accessing the deblocking filter strength tables.</td> </tr> </table>	Format:	S3 2's Complement	Range: [-6, 6] Inclusive		Specifies the offset used in accessing the deblocking filter strength tables.	
Format:	S3 2's Complement						
Range: [-6, 6] Inclusive							
Specifies the offset used in accessing the deblocking filter strength tables.							
4	<p>31:24 <b>Slice Vertical Position</b> This field specifies the position in y-direction of the first macroblock in the Slice in unit of macroblocks. The fields (Slice_MB_Start_Hor_Pos, Slice_MB_Start_Vert_Pos) are valid in VLD (decoding) mode only. They are ignored by hardware in decoding IT mode and encoding mode (whereas the position is provided by the per-macroblock object command). Derived</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Error Handling: Driver needs to check if FirstMbY starts at 0 on the first slice of frame. If not,</p>						

<b>MFX_AVC_SLICE_STATE</b>								
		driver needs to add a phantom slice with FirstMbX and FirstMbY set to 0.						
	23:16	<p><b>Slice Horizontal Position</b> This field specifies the position in x-direction of the first macroblock in the Slice in unit of macroblocks. Derived</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Error Handling: Driver needs to check if FirstMbY starts at 0 on the first slice of frame. If not, driver needs to add a phantom slice with FirstMbX and FirstMbY set to 0.</p>						
	15	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ							
	14:0	<p><b>Slice Start Mb Num</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Exists If:</td> <td>//Decoder Only</td> </tr> </table> <p>The MB number (linear MB address in a picture) at the start of a Slice, it must match with the Slice Horizontal Position (Slice_MB_Start_Hor_Pos) and Vertical Position (Slice_MB_Start_Vert_Pos) in the picture.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>In creating the Phantom Slice for error concealment, this field should set to the total number of MB in the current picture + 1.</p>	Exists If:	//Decoder Only				
Exists If:	//Decoder Only							
5	31:24	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
	Format:	MBZ						
	23:16	<p><b>Next Slice Vertical Position</b> This field specifies the position in y-direction of the first macroblock in the next Slice in unit of macroblocks. This field is primarily used for error concealment. In the case that current slice is the last slice, this field should set to the height of picture (since y-direction is zero-based numbering).</p>						
	15:8	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ							
7:0	<p><b>Next Slice Horizontal Position</b> This field specifies the position in x-direction of the first macroblock in the next Slice in unit of macroblocks. This field is primarily used for error concealment. In the case that current slice is the last slice, this field should set to 0.</p>							
Encoder Only	31	<p><b>Rate Control Counter Enable</b> To enable the accumulation of bit allocation for rate control This field enables hardware Rate Control logic. The rest of the RC control fields are only valid when this field is set to 1. Otherwise, hardware ignores these fields.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Disable</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0	Disable	1	Enable
		Value	Name					
		0	Disable					
1	Enable							
30	<p><b>ResetRateControlCounter</b> To reset the bit allocation accumulation counter to 0 to restart the rate control.</p>							

<b>MFV_AVC_SLICE_STATE</b>																
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Not Reset</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Reset</td> </tr> </tbody> </table>	Value	Name	0	Not Reset	1	Reset								
Value	Name															
0	Not Reset															
1	Reset															
29:28	<b>RC Triggle Mode</b>															
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>Always Rate Control</td> <td>Whereas RC becomes active if sum_act &gt; sum_target or sum_act &lt; sum_target</td> </tr> <tr> <td style="text-align: center;">01b</td> <td>Gentle Rate Control</td> <td>whereas RC becomes active if sum_act &gt; upper_midpt or sum_act &lt; lower_midpt</td> </tr> <tr> <td style="text-align: center;">10b</td> <td>Loose Rate Control</td> <td>whereas RC becomes active if sum_act &gt; sum_max or sum_act &lt; sum_min</td> </tr> <tr> <td style="text-align: center;">11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	00b	Always Rate Control	Whereas RC becomes active if sum_act > sum_target or sum_act < sum_target	01b	Gentle Rate Control	whereas RC becomes active if sum_act > upper_midpt or sum_act < lower_midpt	10b	Loose Rate Control	whereas RC becomes active if sum_act > sum_max or sum_act < sum_min	11b	Reserved	
Value	Name	Description														
00b	Always Rate Control	Whereas RC becomes active if sum_act > sum_target or sum_act < sum_target														
01b	Gentle Rate Control	whereas RC becomes active if sum_act > upper_midpt or sum_act < lower_midpt														
10b	Loose Rate Control	whereas RC becomes active if sum_act > sum_max or sum_act < sum_min														
11b	Reserved															
27:24	<b>RC Stable Tolerance</b>															
	Format:	U4														
	This field specifies the tolerance required to deactivate RC once it has been triggered.															
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0-15</td> <td></td> </tr> </tbody> </table>	Value	Name	0-15												
Value	Name															
0-15																
23	<b>RC Panic Enable</b>															
	If this field is set to 1, RC enters panic mode when sum_act > sum_max. RC Panic Type field controls what type of panic behavior is invoked.															
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Disable</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0	Disable	1	Enable									
Value	Name															
0	Disable															
1	Enable															
22	<b>RC Panic Type</b>															
	This field selects between two RC Panic methods															
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>QP Panic</td> </tr> <tr> <td style="text-align: center;">1</td> <td>CBP Panic</td> </tr> </tbody> </table>	Value	Name	0	QP Panic	1	CBP Panic									
Value	Name															
0	QP Panic															
1	CBP Panic															
	<b>Programming Notes</b>															
	If it is set to 0, in panic mode, the macroblock QP is maxed out, setting to requested QP + QP_max_pos_mod. If it is set to 1, for an intra macroblock, AC CBPs are set to zero (note that DC CBPs are not modified). For inter macroblocks, AC and DC CBPs are forced to zero.															
21	<b>MB Type Direct Conversion Disable</b>															
	Exists If:	//B-Slice														
	For all Macroblock type conversions in different slices, refer to Section "Macroblock Type Conversion Rules" in the same volume.															
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td></td> <td></td> </tr> </tbody> </table>	Value	Name													
Value	Name															

<b>MFX_AVC_SLICE_STATE</b>		
	0	Enable direct mode conversion
	1	Disable direct mode conversion
<b>Programming Notes</b>		
This field is zero for all other slices other than B-Slice.		
20	<b>MB Type Skip Conversion Disable</b>	
	Exists If:	//P-Slice or B-Slice
For all Macroblock type conversions in different slices, refer to Section "Macroblock Type Conversion Rules" in the same volume.		
	<b>Value</b>	<b>Name</b>
	0	Enable skip type conversion
	1	Disable skip type conversion
<b>Programming Notes</b>		
This field is zero for all other slices other than P_Slice or B-Slice. \		
19	<b>Is Last Slice</b>	
It is used by the zero filling in the Minimum Frame Size test.		
	<b>Value</b>	<b>Name</b> <b>Description</b>
	1	Current slice is the last slice of a picture
	0	Current slice is NOT the last slice of a picture
18	<b>Reserved</b>	
17	<b>Header Insertion Present in Bitstream</b>	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0	No header insertion into the output bitstream buffer, in front of the current slice encoded bits.
	1	Header insertion into the output bitstream buffer is present, and is in front of the current slice encoded bits.
16	<b>SliceData Insertion Present in Bitstream</b>	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0	No Slice Data insertion into the output bitstream buffer
	1	Slice Data insertion into the output bitstream buffer is present.
15	<b>Tail Insertion Present in bitstream</b>	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0	No tail insertion into the output bitstream buffer, after the current slice encoded bits
	1	Tail insertion into the output bitstream buffer is present, and is after the current slice encoded bits.
14	<b>Reserved</b>	
	Format:	MBZ

<b>MFV_AVC_SLICE_STATE</b>											
	13	<p><b>EmulationByteSliceInsertEnable</b> To have PAK outputting SODB or EBSP to the output bitstream buffer</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>outputting RBSP</td> </tr> <tr> <td>1</td> <td></td> <td>outputting EBSP</td> </tr> </tbody> </table>	Value	Name	Description	0		outputting RBSP	1		outputting EBSP
	Value	Name	Description								
	0		outputting RBSP								
	1		outputting EBSP								
	12	<p><b>CabacZeroWordInsertionEnable</b> To pad the end of a SliceLayer RBSP to meet the encoded size requirement.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>No Cabac_Zero_Word Insertion</td> </tr> <tr> <td>1</td> <td></td> <td>Allow internal Cabac_Zero_Word generation and append to the end of RBSP (effectively can be used as an indicator for last slice of a picture, if the assumption is only the last slice of a picture needs to insert CABAC_ZERO_WORDS.</td> </tr> </tbody> </table>	Value	Name	Description	0		No Cabac_Zero_Word Insertion	1		Allow internal Cabac_Zero_Word generation and append to the end of RBSP (effectively can be used as an indicator for last slice of a picture, if the assumption is only the last slice of a picture needs to insert CABAC_ZERO_WORDS.
	Value	Name	Description								
0		No Cabac_Zero_Word Insertion									
1		Allow internal Cabac_Zero_Word generation and append to the end of RBSP (effectively can be used as an indicator for last slice of a picture, if the assumption is only the last slice of a picture needs to insert CABAC_ZERO_WORDS.									
11:8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table> <p>For SliceID extension.</p>	Format:	MBZ								
Format:	MBZ										
7:4	<p><b>Slice ID [3:0]</b> To identify the output data (coding information record) returned for rate control from PAK to ENC and VPP.</p>										
3:2	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table> <p>For StreamID extension.</p>	Format:	MBZ								
Format:	MBZ										
1:0	<p><b>Stream ID [1:0]</b> To identify the output data (coding information record) returned for rate control from PAK to ENC and VPP.</p>										
7 Encoder Only	31:29	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
	Format:	MBZ									
28:0	<p><b>Indirect PAK-BSE Data Start Address (Write)</b></p> <table border="1"> <tr> <td>Exists If:</td> <td>//AVC Encode Mode</td> </tr> </table> <p>This field specifies the memory starting address (offset) to write out the compressed bitstream data from the BSE processing. This pointer is relative to the MFC Indirect PAK-BSE Object Base Address.</p> <p>It is a byte-aligned address for the AVC bitstream data in both CABAC/CAVLC Modes.</p> <p>For Write, there is no need to have a data length field. It is assumed the global memory bound check specified in the IND_OBJ_BASE_ADDRESS command (Indirect PAK-BSE Object Access Upper Bound) will take care of any illegal write access.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0 - 512MB</td> <td></td> </tr> </tbody> </table>	Exists If:	//AVC Encode Mode	Value	Name	0 - 512MB					
Exists If:	//AVC Encode Mode										
Value	Name										
0 - 512MB											
8	31:24	<p><b>Magnitude of QP Max Negative Modifier</b></p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table>	Format:	U8							
Format:	U8										



<b>MFX_AVC_SLICE_STATE</b>											
Encoder Only		<p>This field specifies the lower limit of the QP modifier.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0-51</td> <td></td> </tr> </tbody> </table>	Value	Name	0-51						
	Value	Name									
	0-51										
	23:16	<p><b>Magnitude of QP Max Positive Modifier</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%; text-align: center;">U8</td> </tr> </table> <p>This field specifies the upper limit of the QP modifier.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0 - 15</td> <td></td> </tr> </tbody> </table>	Format:	U8	Value	Name	0 - 15				
	Format:	U8									
	Value	Name									
	0 - 15										
15:12	<p><b>Shrink Param - Shrink Resistance</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%; text-align: center;">U4</td> </tr> </table> <p>This field specifies the additional points added each time decreased correction is invoked.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0 - 15</td> <td></td> </tr> </tbody> </table>	Format:	U4	Value	Name	0 - 15					
Format:	U4										
Value	Name										
0 - 15											
11:8	<p><b>Shrink Param - Shrink Init</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%; text-align: center;">U4</td> </tr> </table> <p>This field specifies the initial points required to trip decreased control.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0 - 15</td> <td></td> </tr> </tbody> </table>	Format:	U4	Value	Name	0 - 15					
Format:	U4										
Value	Name										
0 - 15											
7:4	<p><b>Grow Param - Grow Resistance</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%; text-align: center;">U4</td> </tr> </table> <p>This field specifies the additional points added each time increased correction is invoked.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0 - 15</td> <td></td> </tr> </tbody> </table>	Format:	U4	Value	Name	0 - 15					
Format:	U4										
Value	Name										
0 - 15											
3:0	<p><b>Grow Param - Grow Init</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%; text-align: center;">U4</td> </tr> </table> <p>This field specifies the initial points required to trip increased control.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0 - 15</td> <td></td> </tr> </tbody> </table>	Format:	U4	Value	Name	0 - 15					
Format:	U4										
Value	Name										
0 - 15											
Encoder Only	9	<p><b>31 RoundInterEnable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%; text-align: center;">Enable</td> </tr> </table> <p>When this bit is not set, RoundInter defaults to 2.</p>	Format:	Enable							
	Format:	Enable									
30:28	<p><b>RoundInter</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%; text-align: center;">U3</td> </tr> </table> <p>Rounding precision for Inter quantized coefficients</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="width: 70%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">000b</td> <td style="text-align: center;">+1/16 <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">001b</td> <td style="text-align: center;">+2/16</td> </tr> <tr> <td style="text-align: center;">010b</td> <td style="text-align: center;">+3/16</td> </tr> </tbody> </table>	Format:	U3	Value	Name	000b	+1/16 <b>[Default]</b>	001b	+2/16	010b	+3/16
Format:	U3										
Value	Name										
000b	+1/16 <b>[Default]</b>										
001b	+2/16										
010b	+3/16										

<b>MFX_AVC_SLICE_STATE</b>																					
	<table border="1"> <tr><td>011b</td><td>+4/16</td></tr> <tr><td>100b</td><td>+5/16</td></tr> <tr><td>101b</td><td>+6/16</td></tr> <tr><td>110b</td><td>+7/16</td></tr> <tr><td>111b</td><td>+8/16</td></tr> </table>	011b	+4/16	100b	+5/16	101b	+6/16	110b	+7/16	111b	+8/16										
011b	+4/16																				
100b	+5/16																				
101b	+6/16																				
110b	+7/16																				
111b	+8/16																				
27	<p><b>RoundIntraEnable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>When this bit is not set, RoundIntra defaults to 4.</p>	Format:	Enable																		
Format:	Enable																				
26:24	<p><b>RoundIntra</b></p> <table border="1"> <tr> <td>Format:</td> <td>U3</td> </tr> </table> <p>Rounding precision for Intra quantized coefficients</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr><td>000b</td><td>+1/16 [Default]</td></tr> <tr><td>001b</td><td>+2/16</td></tr> <tr><td>010b</td><td>+3/16</td></tr> <tr><td>011b</td><td>+4/16</td></tr> <tr><td>100b</td><td>+5/16</td></tr> <tr><td>101b</td><td>+6/16</td></tr> <tr><td>110b</td><td>+7/16</td></tr> <tr><td>111b</td><td>+8/16</td></tr> </tbody> </table>	Format:	U3	Value	Name	000b	+1/16 [Default]	001b	+2/16	010b	+3/16	011b	+4/16	100b	+5/16	101b	+6/16	110b	+7/16	111b	+8/16
Format:	U3																				
Value	Name																				
000b	+1/16 [Default]																				
001b	+2/16																				
010b	+3/16																				
011b	+4/16																				
100b	+5/16																				
101b	+6/16																				
110b	+7/16																				
111b	+8/16																				
23:20	<p><b>Correct 6</b></p> <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>This field specifies the points used in the lowermost RC region when <math>sum\_act \leq sum\_min</math>.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr><td>0 - 15</td><td></td></tr> </tbody> </table>	Format:	U4	Value	Name	0 - 15															
Format:	U4																				
Value	Name																				
0 - 15																					
19:16	<p><b>Correct 5</b></p> <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>This field specifies the points used in the fifth RC region when <math>sum\_act &gt; sum\_min</math> but <math>\leq lower\_midpt</math>.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr><td>0 - 15</td><td></td></tr> </tbody> </table>	Format:	U4	Value	Name	0 - 15															
Format:	U4																				
Value	Name																				
0 - 15																					
15:12	<p><b>Correct 4</b></p> <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>This field specifies the points used in the fourth RC region when <math>sum\_act &gt; lower\_midpt</math> but <math>\leq sum\_target</math>.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr><td>0 - 15</td><td></td></tr> </tbody> </table>	Format:	U4	Value	Name	0 - 15															
Format:	U4																				
Value	Name																				
0 - 15																					
11:8	<p><b>Correct 3</b></p>																				

<b>MFX_AVC_SLICE_STATE</b>																																	
	<table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> <tr> <td colspan="2">This field specifies the points used in the third RC region when sum_act &gt; sum_target but &lt;= upper_midpt.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0 - 15</td> <td></td> </tr> </table>	Format:	U4	This field specifies the points used in the third RC region when sum_act > sum_target but <= upper_midpt.		Value	Name	0 - 15																									
Format:	U4																																
This field specifies the points used in the third RC region when sum_act > sum_target but <= upper_midpt.																																	
Value	Name																																
0 - 15																																	
7:4	<p><b>Correct 2</b></p> <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> <tr> <td colspan="2">This field specifies the points used in the second RC region when sum_act &gt; upper_midpt but &lt;= sum_max.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0 - 15</td> <td></td> </tr> </table>	Format:	U4	This field specifies the points used in the second RC region when sum_act > upper_midpt but <= sum_max.		Value	Name	0 - 15																									
Format:	U4																																
This field specifies the points used in the second RC region when sum_act > upper_midpt but <= sum_max.																																	
Value	Name																																
0 - 15																																	
3:0	<p><b>Correct 1</b></p> <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> <tr> <td colspan="2">This field specifies the points used in the topmost RC region when sum_act &gt; sum_max.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0 - 15</td> <td></td> </tr> </table>	Format:	U4	This field specifies the points used in the topmost RC region when sum_act > sum_max.		Value	Name	0 - 15																									
Format:	U4																																
This field specifies the points used in the topmost RC region when sum_act > sum_max.																																	
Value	Name																																
0 - 15																																	
10 Encoder Only	31:28	<b>ClampValues - CV7</b>																															
	27:24	<b>CV6</b>																															
	23:20	<b>CV5</b>																															
	19:16	<b>CV4</b>																															
	15:12	<b>CV3</b>																															
	11:8	<b>CV2</b>																															
	7:4	<b>CV1</b>																															
	3:0	<p><b>CV0 - Clamp Value 0</b></p> <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> <tr> <td colspan="2">If the magnitude of coefficients at locations assigned with CV0 (mapping shown below) exceeds <math>2^{CV0}-1</math>, they are replaced with <math>2^{CV0}-1</math>. For coefficients at locations marked as 'none', no clamping is performed. The following mappings are only applied to luma and chroma blocks\subblocks containing AC coefficients (blocks\subblocks with only DC coeffs will not be clamped).</td> </tr> <tr> <td colspan="2"><b>For 4x4 frame block, each coefficient is mapped to one of the eight CV values as following:</b></td> </tr> <tr> <td>none</td> <td>CV7</td> <td>CV5</td> <td>CV4</td> </tr> <tr> <td>CV7</td> <td>CV6</td> <td>CV4</td> <td>CV3</td> </tr> <tr> <td>CV5</td> <td>CV4</td> <td>CV2</td> <td>CV1</td> </tr> <tr> <td>CV4</td> <td>CV3</td> <td>CV1</td> <td>CV0</td> </tr> <tr> <td colspan="2"><b>For 8x8 frame block, each coefficient is mapped to one of the eight CV values as following:</b></td> </tr> <tr> <td>none</td> <td>none</td> <td>CV7</td> <td>CV6</td> <td>CV5</td> <td>CV4</td> <td>CV3</td> <td>CV3</td> </tr> </table>	Format:	U4	If the magnitude of coefficients at locations assigned with CV0 (mapping shown below) exceeds $2^{CV0}-1$ , they are replaced with $2^{CV0}-1$ . For coefficients at locations marked as 'none', no clamping is performed. The following mappings are only applied to luma and chroma blocks\subblocks containing AC coefficients (blocks\subblocks with only DC coeffs will not be clamped).		<b>For 4x4 frame block, each coefficient is mapped to one of the eight CV values as following:</b>		none	CV7	CV5	CV4	CV7	CV6	CV4	CV3	CV5	CV4	CV2	CV1	CV4	CV3	CV1	CV0	<b>For 8x8 frame block, each coefficient is mapped to one of the eight CV values as following:</b>		none	none	CV7	CV6	CV5	CV4	CV3
Format:	U4																																
If the magnitude of coefficients at locations assigned with CV0 (mapping shown below) exceeds $2^{CV0}-1$ , they are replaced with $2^{CV0}-1$ . For coefficients at locations marked as 'none', no clamping is performed. The following mappings are only applied to luma and chroma blocks\subblocks containing AC coefficients (blocks\subblocks with only DC coeffs will not be clamped).																																	
<b>For 4x4 frame block, each coefficient is mapped to one of the eight CV values as following:</b>																																	
none	CV7	CV5	CV4																														
CV7	CV6	CV4	CV3																														
CV5	CV4	CV2	CV1																														
CV4	CV3	CV1	CV0																														
<b>For 8x8 frame block, each coefficient is mapped to one of the eight CV values as following:</b>																																	
none	none	CV7	CV6	CV5	CV4	CV3	CV3																										

## MFX\_AVC\_SLICE\_STATE

none	CV7	CV6	CV5	CV4	CV3	CV3	CV2
CV7	CV6	CV5	CV4	CV3	CV3	CV2	CV2
CV6	CV5	CV4	CV3	CV3	CV2	CV2	CV1
CV5	CV4	CV3	CV3	CV2	CV2	CV1	CV1
CV4	CV3	CV3	CV2	CV2	CV1	CV1	CV0
CV3	CV3	CV2	CV2	CV1	CV1	CV0	CV0
CV3	CV2	CV2	CV1	CV1	CV0	CV0	CV0

**For 4x4 field block, each coefficient is mapped to one of the eight CV values as following:**

none	CV6	CV3	CV1
CV7	CV6	CV3	CV1
CV5	CV4	CV2	CV0
CV5	CV4	CV2	CV0

**For 8x8 field block, each coefficient is mapped to one of the eight CV values as following:**

none	none	CV6	CV5	CV4	CV3	CV2	CV1
none	CV7	CV6	CV5	CV4	CV3	CV2	CV1
CV7	CV6	CV5	CV4	CV3	CV3	CV2	CV1
CV7	CV6	CV5	CV4	CV3	CV2	CV2	CV1
CV6	CV5	CV4	CV4	CV3	CV2	CV1	CV0
CV6	CV5	CV4	CV3	CV2	CV2	CV1	CV0
CV5	CV5	CV4	CV3	CV2	CV1	CV1	CV0
CV5	CV5	CV4	CV3	CV2	CV1	CV1	CV0

Value	Name
0 - 15	

## MFX\_AVC\_WEIGHTOFFSET\_STATE

Source: VideoCS

Length Bias: 2

This is a slice level command and can be issued multiple times within a picture that is comprised of multiple slices. The same command is used for AVC encoder (PAK mode) and decoder (VLD and IT modes). However, since for AVC decoder VLD and IT modes, and AVC encoder mode, the implicit weights are computed in hardware, this command is not issued. For encoder, regardless of the type of weight calculation is active for the current slice (default, implicit or explicit), they are all sent to the PAK as if they were all in explicit mode. However, for implicit weight and offset, each entry contains only a 16-bit weight and no offset (offset = 0 always in implicit mode and can be hard-coded inside the hardware). The weights (and offsets) are needed in processing both P and B slice in AVC codec. For P-MB, at most only L0 list is used; for B-MB both L0 and L1 lists may be needed. For a B-MB that is coded in L1-only Prediction, only L1 list is sent. The content of this command matches with the DXVA2 AVC API data structure for explicit prediction mode only: Weights[2][32][3][2] (L0:L1, 0:31 RefPic, Y:Cb:Cr, W:0)

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h PARALLEL_VIDEO_PIPE
		Format: OpCode
	28:27	<b>Pipeline</b>
		Default Value: 2h MFX_AVC_WEIGHTOFFSET_STATE
		Format: OpCode
	26:24	<b>Media Command Opcode</b>
		Default Value: 1h AVC_COMMON
Format: OpCode		
23:21	<b>SubOpcode A</b>	
	Default Value: 0h	
	Format: OpCode	
20:16	<b>SubOpcode B</b>	
	Default Value: 5h	
	Format: OpCode	
15:12	<b>Reserved</b>	
	Format: MBZ	
11:0	<b>DWord Length</b>	
	Default Value: 60h Excludes DWord (0,1)	
	Format: =n Total Length - 2	
1	31:1	<b>Reserved</b>
		Format: MBZ
	0	<b>Weight and Offset Select</b> It must be set in consistent with the WeightedPredFlag and WeightedBiPredIdc in the Img_State command. This parameter is not present in the DXVA.

<b>MFX_AVC_WEIGHTOFFSET_STATE</b>											
		<p>For implicit even though only one entry may be used, still loading the whole 32-entry table.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Weight and Offset L0 table</td> <td>The list that followed is associated with the weight and offset for RefPicList L0</td> </tr> <tr> <td>1</td> <td>Weight and Offset L1 table</td> <td>The list that followed is associated with the weight and offset for RefPicList L1</td> </tr> </tbody> </table>	Value	Name	Description	0	Weight and Offset L0 table	The list that followed is associated with the weight and offset for RefPicList L0	1	Weight and Offset L1 table	The list that followed is associated with the weight and offset for RefPicList L1
Value	Name	Description									
0	Weight and Offset L0 table	The list that followed is associated with the weight and offset for RefPicList L0									
1	Weight and Offset L1 table	The list that followed is associated with the weight and offset for RefPicList L1									
2..97	31:0	<p><b>WeightOffset</b></p> <p>WeightOffset[L=L0=0 or L1=1][i=0 to 31][Y=0/Cb=1/Cr=2][weight=0/offset=1]                      WeightOffset[L][ i=0][Y=0][Weight=0], WeightOffset[L][i=0][Y=0][Offset=1]                      WeightOffset[L][ i=0][Cb=1][Weight=0], WeightOffset[L][ i=0][Cb=1][Offset=1]                      WeightOffset[L][ i=0][Cr=2][Weight=0], WeightOffset[L][ i=0][Cr=2][Offset=1]:                      WeightOffset[L][ i=31][Y=0][Weight=0], WeightOffset[L][ i=31][Y=0][Offset=1]                      WeightOffset[L][ i=31][Cb=1][Weight=0], WeightOffset[L][ i=31][Cb=1][Offset=1]                      WeightOffset[L][ i=31][Cr=2][Weight=0], WeightOffset[L][ i=31][Cr=2][Offset=1]</p> <p>Format for explicit: Both Weight and Offset are S15 in two's compliment, with a valid range from -128 to 128                      Format for implicit: S15</p> <p>This set of fields is always present whenever this command is issued. The full table, one entry for each reference picture, is always specified. Any reference list L0/L1[i] that does not exist, the corresponding weight and offset are set to 0.</p> <p>Weight and Offset are 2 byte each. Apair of Weight and Offset forms a dword, with Weight in the LOWER word and Offset in the HIGHER word.</p> <p>WeightOffset[L0=0][i=0 to 31][Y=0] (i.e. luma_weight_10[ i ]) are specified for the weighting and offset factors applied to the luma prediction value for list 0 prediction using RefPicList0[ i ] (one-to-one correspondence in i). When luma_weight_10_flag (Slice Header syntax element) is equal to 1, the value of luma_weight_10[ i ] shall be in the range of -128 to 127. When luma_weight_10_flag is equal to 0, luma_weight_10[ i ] shall be inferred to be equal to 2luma_log2_weight_denom for RefPicList0[ i ]. luma_log2_weight_denom is a Slice Header syntax element.</p> <p>WeightOffset[L0=0][i=0 to 31][Cb=1] (i.e. chromaCb_weight_10[ i ]) are specified for the weighting and offset factors applied to the chroma Cb prediction values for list 0 prediction using RefPicList0[ i ] (one-to-one correspondence in i). When chroma_weight_10_flag (Slice Header syntax element) is equal to 1, the value of chromaCb_weight_10[ i ] shall be in the range of -128 to 127. When chroma_weight_10_flag is equal to 0, chromaCb_weight_10[ i ] shall be inferred to be equal to 2chroma_log2_weight_denom for RefPicList0[ i ]. chroma_log2_weight_denom is a Slice Header syntax element.</p> <p>WeightOffset[L0=0][i=0 to 31][Cr=2] (i.e. chromaCr_weight_10[ i ]) are specified for the weighting and offset factors applied to the chroma Cr prediction values for list 0 prediction using RefPicList0[ i ] (one-to-one correspondence in i). When chroma_weight_10_flag (Slice Header syntax element) is equal to 1, the value of chromaCr_weight_10[ i ] shall be in the range of -128 to 127. When chroma_weight_10_flag is equal to 0, chromaCr_weight_10[ i ] shall be inferred to be equal to 2chroma_log2_weight_denom for RefPicList0[ i ].</p>									

<b>MFX_BSP_BUF_BASE_ADDR_STATE</b>			
Source:	VideoCS		
Length Bias:	2		
<p>This frame-level state command is used to specify all the buffer base addresses needed for the operation of the AVC Bit Stream Processing Units (for decoder, it is BSD Unit; for encoder, it is BSE Unit) For both encoder and decoder, currently it is assumed that all codec standards can share the same BSP_BUF_BASE_STATE. The simplicity of this command is the result of moving all the direct MV related processing into the ENC Subsystem. Since all implicit weight calculations and directMV calculations are done in ENC and all picture buffer management are done in the Host, there is no need to provide POC (POC List - FieldOrderCntList, CurrPic POC - CurrFieldOrderCnt) information to PAK. For decoder, all the direct mode information are sent in a separate slice-level command (AVC_DIRECTMODE_STATE command). In addition, in Encoder, the row stores for CABAC encoding and MB Parameters Construction (MPC) are combined into one single row store. The row stores specified in this command do not combine with those specified in the MFC_PIPE_BUF_ADDR_STATE command for hardware simplification reason.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h Pipeline
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	0h Common
		Format:	OpCode
	23:21	<b>SubOpcode A</b>	
Default Value:		0h MFX_BSP_BUF_BASE_ADDR_STATE	
Format:		OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	4h MFX_BSP_BUF_BASE_ADDR_STATE	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Default Value:	2h Excludes DWord (0,1)	
	Format:	=n Total Length - 2	
1	31:6	<p><b>BSD/MPC Row Store Scratch Buffer Base Address - Read/Write</b></p> <p>This field provides the base address of the scratch buffer used by BSD (decoder) and MPC (encoder) unit to store MB information of the previous row for coding each macroblock in the current row. It is a private buffer used by the BSD (decoder) and MPC (encoder) hardware only. Its content is not accessible by software. This Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the</p>	

<b>MFX_AVC_WEIGHTOFFSET_STATE</b>																						
		<p>current macroblock to address this Row Store.</p> <p>For AVC BSD, 2 cacheline (CL) per MB when in MBAFF mode (row of MB pair); 1 CL per MB for non-MBAFF. So, to support 256 MBs per row (4K screen resolution), <math>2 * 256 * 64</math> bytes = 32,768 bytes are required. Cacheline alignment should be followed. For AVC MPC, 1 cacheline for non-MBAFF, 2 cachelines for MBAFF per MB. For VC1, the BSD row store is 512-bit (one cacheline) per MB, times the number of MBs per picture MB row.</p>																				
	5:4	<p><b>BSP Row Store Scratch Buffer - Arbitration Priority Control</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2 Enumerated Type</td> </tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second Highest priority</td> </tr> <tr> <td>10b</td> <td>Third Highest Priority</td> </tr> <tr> <td>11b</td> <td>Lowest Priority</td> </tr> </tbody> </table>	Format:	U2 Enumerated Type	Value	Name	00b	Highest priority	01b	Second Highest priority	10b	Third Highest Priority	11b	Lowest Priority								
Format:	U2 Enumerated Type																					
Value	Name																					
00b	Highest priority																					
01b	Second Highest priority																					
10b	Third Highest Priority																					
11b	Lowest Priority																					
	30:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																		
Format:	MBZ																					
2	31:6	<p><b>MPR Row Store Scratch Buffer Base Address - Read/Write (Decoder Only)</b></p> <p>This field provides the base address of the scratch buffer used by decoder's MPR unit to store MB information of the previous row for decoding each macroblock in the current row. It is a private buffer used by the MPR hardware only. Its content is not accessible by software.</p> <table border="1"> <thead> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">                     The MPR Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of each macroblock to address the MPR Row Store. Except ILDB Control Data, all other operations does not cross slice boundary. This field is specified in frame-level.2 cacheline (CL) per MB when in MBAFF mode (row of MB pair); 1 CL per MB for non-MBAFF, So, to support 256 MBs per row (4K screen resolution), <math>2 * 256 * 64</math> bytes = 32,768 bytes are required. Cacheline alignment should be followed. This field is only valid for AVC decoder mode                 </td> </tr> </tbody> </table>	Programming Notes		The MPR Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of each macroblock to address the MPR Row Store. Except ILDB Control Data, all other operations does not cross slice boundary. This field is specified in frame-level.2 cacheline (CL) per MB when in MBAFF mode (row of MB pair); 1 CL per MB for non-MBAFF, So, to support 256 MBs per row (4K screen resolution), $2 * 256 * 64$ bytes = 32,768 bytes are required. Cacheline alignment should be followed. This field is only valid for AVC decoder mode																	
Programming Notes																						
The MPR Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of each macroblock to address the MPR Row Store. Except ILDB Control Data, all other operations does not cross slice boundary. This field is specified in frame-level.2 cacheline (CL) per MB when in MBAFF mode (row of MB pair); 1 CL per MB for non-MBAFF, So, to support 256 MBs per row (4K screen resolution), $2 * 256 * 64$ bytes = 32,768 bytes are required. Cacheline alignment should be followed. This field is only valid for AVC decoder mode																						
	5:4	<p><b>MPR Row Store Scratch Buffer - Arbitration Priority Control</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2 Enumerated type</td> </tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td><b>[Default]</b></td> <td></td> </tr> <tr> <td>00b</td> <td>Highest priority</td> <td>Desc</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> <td>Desc</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> <td></td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> <td></td> </tr> </tbody> </table>	Format:	U2 Enumerated type	Value	Name	Description	0h	<b>[Default]</b>		00b	Highest priority	Desc	01b	Second highest priority	Desc	10b	Third highest priority		11b	Lowest priority	
Format:	U2 Enumerated type																					
Value	Name	Description																				
0h	<b>[Default]</b>																					
00b	Highest priority	Desc																				
01b	Second highest priority	Desc																				
10b	Third highest priority																					
11b	Lowest priority																					
	30:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																		
Format:	MBZ																					
3	31:6	<p><b>Bitplane Read Buffer Base Address</b></p>																				



<b>MFX_AVC_WEIGHTOFFSET_STATE</b>																			
		It must be cacheline aligned (i.e. 64 bytes address boundary), so lower bit 0 to 5 are used for controlling information. Bitplane buffer is a linear buffer. In VC1 Long format, it is written by an application. In VC1 Short Format, it is written and read by H/W only. For VC1 Long Format: it is a read-only buffer. For VC1 DXVA2 Short Format: it is a write and a read buffer. This field is only valid for VC1 decoder mode.																	
5:4	<b>Bitplane Read Buffer - Arbitration Priority Control</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>U2 Enumerated type</td></tr></table> This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1" style="margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> <td>Desc</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> <td>Desc</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> <td></td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> <td></td> </tr> </tbody> </table>			U2 Enumerated type	Value	Name	Description	00b	Highest priority	Desc	01b	Second highest priority	Desc	10b	Third highest priority		11b	Lowest priority	
	U2 Enumerated type																		
Value	Name	Description																	
00b	Highest priority	Desc																	
01b	Second highest priority	Desc																	
10b	Third highest priority																		
11b	Lowest priority																		
30:0	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>MBZ</td></tr></table>			MBZ															
	MBZ																		

<b>MFX_DBK_OBJECT</b>			
Source:		VideoCS	
Length Bias:		2	
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFX_DBK_OBJECT
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	0h Common
		Format:	OpCode
	23:21	<b>SubOpcode A</b>	
Default Value:		0h MEDIA_	
Format:		OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	9h MEDIA_	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Default Value:	3h Excludes DWord (0,1)	
	Format:	=n	
	<b>Note:</b> Regardless of the mode, inline data must be present in this command		
1	31:6	<b>Pre Deblocking Source Address</b>	
		Format:	GraphicsAddress[31:6]
	Specifies the 4K byte aligned frame buffer address for outputting the non-filtered reconstructed YUV picture (i.e. output of final adder in each codec standard, and prior to the deblocking filter unit).		
	5:4	<b>Pre Deblocking - Arbitration Priority Control</b>	
		This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.	
		<b>Value</b>	<b>Name</b>
		00b	Highest priority
		01b	Second highest priority
		10b	Third highest priority
	11b	Lowest priority	
3	<b>Reserved</b>		

<b>MFX_DBK_OBJECT</b>										
2	<p><b>2 Pre Deblocking - Graphics Data Type (GFDT)</b> This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.</p>									
	<p><b>1:0 Pre Deblocking - Cacheability Control</b> This field controls cacheability.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>use cacheability control bits from GTT entry</td> </tr> <tr> <td>01b</td> <td>data is not cached</td> </tr> <tr> <td>11b</td> <td>data is cached</td> </tr> </tbody> </table>	Value	Name	00b	use cacheability control bits from GTT entry	01b	data is not cached	11b	data is cached	
	Value	Name								
	00b	use cacheability control bits from GTT entry								
01b	data is not cached									
11b	data is cached									
<p><b>31:6 Deblocking Control Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Specifies the 4K byte aligned frame buffer address as input MB-level deblocking parameters to control the way hardware deblock the each micro-block. One 512-bit cacheline is allocated for each Macroblock in raster scan order.</p>	Format:	GraphicsAddress[31:6]								
Format:	GraphicsAddress[31:6]									
<p><b>5:4 Deblocking control - Arbitration Priority Control</b> This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name									
00b	Highest priority									
01b	Second highest priority									
10b	Third highest priority									
11b	Lowest priority									
3	<p><b>3 Reserved</b></p>									
	<p><b>2 Deblocking control - Graphics Data Type (GFDT)</b> This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.</p>									
	<p><b>1:0 Deblocking control - Cacheability Control</b> This field controls cacheability.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>use cacheability control bits from GTT entry</td> </tr> <tr> <td>01b</td> <td>data is not cached</td> </tr> <tr> <td>11b</td> <td>data is cached</td> </tr> </tbody> </table>	Value	Name	00b	use cacheability control bits from GTT entry	01b	data is not cached	11b	data is cached	
	Value	Name								
00b	use cacheability control bits from GTT entry									
01b	data is not cached									
11b	data is cached									
<p><b>31:6 Deblocking Destination Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Specifies the 4K byte aligned frame buffer address for outputting the post-loop filtered reconstructed YUV picture (i.e. output of the deblocking filter unit)</p>	Format:	GraphicsAddress[31:6]								
Format:	GraphicsAddress[31:6]									
<p><b>5:4 Deblocking - Arbitration Priority Control</b> This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p>										

		<b>MFX_DBK_OBJECT</b>			
		<b>Value</b>	<b>Name</b>		
		00b	Highest priority		
		01b	Second highest priority		
		10b	Third highest priority		
		11b	Lowest priority		
	3	<b>Reserved</b>			
	2	<b>Deblocking - Graphics Data Type (GFDT)</b> This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.			
	1:0	<b>Deblocking - Cacheability Control</b> This field controls cacheability.			
		<b>Value</b>	<b>Name</b>		
		00b	use cacheability control bits from GTT entry		
		01b	data is not cached		
		11b	data is cached		
4	31:6	<b>Deblock Row Store Address</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px; height: 15px;"></td><td>GraphicsAddress[31:6]</td></tr></table> This field provides the base address of the scratch buffer (read and write) used by the deblocking filter unit to store MB information of the previous row for filtering of each macroblock in the current row. The Deblocking Filter Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the current macroblock to address the Deblocking Filter Row Store.			GraphicsAddress[31:6]
	GraphicsAddress[31:6]				
	5:4	<b>Deblock Row Store - Arbitration Priority Control</b> This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.			
		<b>Value</b>	<b>Name</b>		
		00b	Highest priority		
		01b	Second highest priority		
		10b	Third highest priority		
		11b	Lowest priority		
	3	<b>Reserved</b>			
	2	<b>Deblock Row Store- Graphics Data Type (GFDT)</b> This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.			

<b>MFX_DBK_OBJECT</b>										
	1:0	<p><b>Deblock Row Store - Cacheability Control</b>                      This field controls cacheability.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>use cacheability control bits from GTT entry</td> </tr> <tr> <td style="text-align: center;">01b</td> <td>data is not cached</td> </tr> <tr> <td style="text-align: center;">11b</td> <td>data is cached</td> </tr> </tbody> </table>	Value	Name	00b	use cacheability control bits from GTT entry	01b	data is not cached	11b	data is cached
Value	Name									
00b	use cacheability control bits from GTT entry									
01b	data is not cached									
11b	data is cached									

## MFX\_FQM\_STATE

Source: VideoCS  
 Length Bias: 2

This is a common state command for AVC encoder modes. For encoder, it represents both the forward QM matrices as well as the decoding QM matrices. This is a Frame-level state. Only Scaling Lists specified by an application are being sent to the hardware. The driver is responsible for determining the final set of scaling lists to be used for decoding the current slice, based on the AVC Spec Table 7-2 (Fall-Back Rules A and B). In MFX AVC PAK mode, PAK needs both forward Q scaling lists and IQ scaling lists. The IQ scaling lists are sent as in MFD in raster scan order. But the Forward Q scaling lists are sent in column-wise raster order (column-by-column) to simplify the H/W. Driver will perform all the scan order conversion for both ForwardQ and IQ.

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFX_MULTI_DW
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	0h MFX_COMMON_STATE
		Format:	OpCode
	23:21	<b>SubOpcode A</b>	
Default Value:		0h	
Format:		OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	8h	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Default Value:	20h Excludes DWord (0,1)	
	Format:	=n Total Length - 2	
1	31:2	<b>Reserved</b>	
		Format:	MBZ
1	1:0	<b>MPEG2</b>	
		Exists If:	//MPEG2- Decoder Only
		<b>For MPEG2 QM Type:</b> This field specifies which Quantizer Matrix is loaded.	
		<b>Value</b>	<b>Name</b>
		0	MPEG_INTRA_QUANTIZER_MATRIX
		1	MPEG_NON_INTRA_QUANTIZER_MATRIX
2-3	Reserved		

<b>MFX_FQM_STATE</b>														
	1:0	<p><b>AVC</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Exists If:</td> <td>//AVC- Decoder Only</td> </tr> </table> <p><b>For AVC QM Type:</b> This field specifies which Quantizer Matrix is loaded.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="text-align: left;">Value</th> <th style="text-align: left;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>AVC_4x4_Intra_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)</td> </tr> <tr> <td>1</td> <td>AVC_4x4_Inter_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)</td> </tr> <tr> <td>2</td> <td>AVC_8x8_Intra_MATRIX</td> </tr> <tr> <td>3</td> <td>AVC_8x8_Inter_MATRIX</td> </tr> </tbody> </table>	Exists If:	//AVC- Decoder Only	Value	Name	0	AVC_4x4_Intra_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)	1	AVC_4x4_Inter_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)	2	AVC_8x8_Intra_MATRIX	3	AVC_8x8_Inter_MATRIX
Exists If:	//AVC- Decoder Only													
Value	Name													
0	AVC_4x4_Intra_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)													
1	AVC_4x4_Inter_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)													
2	AVC_8x8_Intra_MATRIX													
3	AVC_8x8_Inter_MATRIX													
2..33	31:0	<p><b>Forward Quantizer Matrix</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U32</td> </tr> </table> <p>The format of a Quantizer Matrix is an 8x8 matrix in raster order. Each element is an unsigned byte.</p>	Format:	U32										
Format:	U32													

## MFX\_IND\_OBJ\_BASE\_ADDR\_STATE

Source: VideoCS

Length Bias: 2

This state command provides the memory base addresses for all row stores, StreamOut buffer and reconstructed picture output buffers required by the MFD or MFC Engine (that are in addition to the row stores of the Bit Stream Decoding/Encoding Unit (BSD/BSE) and the reference picture buffers). This is a picture level state command and is common among all codec standards and for both encoder and decoder operating modes. However, some fields may only applicable to a specific codec standard. All Pixel Surfaces (original, reference frame and reconstructed frame) in the Encoder are programmed with the same surface state (NV12 and TileY format), except each has its own frame buffer base address. In the tile format, there is no need to provide buffer offset for each slice; since from each MB address, the hardware can calculated the corresponding memory location within the frame buffer directly.

The MFX\_IND\_OBJ\_BASE\_ADDR command sets the memory base address pointers for the corresponding Indirect Object Data Start Addresses (Offsets) specified in each OBJECT commands. The characteristic of these indirect object data is their variable size (per MB or per Slice). Hence, each OBJECT command must specify the indirect object data offset from the base address to start fetching or writing object data.

While the use of base address is unconditional, the indirection can be effectively disabled by setting the base address to zero. For decoder, there are only 1 read-only per-slice indirect object in the BSD\_OBJECT Command, and 2 read-only per-MB indirect objects in the IT\_OBJECT CommandFor decoder: the Video Command Streamer (VCS) will perform the memory access bound check automatically using the corresponding MFC Indirect Object Access Upper Bound specification. If any access is at or beyond the upper bound, zero value is returned. The request to memory is still being sent, but the corresponding codec's BSD unit will detect this condition and perform the zeroing return. If the Upper Bound is turned off, the beyond bound request will return whatever on the bus (invalid data). For encoder, there are 1 read-only per-MB indirect object in the PAK\_OBJECT Command, and 1 write-only per-slice indirect object in the PAK Slice\_State CommandFor encoder: whenever an out of bound address accessing request is generated, VMX will detect such requests and snap the address to the corresponding [indirect object base address + indirect data start address]. VMX will return all 0s as the data to the requester. NotationDefinitionPhysicalAddress[n:m] Corresponding bits of a physical graphics memory byte address (not mapped by a GTT)GraphicsAddress[n:m] Corresponding bits of an absolute, virtual graphics memory byte address (mapped by a GTT).

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFX_IND_OBJ_BASE_ADDR_STATE
		Format:	OpCode
	26:24	<b>Common Opcode</b>	
		Default Value:	0h MFX_IND_OBJ_BASE_ADDR_STATE
		Format:	OpCode
	23:21	<b>Sub OpcodeA</b>	
		Default Value:	0h MFX_IND_OBJ_BASE_ADDR_STATE
		Format:	OpCode
20:16	<b>SubOpcodeB</b>		



<b>MFX_IND_OBJ_BASE_ADDR_STATE</b>																
		<table border="1"> <tr> <td>Default Value:</td> <td>3h MFX_IND_OBJ_BASE_ADDR_STATE</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	3h MFX_IND_OBJ_BASE_ADDR_STATE	Format:	OpCode										
Default Value:	3h MFX_IND_OBJ_BASE_ADDR_STATE															
Format:	OpCode															
	15:12	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ												
Format:	MBZ															
	11:0	<b>DWord Length</b> <table border="1"> <tr> <td>Default Value:</td> <td>0009h Excludes DWord (0,1)</td> </tr> <tr> <td>Format:</td> <td>=n Total Length - 2</td> </tr> </table>	Default Value:	0009h Excludes DWord (0,1)	Format:	=n Total Length - 2										
Default Value:	0009h Excludes DWord (0,1)															
Format:	=n Total Length - 2															
1	31:12	<b>MFX Indirect Bitstream Object - Base Address (Decoder and Stitch Modes)</b> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the MFD_XXX_BSD_OBJECT command for fetching (reading) the compressed Slice Data. This field is only valid in MPEG2, AVC and VC1 decoder VLD mode.</p>	Format:	GraphicsAddress[31:12]												
Format:	GraphicsAddress[31:12]															
	11:6	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ												
Format:	MBZ															
	5:4	<b>MFX Indirect BSD Object - Arbitration Priority Control</b> <table border="1"> <tr> <td>Format:</td> <td>U2 Enumerated Type</td> </tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Format:	U2 Enumerated Type	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority		
Format:	U2 Enumerated Type															
Value	Name															
00b	Highest priority															
01b	Second highest priority															
10b	Third highest priority															
11b	Lowest priority															
	3	<b>Reserved</b>														
	2	<b>MFX Indirect Bitstream Object - Graphics Data Type (GFDT)</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.</p>	Format:	U1												
Format:	U1															
	1:0	<b>MFX Indirect Bitstream Object - Cacheability Control</b> <table border="1"> <tr> <td>Format:</td> <td>U2 Enumerated Type</td> </tr> </table> <p>This field controls cacheability.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>GTT entry</td> <td>use cacheability control bits from GTT entry</td> </tr> <tr> <td>01b</td> <td>Not cached</td> <td>data is not cached</td> </tr> <tr> <td>11b</td> <td>Cached</td> <td>data is cached</td> </tr> </tbody> </table>	Format:	U2 Enumerated Type	Value	Name	Description	00b	GTT entry	use cacheability control bits from GTT entry	01b	Not cached	data is not cached	11b	Cached	data is cached
Format:	U2 Enumerated Type															
Value	Name	Description														
00b	GTT entry	use cacheability control bits from GTT entry														
01b	Not cached	data is not cached														
11b	Cached	data is cached														
2	31:12	<b>MFX Indirect Bitstream Object - Access Upper Bound (Decoder and Stitch Modes)</b> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table>	Format:	GraphicsAddress[31:12]												
Format:	GraphicsAddress[31:12]															

<b>MFX_IND_OBJ_BASE_ADDR_STATE</b>															
	<p>This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFD_XXX_BSD_OBJECT command for the compressed Slice Data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFX Indirect Bitstream ObjectBase Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect Data Length field of the MFD_XXX_BSD_OBJECT command is set to 0. This field is only valid in MPEG2, AVC and VC1 decoder VLD mode.</p>														
11:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ												
Format:	MBZ														
3	<p><b>31:12 MFX Indirect MV Object - Base Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the encoder MFC_AVC_PAK_OBJECT command or the decoder MFD_IT_OBJECT command for fetching the per-MB MV data. This field is only valid in AVC encoder mode or in AVC decoder IT mode</p>	Format:	GraphicsAddress[31:12]												
Format:	GraphicsAddress[31:12]														
11:6	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ												
Format:	MBZ														
5:4	<p><b>MFX Indirect MV Object - Arbitration Priority Control</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2 Enumerated Type</td> </tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Format:	U2 Enumerated Type	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority		
Format:	U2 Enumerated Type														
Value	Name														
00b	Highest priority														
01b	Second highest priority														
10b	Third highest priority														
11b	Lowest priority														
3	<p><b>Reserved</b></p>														
2	<p><b>MFX Indirect MV Object - Graphics Data Type (GFDT)</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.</p>	Format:	U1												
Format:	U1														
1:0	<p><b>MFX Indirect MV Object - Cacheability Control</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>This field controls cacheability.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>From GTT entry</td> <td>use cacheability control bits from GTT entry</td> </tr> <tr> <td>01b</td> <td>Not cached</td> <td>data is not cached</td> </tr> <tr> <td>11b</td> <td>Cached</td> <td>data is cached</td> </tr> </tbody> </table>	Format:	U2	Value	Name	Description	00b	From GTT entry	use cacheability control bits from GTT entry	01b	Not cached	data is not cached	11b	Cached	data is cached
Format:	U2														
Value	Name	Description													
00b	From GTT entry	use cacheability control bits from GTT entry													
01b	Not cached	data is not cached													
11b	Cached	data is cached													

<b>MFX_IND_OBJ_BASE_ADDR_STATE</b>														
4	31:12	<p><b>MFX Indirect MV Object Access Upper Bound</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFC_AVC_PAK_OBJECT / MFD_IT_OBJECT command for the per-MB MV data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFX Indirect MV Object Base Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect Data Length field of the MFC_AVC_PAK_OBJECT / MFD_IT_OBJECT command is set to 0. This field is only valid in AVC encoder mode or in AVC decoder IT mode.</p>	Format:	GraphicsAddress[31:12]										
	Format:	GraphicsAddress[31:12]												
11:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ											
Format:	MBZ													
5	31:12	<p><b>MFD Indirect IT-COEFF Object - Base Address (Decoder Only)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the MFD_IT_OBJECT command for fetching (reading) the per-MB non-scaled coefficient data (all inverse scaling and quantization are done in hardware). This field is only valid in MPEG2, AVC and VC1 decoder IT mode.</p>	Format:	GraphicsAddress[31:12]										
	Format:	GraphicsAddress[31:12]												
	11:6	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
	Format:	MBZ												
	5:4	<p><b>MFD Indirect IT-COEFF Object - Arbitration Priority Control</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U2 Enumerated Type</td> </tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">Value</th> <th style="width: 75%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>Highest priority</td> </tr> <tr> <td style="text-align: center;">01b</td> <td>Second highest priority</td> </tr> <tr> <td style="text-align: center;">10b</td> <td>Third highest priority</td> </tr> <tr> <td style="text-align: center;">11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Format:	U2 Enumerated Type	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
	Format:	U2 Enumerated Type												
	Value	Name												
00b	Highest priority													
01b	Second highest priority													
10b	Third highest priority													
11b	Lowest priority													
3	<p><b>Reserved</b></p>													
2	<p><b>MFD Indirect IT-COEFF Object - Graphics Data Type (GFDT)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U1</td> </tr> </table> <p>This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.</p>	Format:	U1											
Format:	U1													
1:0	<p><b>MFD Indirect IT-COEFF Object - Cacheability Control</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U2 Enumerated type</td> </tr> </table> <p>This field controls cacheability.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>From GTT entry</td> <td>use cacheability control bits from GTT entry</td> </tr> </tbody> </table>	Format:	U2 Enumerated type	Value	Name	Description	00b	From GTT entry	use cacheability control bits from GTT entry					
Format:	U2 Enumerated type													
Value	Name	Description												
00b	From GTT entry	use cacheability control bits from GTT entry												

<b>MFX_IND_OBJ_BASE_ADDR_STATE</b>			
		01b	Not cached data is not cached
		11b	Cached data is cached
6	31:12	<b>MFD Indirect IT-COEFF Object - Access Upper Bound (Decoder Only)</b>	
		Format: GraphicsAddress[31:12] This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFD_IT_OBJECT command for the per-MB non-scaled coefficient data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFD Indirect IT-COEFF Object Base Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect COEFF Data Length field of the MFD_IT_OBJECT command is set to 0. This field is only valid in MPEG2, AVC and VC1 decoder IT mode.	
	11:0	<b>Reserved</b>	
		Format:	MBZ
7	31:12	<b>MFD Indirect IT-DBLK Object - Base Address (Decoder Only)</b>	
		Format: GraphicsAddress[31:12] Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the MFD_IT_OBJECT command for fetching (reading) the per-MB Deblocking filter control data. This field is only valid in AVC decoder IT mode.	
	11:6	<b>Reserved</b>	
		Format:	MBZ
	5:4	<b>MFD Indirect IT-DBLK Object - Arbitration Priority Control</b>	
		Format: U2 Enumerated Type This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.	
		<b>Value</b>	<b>Name</b>
		00b	Highest priority
	01b	Second highest priority	
	10b	Third highest priority	
	11b	Lowest priority	
	3	<b>Reserved</b>	
	2	<b>MFD Indirect IT-DBLK Object - Graphics Data Type (GFDT)</b>	
		Format:	U1
		This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.	
	1:0	<b>MFD Indirect IT-DBLK Object - Cacheability Control</b>	
		Format:	U2 Enumerated Type
		This field controls cacheability.	
		<b>Value</b>	<b>Name</b>
			<b>Description</b>

<b>MFX_IND_OBJ_BASE_ADDR_STATE</b>				
		00b	From GTT entry use cacheability control bits from GTT entry	
		01b	Not cached data is not cached	
		11b	Cached data is cached	
8	31:12	<b>MFD Indirect IT-DBLK Object Access Upper Bound (Decoder Only)</b>		
		Format:	GraphicsAddress[31:12]	
		Format:	GraphicsAddress[31:12]	
		This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFD_IT_OBJECT command for the per-MB Deblocking filter control data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFD Indirect IT-DBLK Object Base Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect Deblocking Control Data Length field of the MFD_IT_OBJECT command is set to 0. This field is only valid in AVC decoder IT mode.		
	11:0	<b>Reserved</b>		
		Format:	MBZ	
9	31:12	<b>MFC Indirect PAK-BSE Object - Base Address (Encoder Only)</b>		
		Format:	GraphicsAddress[31:12]	
		Specifies the 4K-byte aligned memory base address for the write-only indirect data object pointed in the PAK_SLICE_STATE command for writing out the compressed bitstream. This field is only valid in AVC encoder mode.		
		11:6	<b>Reserved</b>	
			Format:	MBZ
		5:4	<b>MFC Indirect PAK-BSE Object - Arbitration Priority Control</b>	
			Format:	U2 Enumerated Type
		This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.		
		<b>Value</b>	<b>Name</b>	
		00b	Highest priority	
		01b	Second highest priority	
		10b	Third highest priority	
		11b	Lowest priority	
	3	<b>Reserved</b>		
	2	<b>MFC Indirect PAK-BSE Object - Graphics Data Type (GFDT)</b>		
		Format:	U1	
		This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.		
	1:0	<b>MFC Indirect PAK-BSE Object - Cacheability Control</b>		
		Format:	U2 Enumerated Type	

<b>MFX_IND_OBJ_BASE_ADDR_STATE</b>														
		<p>This field controls cacheability.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>GTT entry</td> <td>use cacheability control bits from GTT entry</td> </tr> <tr> <td>01b</td> <td>Not cached</td> <td>data is not cached</td> </tr> <tr> <td>11b</td> <td>Cached</td> <td>data is cached</td> </tr> </tbody> </table>	Value	Name	Description	00b	GTT entry	use cacheability control bits from GTT entry	01b	Not cached	data is not cached	11b	Cached	data is cached
Value	Name	Description												
00b	GTT entry	use cacheability control bits from GTT entry												
01b	Not cached	data is not cached												
11b	Cached	data is cached												
10	31:12	<p><b>MFC Indirect PAK-BSE Object - Access Upper Bound (Encoder Only)</b></p> <p>Format: GraphicsAddress[31:12]</p> <p>This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the PAK_SLICE_STATE command for the per-slice output bitstream. Indirect data accessed at this address and beyond will be blocked by the hardware and ignored. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFC Indirect PAK-BSE Object Base Address state. This field is only valid in AVC encoder mode.</p>												
	11:0	<p><b>Reserved</b></p> <p>Format: MBZ</p>												

<b>MFX_JPEG_HUFF_TABLE_STATE</b>						
Source:	VideoCS					
Length Bias:	2					
<p>This Huffman table commands contains both DC and AC tables for either luma or chroma. Once a Huffman table has been defined for a particular destination, it replaces the previous tables stored in that destination and shall be used in the remaining Scans of the current image. A Huffman table will be sent to H/W only when it is loaded from bitstream.</p>						
DWord	Bit	Description				
0	31:29	<b>Command Type</b>				
		Default Value:	3h PARALLEL_VIDEO_PIPE			
		Format:	OpCode			
	28:27	<b>Pipeline</b>				
		Default Value:	2h MFX_MULTI_DW			
		Format:	OpCode			
	26:24	<b>Media Command Opcode</b>				
		Default Value:	7h JPEG_COMMON			
		Format:	OpCode			
	23:21	<b>SubOpcode A</b>				
Default Value:		0h				
Format:		OpCode				
20:16	<b>SubOpcode B</b>					
	Default Value:	2h				
	Format:	OpCode				
15:12	<b>Reserved</b>					
	Format:	MBZ				
11:0	<b>DWord Length</b>					
	Default Value:	033Dh Excludes DWord (0,1)				
	Format:	=n Total Length - 2				
1	31:1	<b>Reserved</b>				
		Format:	MBZ			
2.4	31:0	<b>DC_BITS (12 8-bit array)</b>				
		The number of DC Huffman codes of length i, where i is 1~12				
		<b>DC_HUFFVAL (12 8-bit array)</b>				
5..7	31:0	The value associated with each DC Huffman code of length i.				
8..11	31:0	<b>AC_BITS (16 8-bit array)</b> the list of Li, number of Huffman codes of length i, where i is 1~16				
0		<b>HuffTableID (1-bit)</b>				
		Identifies the huffman table.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Y</td> <td>Huffman table for Y</td> </tr> </tbody> </table>	Value	Name	Description	0
Value	Name	Description				
0	Y	Huffman table for Y				

<b>MFX_JPEG_HUFF_TABLE_STATE</b>		
12..51	31:0	<b>AC_HUFFVAL (160 8-bit array)</b> the list of $V_{i,j}$ , the value associated with each Huffman code of length $i$
52	31:16	<b>Reserved</b> Format: <span style="border: 1px solid black; padding: 2px 20px;"> </span> MBZ
	15:0	<b>AC_HUFFVAL(2-8 bit array)</b> In AC table, BITS can have up to 16-bit codeword. $L_i$ can be $0 \sim 162$ . HUFFVAL will have a list of likely random distributed values



<b>MFX_JPEG_PIC_STATE</b>			
Source:		VideoCS	
Length Bias:		2	
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFX_MULTI_DW
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	7h JPEG
		Format:	OpCode
	23:21	<b>SubOpcode A</b>	
Default Value:		0h Common	
Format:		OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	0h MEDIA_	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>	Format:	=n Total Length - 2
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0001h	[Default]	Excludes DWord (0,1)
1	31:21	<b>Reserved</b>	
		Exists If:	//Decoder Only
		Format:	MBZ
	20:19	<b>Reserved</b>	
		Exists If:	//Decoder Only
		Format:	MBZ
	18	<b>Reserved</b>	
		Exists If:	//Decoder Only
		Format:	MBZ
	17:16	<b>Reserved</b>	
		Exists If:	//Decoder Only
		Format:	MBZ

<b>MFX_JPEG_PIC_STATE</b>				
	15:12	<b>Reserved</b>		
	Exists If:	//Decoder Only		
	Format:	MBZ		
	11:8	<b>Reserved</b>		
	Exists If:	//Decoder Only		
	Format:	MBZ		
	7:6	<b>Reserved</b>		
	Exists If:	//Decoder Only		
	Format:	MBZ		
	5:4	<b>Rotation</b>		
		Exists If:	//Decoder Only	
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		00b		no rotation
		01b		rotate clockwise 90 degree
		10b		rotate counter-clockwise 90 degree (same as rotating 270 degree clockwise)
11b		rotate 180 degree (NOT the same as flipped on the x-axis)		
	3	<b>Reserved</b>		
	Exists If:	//Decoder Only		
	Format:	MBZ		
	2:0	<b>Input Format YUV</b>		
		Exists If:	//Decoder Only	
		Format:	U3	
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0	<b>[Default]</b>	YUV400 (grayscale image)
		1		YUV420
		2		YUV422H_2Y (Horizontally chroma 2:1 subsampled) - horizontal 2 Y-block, 1U and 1V
		3		YUV444
		4		YUV411
		5		YUV422V_2Y (Vertically chroma 2:1 subsampled) - vertical 2 Y-blocks, 1U and 1V
6		YUV422H_4Y - 2x2 Y-blocks, vertical 2U and 2V		
7		YUV422V_4Y - 2x2 Y-blocks, horizontal 2U and 2V		
2	31:30	<b>Reserved</b>		
		Exists If:	//Decoder Only	
	Format:	MBZ		

<b>MFX_JPEG_PIC_STATE</b>					
29	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Exists If:</td> <td>//Decoder Only</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Exists If:	//Decoder Only	Format:	MBZ
Exists If:	//Decoder Only				
Format:	MBZ				
28:16	<p><b>Frame Height In Blocks Minus 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Exists If:</td> <td>//Decoder Only</td> </tr> <tr> <td>Format:</td> <td>U13-1</td> </tr> </table> <p>(The number of blocks in height) - 1.            This value is calculated using the number of lines Y and vertical sampling factor of the first component <math>V_1</math> in Frame header. See the note following this table.            For interleaved components, <math>((Y + (V_1 * 8 - 1)) / (V_1 * 8)) * V_1 - 1</math>, where "/" is integer division.            For non-interleaved components, <math>((Y + 7) / 8) - 1</math>.</p>	Exists If:	//Decoder Only	Format:	U13-1
Exists If:	//Decoder Only				
Format:	U13-1				
15:13	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Exists If:</td> <td>//Decoder Only</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Exists If:	//Decoder Only	Format:	MBZ
Exists If:	//Decoder Only				
Format:	MBZ				
12:0	<p><b>Frame Width In Blocks Minus 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Exists If:</td> <td>//Decoder Only</td> </tr> <tr> <td>Format:</td> <td>U13-1</td> </tr> </table> <p>(The number of blocks in width) - 1.            This value is calculated using the number of samples per line X and horizontal sampling factor of the first component <math>H_1</math> in Frame header. See the note following this table.            For interleaved components, <math>((X + (H_1 * 8 - 1)) / (H_1 * 8)) * H_1 - 1</math>.            For non-interleaved components, <math>((X + 7) / 8) - 1</math>.</p>	Exists If:	//Decoder Only	Format:	U13-1
Exists If:	//Decoder Only				
Format:	U13-1				

<b>MFX_MPEG2_PIC_STATE</b>		
Source:	VideoCS	
Length Bias:	2	
<p>This must be the very first command to issue after the surface state, the pipe select and base address setting commands. For MPEG-2 the encoder is called per slice-group, however the picture state is called per picture. Notice that a slice-group is a group of consecutive slices that no non-trivial slice headers are inserted in between.</p>		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	<b>Pipeline</b>
		Default Value: 2h MFX_MPEG2_PIC_STATE Format: OpCode
	26:24	<b>Media Command Opcode</b>
		Default Value: 3h MPEG2_COMMON Format: OpCode
	23:21	<b>SubOpcode A</b>
		Default Value: 0h Format: OpCode
	20:16	<b>SubOpcode B</b>
		Default Value: 0h Format: OpCode
15:12	<b>Reserved</b>	
	Format: MBZ	
11:0	<b>DWord Length</b>	
	Default Value: 0h Excludes DWord (0,1)= 00Bh, used for normal decode and encode mode000h, a special case to provide a dummy image state for stitch mode operation. In this case, fields in DW1 which is part of the dummy image state command are ignored by hardware.	
	Format: =n Total Length - 2	
1	31:28	<b>f_code[1][1].</b> Used for backward motion vector prediction. See ISO/IEC 13818-2 7.6.3.1 for details
	27:24	<b>f_code[1][0].</b> Used for backward motion vector prediction. See ISO/IEC 13818-2 7.6.3.1 for details
	23:20	<b>f_code[0][1]</b> Used for forward motion vector prediction. See ISO/IEC 13818-2 7.6.3.1 for details
	19:16	<b>f_code[0][0]</b> Used for forward motion vector prediction. See ISO/IEC 13818-2 7.6.3.1 for details
	15:14	<b>Intra DC Precision</b>

<b>MFX_MPEG2_PIC_STATE</b>													
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U2</td> </tr> </table> <p>See ISO/IEC 13818-2 6.3.10 for details.</p>	Format:	U2									
Format:	U2												
	13:12	<p><b>Picture Structure</b></p> <p>This field specifies whether the picture is encoded in the form of a frame picture or one field (top or bottom) picture. See ISO/IEC 13818-2 6.3.10 for details. Format = MPEG_PICTURE_STRUCTURE00 = Reserved01 = MPEG_TOP_FIELD10 = MPEG_BOTTOM_FIELD11 = MPEG_FRAME</p>											
	11	<p><b>TFF (Top Field First)</b></p> <p>When two fields are stored in a picture, this bit indicates if the top field is the first field. For a frame P picture, the value 1 indicates that the top field of the reconstructed frame is the first field output by the decoding process, the same as defined in ISO/IEC 13818-2 6.3.10. Particularly, it is used by the hardware to calculate derivative motion vectors from the dual-prime motion vectors. For a field P picture, hardware uses this bit together with the Picture Structure to determine if the current picture is the Second Field. In this case, the definition of this bit differs from ISO/IEC 13818-2 6.3.10 - software must derive the value for this bit according to the following relation: Picture Structure = top field Picture Structure = bottom field Second Field = 0 TFF = 1 TFF = 0 Second Field = 1 TFF = 0 TFF = 1</p>											
	10	<p><b>Frame Prediction Frame DCT</b></p> <p>This field provides constraints on the DCT type and prediction type. It affects the syntax of the bitstream.</p>											
	9	<p><b>Concealment Motion Vector Flag</b></p> <p>This field indicates if the concealment motion vectors are coded in intra macroblocks. It affects the syntax of the bitstream.</p>											
	8	<p><b>Quantizer Scale Type</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>MPEG_Q_SCALE_TYPE</td> </tr> </table> <p>This field specifies the quantizer scaling type.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>MPEG_QSCALE_LINEAR</td> </tr> <tr> <td>1h</td> <td></td> <td>D MPEG_QSCALE_NONLINEAR esc</td> </tr> </tbody> </table>	Format:	MPEG_Q_SCALE_TYPE	Value	Name	Description	0h		MPEG_QSCALE_LINEAR	1h		D MPEG_QSCALE_NONLINEAR esc
Format:	MPEG_Q_SCALE_TYPE												
Value	Name	Description											
0h		MPEG_QSCALE_LINEAR											
1h		D MPEG_QSCALE_NONLINEAR esc											
	7	<p><b>Intra VLC Format</b></p> <p>This field is used by VLD</p>											
	6	<p><b>Scan Order</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>MPEG_INVERSESCAN_TYPE</td> </tr> </table> <p>This field specifies the Inverse Scan method for the DCT-domain coefficients in the blocks of the current picture.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>MPEG_ZIGZAG_SCAN</td> </tr> <tr> <td>1h</td> <td></td> <td>MPEG_ALTERNATE_VERTICAL_SCAN</td> </tr> </tbody> </table>	Format:	MPEG_INVERSESCAN_TYPE	Value	Name	Description	0h		MPEG_ZIGZAG_SCAN	1h		MPEG_ALTERNATE_VERTICAL_SCAN
Format:	MPEG_INVERSESCAN_TYPE												
Value	Name	Description											
0h		MPEG_ZIGZAG_SCAN											
1h		MPEG_ALTERNATE_VERTICAL_SCAN											
	5:0	<b>Reserved</b>											
2	31:24	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ												

<b>MFX_MPEG2_PIC_STATE</b>													
23:15	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ												
14	<p><b>LoadSlicePointerFlag - LoadBitStreamPointerPerSlice</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Exists If:</td> <td style="width: 50%;">//Encoder</td> </tr> </table> <p>To support multiple slice picture and additional header/data insertion before and after an encoded slice. When this field is set to 0, bitstream pointer is only loaded once for the first slice of a frame. For subsequent slices in the frame, bitstream data are stitched together to form a single output data stream. When this field is set to 1, bitstream pointer is loaded for each slice of a frame. Basically bitstream data for different slices of a frame will be written to different memory locations.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>Load BitStream Pointer only once for the first slice of a frame</td> </tr> <tr> <td>1h</td> <td></td> <td>Load/reload BitStream Pointer only once for the each slice, reload the start location of the bitstream buffer from the Indirect PAK-BSE Object Data Start Address field</td> </tr> </tbody> </table>	Exists If:	//Encoder	Value	Name	Description	0h		Load BitStream Pointer only once for the first slice of a frame	1h		Load/reload BitStream Pointer only once for the each slice, reload the start location of the bitstream buffer from the Indirect PAK-BSE Object Data Start Address field	
Exists If:	//Encoder												
Value	Name	Description											
0h		Load BitStream Pointer only once for the first slice of a frame											
1h		Load/reload BitStream Pointer only once for the each slice, reload the start location of the bitstream buffer from the Indirect PAK-BSE Object Data Start Address field											
13	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table> <p>was Concealment Enable</p>	Format:	MBZ										
Format:	MBZ												
12	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table> <p>was Concealment Reference</p>	Format:	MBZ										
Format:	MBZ												
11	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table> <p>was Concealment Type</p>	Format:	MBZ										
Format:	MBZ												
10:9	<p><b>Picture Coding Type</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td style="width: 70%;">MPEG_PICTURE_CODING_TYPE</td> </tr> </table> <p>This field identifies whether the picture is an intra-coded picture (I), predictive-coded picture (P) or bi-directionally predictive-coded picture (B). See ISO/IEC 13818-2 6.3.9 for details.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Reserved</td> </tr> <tr> <td>01b</td> <td>MPEG_I_PICTURE</td> </tr> <tr> <td>10b</td> <td>10 = MPEG_P_PICTURE</td> </tr> <tr> <td>11b</td> <td>MPEG_B_PICTURE</td> </tr> </tbody> </table>	Format:	MPEG_PICTURE_CODING_TYPE	Value	Name	00b	Reserved	01b	MPEG_I_PICTURE	10b	10 = MPEG_P_PICTURE	11b	MPEG_B_PICTURE
Format:	MPEG_PICTURE_CODING_TYPE												
Value	Name												
00b	Reserved												
01b	MPEG_I_PICTURE												
10b	10 = MPEG_P_PICTURE												
11b	MPEG_B_PICTURE												
8:2	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table> <p>was Slice Error Control</p>	Format:	MBZ										
Format:	MBZ												

<b>MFX_MPEG2_PIC_STATE</b>																						
	1	<p><b>MismatchControlDisabled</b></p> <table border="1" style="width: 100%;"> <thead> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">These 2 bits flag disables mismatch control of the inverse transformation for some specific cases during reference reconstruction.</td> </tr> </tbody> </table> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>Mismatch control applies to all MBs</td> </tr> <tr> <td>01b</td> <td></td> <td>Disable mismatch control to all intra MBs whose all AC-coefficients are zero.</td> </tr> <tr> <td>10b</td> <td></td> <td>Disable mismatch control to all MBs whose all AC-coefficients are zero.</td> </tr> <tr> <td>11b</td> <td></td> <td>Disable mismatch control to all MBs.</td> </tr> </tbody> </table>	Description		These 2 bits flag disables mismatch control of the inverse transformation for some specific cases during reference reconstruction.		Value	Name	Description	00b		Mismatch control applies to all MBs	01b		Disable mismatch control to all intra MBs whose all AC-coefficients are zero.	10b		Disable mismatch control to all MBs whose all AC-coefficients are zero.	11b		Disable mismatch control to all MBs.	
	Description																					
These 2 bits flag disables mismatch control of the inverse transformation for some specific cases during reference reconstruction.																						
Value	Name	Description																				
00b		Mismatch control applies to all MBs																				
01b		Disable mismatch control to all intra MBs whose all AC-coefficients are zero.																				
10b		Disable mismatch control to all MBs whose all AC-coefficients are zero.																				
11b		Disable mismatch control to all MBs.																				
	0	<p><b>Disable Mismatch</b> To disable MPEG2 IDCT fixed point arithmetic correction</p>																				
3	31	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																		
	Format:	MBZ																				
	30:29	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																		
	Format:	MBZ																				
	28:24	<b>Reserved</b>																				
	23:16	<b>Reserved</b>																				
15:8	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>MBZ for future supporting width &gt; 4K</td> </tr> </table>	Format:	MBZ for future supporting width > 4K																			
Format:	MBZ for future supporting width > 4K																					
7:0	<b>Reserved</b>																					
4	31:16	<p><b>MinFrameWSize</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>U16</td> </tr> </table> <p>- Minimum Frame Size [15:0] (16-bit) (Encoder Only) Minimum Frame Size is specified to compensate for Rate Control Currently zero fill (no need to perform emulation byte insertion) is done only to the end of the CABAC_ZERO_WORD insertion (if any) at the last slice of a picture. Encoder parameter, not part of DXVA. The caller should always make sure that the value, represented by Minimum Frame Size, is always less than maximum frame size FrameBitRateMax (DWORD 10 bits 29:16). This field is reserved in Decode mode.</p> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 15%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,0003FFFFh]</td> <td></td> <td>The programmable range when MinFrameWSizeUnits is 00.</td> </tr> <tr> <td>[0,000FFFFFFh]</td> <td></td> <td>The Programmable range when MinFrameWSizeUnits is 01.</td> </tr> <tr> <td>[0,03FFFFFFh]</td> <td></td> <td>The Programmable range when MinFrameWSizeUnits is 10.</td> </tr> <tr> <td>[0,FFFFFFFh]</td> <td></td> <td>The Programmable range when MinFrameWSizeUnits is 11.</td> </tr> <tr> <td>0h</td> <td><b>[Default]</b></td> <td></td> </tr> </tbody> </table>	Format:	U16	Value	Name	Description	[0,0003FFFFh]		The programmable range when MinFrameWSizeUnits is 00.	[0,000FFFFFFh]		The Programmable range when MinFrameWSizeUnits is 01.	[0,03FFFFFFh]		The Programmable range when MinFrameWSizeUnits is 10.	[0,FFFFFFFh]		The Programmable range when MinFrameWSizeUnits is 11.	0h	<b>[Default]</b>	
	Format:	U16																				
Value	Name	Description																				
[0,0003FFFFh]		The programmable range when MinFrameWSizeUnits is 00.																				
[0,000FFFFFFh]		The Programmable range when MinFrameWSizeUnits is 01.																				
[0,03FFFFFFh]		The Programmable range when MinFrameWSizeUnits is 10.																				
[0,FFFFFFFh]		The Programmable range when MinFrameWSizeUnits is 11.																				
0h	<b>[Default]</b>																					
	15	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																		
Format:	MBZ																					
	14:12	<b>RoundInterAC,</b>																				

<b>MFX_MPEG2_PIC_STATE</b>														
	rounding precision for non-Intra AC000: +1/16001: +2/16010: +3/16011: +4/16100: +5/16101: +6/16110: +7/16111: +8/16													
11	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ											
Format:	MBZ													
10:8	<b>RoundIntraAC</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">U3</td> </tr> </table> rounding precision for Intra AC000: +1/16001: +2/16010: +3/16011: +4/16100: +5/16101: +6/16110: +7/16111: +8/16	Format:	U3											
Format:	U3													
7	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ											
Format:	MBZ													
6:4	<b>RoundInterDC</b> rounding Precision for non-Intra-DC000: +1/16001: +2/16010: +3/16011: +4/16100: +5/16101: +6/16110: +7/16111: +8/16													
3	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ											
Format:	MBZ													
2:1	<b>RoundIntraDC</b> rounding Precision for Intra-DC00: +1/801: +2/810: +3/811: +4/8													
0	<b>Reserved</b>													
5	31:17 <b>Reserved</b> (for future Mask bits)													
	16 <b>FrameSizeControlMask</b> Frame size conformance mask This field is used when MacroblockStatEnable is set to 1. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>Do not change Slice Quantization Parameter values in MFC_MPEG2_SLICEGROUP_STATE with suggested slice QP value for frame level Rate control</td> </tr> <tr> <td>1h</td> <td></td> <td>Replace Slice Quantization Parameter values in MFC_MPEG2_SLICEGROUP_STATE with suggested slice QP value for frame level Rate control values in MFC_IMAGE_STATUS control register.</td> </tr> </tbody> </table>	Value	Name	Description	0h		Do not change Slice Quantization Parameter values in MFC_MPEG2_SLICEGROUP_STATE with suggested slice QP value for frame level Rate control	1h		Replace Slice Quantization Parameter values in MFC_MPEG2_SLICEGROUP_STATE with suggested slice QP value for frame level Rate control values in MFC_IMAGE_STATUS control register.				
	Value	Name	Description											
	0h		Do not change Slice Quantization Parameter values in MFC_MPEG2_SLICEGROUP_STATE with suggested slice QP value for frame level Rate control											
	1h		Replace Slice Quantization Parameter values in MFC_MPEG2_SLICEGROUP_STATE with suggested slice QP value for frame level Rate control values in MFC_IMAGE_STATUS control register.											
15:13 <b>Reserved</b>														
12 <b>InterMBForceCBPZeroControlMask</b> <table border="1" style="width: 100%; margin-top: 5px;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">U1</td> </tr> </table> Inter MB Force CBP ZERO mask. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>[0,FFFFFFFFh]</td> <td></td> <td></td> </tr> <tr> <td>0h</td> <td></td> <td>No effect</td> </tr> <tr> <td>1h</td> <td></td> <td>Zero out all A/C coefficients for the inter MB violating Inter Conformance</td> </tr> </tbody> </table>	Format:	U1	Value	Name	Description	[0,FFFFFFFFh]			0h		No effect	1h		Zero out all A/C coefficients for the inter MB violating Inter Conformance
Format:	U1													
Value	Name	Description												
[0,FFFFFFFFh]														
0h		No effect												
1h		Zero out all A/C coefficients for the inter MB violating Inter Conformance												
11:10 <b>MinFrameWSizeUnits</b> This field is the Minimum Frame Size Units														



<b>MFX_MPEG2_PIC_STATE</b>																	
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>compatibility mode</td> <td>Minimum Frame Size is in old mode (words, 2bytes)</td> </tr> <tr> <td>01b</td> <td>16 byte</td> <td>Minimum Frame Size is in 16bytes</td> </tr> <tr> <td>10b</td> <td>4Kb</td> <td>Minimum Frame Size is in 4Kbytes</td> </tr> <tr> <td>11b</td> <td>16Kb</td> <td>Minimum Frame Size is in 16Kbytes</td> </tr> </tbody> </table>	Value	Name	Description	00b	compatibility mode	Minimum Frame Size is in old mode (words, 2bytes)	01b	16 byte	Minimum Frame Size is in 16bytes	10b	4Kb	Minimum Frame Size is in 4Kbytes	11b	16Kb	Minimum Frame Size is in 16Kbytes
Value	Name	Description															
00b	compatibility mode	Minimum Frame Size is in old mode (words, 2bytes)															
01b	16 byte	Minimum Frame Size is in 16bytes															
10b	4Kb	Minimum Frame Size is in 4Kbytes															
11b	16Kb	Minimum Frame Size is in 16Kbytes															
9	<b>MBRateControlMask</b>	<p>MB Rate Control conformance mask This field is ignored when MacroblockStatEnable is disabled or MB level Rate control flag for the current MB is disable in Macroblock Status Buffer.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>Do not change QP values of inter macroblock with suggested QP values in Macroblock Status Buffer</td> </tr> <tr> <td>1h</td> <td></td> <td>Apply RC QP delta for all macroblock</td> </tr> </tbody> </table>	Value	Name	Description	0h		Do not change QP values of inter macroblock with suggested QP values in Macroblock Status Buffer	1h		Apply RC QP delta for all macroblock						
Value	Name	Description															
0h		Do not change QP values of inter macroblock with suggested QP values in Macroblock Status Buffer															
1h		Apply RC QP delta for all macroblock															
8	<b>Reserved</b>																
7	<b>Reserved</b>	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ													
Format:	MBZ																
6:4	<b>Reserved</b>																
3	<b>FrameBitRateMinReportMask</b>	<p>This is a mask bit controlling if the condition of frame level bit count is less than FrameBitRateMin.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Do not update bit0 of MFC_IMAGE_STATUS control register.</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>set bit0 and bit 1of MFC_IMAGE_STATUS control register if the total frame level bit counter is less than or equal to Frame Bit rate Minimum limit.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.	1h	Enable	set bit0 and bit 1of MFC_IMAGE_STATUS control register if the total frame level bit counter is less than or equal to Frame Bit rate Minimum limit.						
Value	Name	Description															
0h	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.															
1h	Enable	set bit0 and bit 1of MFC_IMAGE_STATUS control register if the total frame level bit counter is less than or equal to Frame Bit rate Minimum limit.															
2	<b>FrameBitRateMaxReportMask</b>	<p>This is a mask bit controlling if the condition of frame level bit count exceeds FrameBitRateMax.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Do not update bit0 of MFC_IMAGE_STATUS control register.</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>set bit0 and bit 1 of MFC_IMAGE_STATUS control register if the total frame level bit counter is greater than or equal to Frame Bit rate Maximum limit.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.	1h	Enable	set bit0 and bit 1 of MFC_IMAGE_STATUS control register if the total frame level bit counter is greater than or equal to Frame Bit rate Maximum limit.						
Value	Name	Description															
0h	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.															
1h	Enable	set bit0 and bit 1 of MFC_IMAGE_STATUS control register if the total frame level bit counter is greater than or equal to Frame Bit rate Maximum limit.															
1	<b>InterMBMaxSizeReportMask</b>	<p>This is a mask bit controlling if the condition of any inter MB in the frame exceeds InterMBMaxSize.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>Do not update bit0 of MFC_IMAGE_STATUS control register.</td> </tr> <tr> <td>1h</td> <td></td> <td>set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Inter MB Conformance Max size</td> </tr> </tbody> </table>	Value	Name	Description	0h		Do not update bit0 of MFC_IMAGE_STATUS control register.	1h		set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Inter MB Conformance Max size						
Value	Name	Description															
0h		Do not update bit0 of MFC_IMAGE_STATUS control register.															
1h		set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Inter MB Conformance Max size															

<b>MFX_MPEG2_PIC_STATE</b>											
		limit.									
	0	<p><b>IntraMBMaxSizeReportMask</b> This is a mask bit controlling if the condition of any intra MB in the frame exceeds IntraMBMaxSize.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>Do not update bit0 of MFC_IMAGE_STATUS control register.</td> </tr> <tr> <td>1h</td> <td></td> <td>set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Intra MB Conformance Max size limit.</td> </tr> </tbody> </table>	Value	Name	Description	0h		Do not update bit0 of MFC_IMAGE_STATUS control register.	1h		set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Intra MB Conformance Max size limit.
Value	Name	Description									
0h		Do not update bit0 of MFC_IMAGE_STATUS control register.									
1h		set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Intra MB Conformance Max size limit.									
6  [ExistsIf]Encode Only	31:28	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
	Format:	MBZ									
	27:16	<p><b>InterMBMaxSize</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>FFFh</td> </tr> </table> <p>This field, Inter MB Conformance Max size limit, indicates the allowed max bit count size for Inter MB</p>	Default Value:	FFFh							
	Default Value:	FFFh									
15:12	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										
11:0	<p><b>IntraMBMaxSize</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>FFFh</td> </tr> </table> <p>This field, Intra MB Conformance Max size limit, indicates the allowed max bit count size for Intra MB</p>	Default Value:	FFFh								
Default Value:	FFFh										
7	31:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
	Format:	MBZ									
0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										
8  [ExistsIf]Encode Only	31:24	<p><b>SliceDeltaQPMax[3]</b></p> <table border="1"> <tr> <td>Format:</td> <td>S7</td> </tr> </table> <p>This field is the Slice level delta QP for total bit-count above FrameBitRateMax - first 1/8 region This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame exceeds FrameBitRateMax but is within 1/8 of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the range of (FrameBitRateMax, (FrameBitRateMax+ FrameBitRateMaxDelta &gt; &gt; 3)).</p> <p>Range: [-30,30]</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> </tr> <tr> <td>1h</td> <td>Enable</td> </tr> </tbody> </table>	Format:	S7	Value	Name	0h	Disable	1h	Enable	
	Format:	S7									
	Value	Name									
0h	Disable										
1h	Enable										
23:16	<p><b>SliceDeltaQPMax[2]</b></p>										

<b>MFX_MPEG2_PIC_STATE</b>			
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S7</td> </tr> </table>	Format:	S7
	Format:	S7	
	<p>Range: [-30,30]</p> <p>This field is the Slice level delta QP for bit-count above FrameBitRateMax - above 1/8 and below 1/ 4 This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between 1/8 and ¼ of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the range of ((FrameBitRateMax+ FrameBitRateMaxDelta&gt; &gt;3), (FrameBitRateMax+ FrameBitRateMaxDelta&gt;&gt;2).</p>		
<p><b>15:8 SliceDeltaQPMax[1]</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S7</td> </tr> </table> <p>Range: [-30,30]</p> <p>This field is the Slice level delta QP for bit-count above FrameBitRateMax - above1/ 4 and below 1/2 This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between ¼ and ½ of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the range of ((FrameBitRateMax+ FrameBitRateMaxDelta&gt;&gt;2), (FrameBitRateMax+ FrameBitRateMaxDelta&gt;&gt;1).</p>	Format:	S7	
Format:	S7		
<p><b>7:0 SliceDeltaQPMax[0]</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S7</td> </tr> </table> <p>Range: [-30,30]</p> <p>This field is the Slice level delta QP for bit-count above FrameBitRateMax - above 1/ 2This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is above FrameBitRateMax by more than half the distance of FrameBitRateMaxDelta , i.e., in the range of ((FrameBitRateMax+ FrameBitRateMaxDelta&gt;&gt;1), infinite).</p>	Format:	S7	
Format:	S7		
9 [ExistsIf]Encode Only	<p><b>31:24 SliceDeltaQPMin[3]</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S7</td> </tr> </table> <p>Range: [-30,30]</p> <p>This field is the Slice level delta QP for total bit-count below FrameBitRateMin - first 1/8 regionThis field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is less than FrameBitRateMin and greater than or equal to 1/8 the distance of FrameBitRateMinDelta from FrameBitRateMin, i.e., in the range of [(FrameBitRateMin- FrameBitRateMinDelta&gt;&gt;3), FrameBitRateMin).</p>	Format:	S7
	Format:	S7	
<p><b>23:16 SliceDeltaQPMin[2]</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S7</td> </tr> </table> <p>Range: [-30,30]</p> <p>This field is the Slice level delta QP for bit-count below FrameBitRateMin - below 1/ 8</p>	Format:	S7	
Format:	S7		

<b>MFX_MPEG2_PIC_STATE</b>										
	<p>and above 1/ 4This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between one-eighth and quarter the distance of FrameBitRateMinDelta from FrameBitRateMin, i.e., in the range of [(FrameBitRateMin- FrameBitRateMinDelta&gt; &gt;2), (FrameBitRateMin- FrameBitRateMinDelta&gt; &gt;3)).</p>									
	<p><b>15:8 SliceDeltaQPMIn[1]</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S7</td> </tr> </table> <p>Range: [-30,30]</p> <p>This field is the Slice level delta QP for bit-count below FrameBitRateMin- below 1/4 and above 1/ 2This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between quarter and half the distance of FrameBitRateMinDelta from FrameBitRateMin, i.e., in the range of [(FrameBitRateMin- FrameBitRateMinDelta&gt; &gt;1), (FrameBitRateMin- FrameBitRateMinDelta&gt; &gt;2)).</p>	Format:	S7							
Format:	S7									
	<p><b>7:0 SliceDeltaQPMIn[0]</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">S7</td> </tr> </table> <p>Range: [-30,30]</p> <p>This field is the Slice Level Delta QP for bit-count below FrameBitRateMin - below 1/ 2This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is below FrameBitRateMin by more than half the distance of FrameBitRateMinDelta , i.e., in the range of [0, (FrameBitRateMin- FrameBitRateMinDelta&gt; &gt;1).</p>	Format:	S7							
Format:	S7									
10  [ExistsIf]Encode Only	<p><b>31 FrameBitrateMaxUnit</b> This field is the Frame Bitrate Maximum Limit Units.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Byte</td> <td>FrameBitRateMax is in units of 32 Bytes when FrameBitrateMaxUnitMode is 1 and in units of 128 Bytes if FrameBitrateMaxUnitMode is 0</td> </tr> <tr> <td>1h</td> <td>Kilobyte</td> <td>FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0</td> </tr> </tbody> </table>	Value	Name	Description	0h	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMaxUnitMode is 1 and in units of 128 Bytes if FrameBitrateMaxUnitMode is 0	1h	Kilobyte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0
Value	Name	Description								
0h	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMaxUnitMode is 1 and in units of 128 Bytes if FrameBitrateMaxUnitMode is 0								
1h	Kilobyte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0								
	<p><b>30 FrameBitrateMaxUnitMode</b> BitFiel This field is the Frame Bitrate Maximum Limit Units.dDesc</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Compatibility mode</td> <td>FrameBitRateMaxUnit is in old mode (128b/16Kb)</td> </tr> <tr> <td>1h</td> <td>New mode</td> <td>FrameBitRateMaxUnit is in new mode (32byte/4Kb)</td> </tr> </tbody> </table>	Value	Name	Description	0h	Compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)	1h	New mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)
Value	Name	Description								
0h	Compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)								
1h	New mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)								
	<p><b>29:16 FrameBitRateMax</b> This field is the Frame Bitrate Maximum Limit. This field along with FrameBitrateMaxUnit determines maximum allowed bits in a frame before multi-pass gets triggered (when</p>									

<b>MFX_MPEG2_PIC_STATE</b>											
		<p>enabled). In other words, multi-pass is triggered when the actual frame byte count exceeds this value. When FrameBitrateMaxUnitMode is 0(compatibility mode) bits 16:27 should be used, bits 28 and 29 should be 0.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0-512KB</td> <td></td> <td>The programmable range 0-512KB when FrameBitrateMaxUnit is 0.</td> </tr> <tr> <td>0-8190KB</td> <td></td> <td>The programmable range 0-8190KB when FrameBitrateMaxUnit is 1.</td> </tr> </tbody> </table>	Value	Name	Description	0-512KB		The programmable range 0-512KB when FrameBitrateMaxUnit is 0.	0-8190KB		The programmable range 0-8190KB when FrameBitrateMaxUnit is 1.
Value	Name	Description									
0-512KB		The programmable range 0-512KB when FrameBitrateMaxUnit is 0.									
0-8190KB		The programmable range 0-8190KB when FrameBitrateMaxUnit is 1.									
	15	<p><b>FrameBitrateMinUnit</b> This field is the Frame Bitrate Minimum Limit Units.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Byte</td> <td>FrameBitRateMax is in units of 32 Bytes when FrameBitrateMinUnitMode is 1 and in units of 128 Bytes if FrameBitrateMinUnitMode is 0</td> </tr> <tr> <td>1h</td> <td>KiloByte</td> <td>FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0</td> </tr> </tbody> </table>	Value	Name	Description	0h	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMinUnitMode is 1 and in units of 128 Bytes if FrameBitrateMinUnitMode is 0	1h	KiloByte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0
Value	Name	Description									
0h	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMinUnitMode is 1 and in units of 128 Bytes if FrameBitrateMinUnitMode is 0									
1h	KiloByte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0									
	14	<p><b>FrameBitrateMinUnitMode</b> This field is the Frame Bitrate Minimum Limit Units.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>compatibility mode</td> <td>FrameBitRateMaxUnit is in old mode (128b/16Kb)</td> </tr> <tr> <td>1h</td> <td>New Mode</td> <td>FrameBitRateMaxUnit is in new mode (32byte/4Kb)</td> </tr> </tbody> </table>	Value	Name	Description	0h	compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)	1h	New Mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)
Value	Name	Description									
0h	compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)									
1h	New Mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)									
	13:0	<p><b>FrameBitRateMin</b> This field is the Frame Bitrate Minimum Limit ( )This field along with FrameBitrateMinUnit determines minimum allowed bits in a Frame before Multi-Pass gets triggered (when enabled). In other words, multi-pass is triggered when the actual frame byte count is less than this value. When FrameBitrateMinUnitMode is 0 (compatibility mode) bits 0:11 should be used, bits 12 and 13 should be 0. Range: The programmable range 0-512KB When FrameBitrateMinUnit is in 0. Programmable range is 0-8190 KB when FrameBitrateMinUnit is in 1</p>									
11	31	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ										
[ExistsIf]Encode Only	30:16	<p><b>FrameBitRateMaxDelta</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>None</td> </tr> <tr> <td>Format:</td> <td>U15</td> </tr> </table> <p>This field is used to select the slice delta QP when FrameBitRateMax Is exceeded. It shares the same FrameBitrateMaxUnit. The programmable range is either 0- 512KB or 4MBB in FrameBitrateMaxUnit of 128 Bytes or 16KB respectively.</p> <p>This field is used to select the slice delta QP when FrameBitRateMax Is exceeded. It</p>	Default Value:	0h	Access:	None	Format:	U15			
Default Value:	0h										
Access:	None										
Format:	U15										

<b>MFX_MPEG2_PIC_STATE</b>											
		shares the same FrameBitrateMaxUnit. When FrameBitrateMaxUnitMode is 0(compatibility mode) bits 16:27 should be used, bits 28, 29 and 30 should be 0.									
	15	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ										
	14:0	<b>FrameBitRateMinDelta</b> This field is used to select the slice delta QP when FrameBitRateMin Is exceeded. It shares the same FrameBitrateMinUnit. When FrameBitrateMinUnitMode is 0(compatibility mode) bits 0:11 should be used, bits 12, 13 and 14 should be 0.Note: HW requires the following condition $\text{FrameBitRateMinDelta} \leq 2 * \text{FrameBitRateMinMust}$ be true, otherwise it may cause unpredicted behavior. <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0-1024KB</td> <td></td> <td>The programmable range 0-1024KB When FrameBitrateMinUnit is in 32Bytes.</td> </tr> <tr> <td>0-16380KB</td> <td></td> <td>Programmable range is 0-16380KB when FrameBitrateMinUnit is in 4Kbytes.</td> </tr> </tbody> </table>	Value	Name	Description	0-1024KB		The programmable range 0-1024KB When FrameBitrateMinUnit is in 32Bytes.	0-16380KB		Programmable range is 0-16380KB when FrameBitrateMinUnit is in 4Kbytes.
Value	Name	Description									
0-1024KB		The programmable range 0-1024KB When FrameBitrateMinUnit is in 32Bytes.									
0-16380KB		Programmable range is 0-16380KB when FrameBitrateMinUnit is in 4Kbytes.									
12	31:21	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ							
	Format:	MBZ									
	20	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ							
	Format:	MBZ									
	19	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ										
18:16	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										
15:0	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										

## MFX\_PAK\_INSERT\_OBJECT

Source: VideoCS  
 Length Bias: 2

### Description

The MFX\_PAK\_INSERT\_OBJECT command is the first primitive command for the AVC and MPEG2 Encoding Pipeline.

This command is issued to setup the control and parameters of inserting a chunk of compressed/encoded bits into the current bitstream output buffer starting at the specified bit location to perform the actual insertion by transferring the command inline data to the output buffer max, 32 bits at a time.

It is a variable length command as the data to be inserted are presented as inline data of this command. It is a multiple of 32-bit (1 DW), as the data bus to the bitstream buffer is 32-bit wide.

Multiple insertion commands can be issued back to back in a series. It is host software's responsibility to make sure their corresponding data will properly stitch together to form a valid H.264 bitstream.

Internally, MFX hardware will keep track of the very last two bytes' (the very last byte can be a partial byte) values of the previous insertion. It is required that the next Insertion Object Command or the next PAK Object Command to perform the start code emulation sequence check and prevention 0x03 byte insertion with this end condition of the previous insertion. Hardware will keep track of an output bitstream buffer current byte position and the associated next bit insertion position index. Data to be inserted can be a valid H.264 NAL units or a partial NAL unit. Certain NAL unit has a minimum byte size requirement. As such the hardware will optionally (enabled by STATE Command) determines the number of CABAC\_ZERO\_WORD to be inserted to the end of the current NAL, based on the minimum byte size of a NAL and the actual bin count of the encoded Slice. Since prior to the CABAC\_ZERO\_WORD insertion, the RBSP or EBSP is already byte-aligned, so each CABAC\_ZERO\_WORD insertion is actually a 3-byte sequence 0x00 00 03. The inline data may have already been processed for start code emulation byte insertion, except the possibility of the last 2 bytes plus the very last partial byte (if any). Hence, when hardware performing the concatenation of multiple consecutive insertion commands, or concatenation of an insertion command and a PAK object command, it must check and perform the necessary start code emulation byte insert at the junction. The inline data is required to be byte aligned on the left (first transmitted bit order) and may or may not be byte aligned on the right (last transmitted bits).

The command will specify the bit offset of the last valid DW. Each insertion state command defines a chunk of bits (compressed data) to be inserted at a specific location of the output compressed bitstream in the output buffer. Depend on CABAC or CAVLC encoding mode (from Slice State), PAK Object Command is always ended in byte aligned output bitstream except for CABAC header insertion which is bit aligned. In the aligned cases, PAK will perform 0 filling in CAVLC mode, and 1 filling in CABAC mode.

Insertion data can include: any encoded syntax elements bit data before the encoded Slice Data (PAK Object Command) of the current Slice SPS NAL PPS NAL SEI NAL Other Non-Slice NAL Leading\_Zero\_8\_bits (as many bytes as there is) Start Code Prefix NAL Header Byte Slice

## MFX\_PAK\_INSERT\_OBJECT

HeaderAny encoded syntax elements bit data after the encoded Slice Data (PAK Object Command) of the current Slice and prior to the next encoded Slice Data of the next Slice or prior to the end of the bistream, whichever comes firstCabac\_Zero\_Word or Trailing\_Zero\_8bits (as many bytes as there is).  
Anything listed above before a Slice DataContext switch interrupt is not supported by this command.

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFX_PAK_INSERT_OBJECT
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	0h MFX_COMMON
		Format:	OpCode
	23:21	<b>SubOpcode A</b>	
Default Value:		2h	
Format:		OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	8h	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Default Value:	0h Excludes DWord (0,1) = Variable Length in DW	
	Format:	=n Total Length - 2	
1	31:18	<b>Reserved</b>	
		Format:	MBZ
	17:16	<b>DataByteOffset - SrcDataStartingByteOffset[1:0]</b> Source Data Starting Byte Position within the very first inline DW.	
15	<b>HeaderLengthExcludeFrmSize</b> In case this flag is on, bits are NOT accumulated during current access unit coding neither for Cabac Zero Word insertion bits counting or for output in MMIO register MFC_BITSTREAM_BYTECOUNT_FRAME_NO_HEADER. When using HeaderLenghtExcludeFrmSize for header insertion, the software needs to make sure that data comes already with inserted start code emulation bytes. SW shouldn't set EmulationFlag bit ( Bit 3 of DWORD1 of MFX_PAK_INSERT_OBJECT).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>



<b>MFX_PAK_INSERT_OBJECT</b>												
	1	NO_ACCUMULATION	Bits during current call are not accumulated									
	0	ACCUMULATE	All bits accumulated									
14	<p><b>Slice Header Indicator</b> This bit indicates if the insert object is a slice header.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>SLICE_HEADER</td> <td>Insertion Object is a Slice Header. The command is stored internally by HW and is used for inserting slice headers.</td> </tr> <tr> <td>0</td> <td>LEGACY</td> <td>Legacy Insertion Object command. The PAK Insertion Object command is not stored in HW.</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>The payload for PAK_INS_OBJ should contain only start code for Slice header followed by NAL_type and slice header (slice_header() in AVC spec). The payload for PAK_INS_OBJ shouldn't contain CABAC Byte alignment bits. HW adds these alignment bits which are part of slice_data. Example PAK_INS_OBJ payload: 00 00 01 &lt;NAL_type&gt; &lt;slice_header_Byte0&gt; .....&lt;slice_header_Byte LAST&gt; Any zero_bytes that are added before slice header can be inserted by any preceding general PAK_INS_OBJ.</p>			Value	Name	Description	1	SLICE_HEADER	Insertion Object is a Slice Header. The command is stored internally by HW and is used for inserting slice headers.	0	LEGACY	Legacy Insertion Object command. The PAK Insertion Object command is not stored in HW.
Value	Name	Description										
1	SLICE_HEADER	Insertion Object is a Slice Header. The command is stored internally by HW and is used for inserting slice headers.										
0	LEGACY	Legacy Insertion Object command. The PAK Insertion Object command is not stored in HW.										
13:8	<p><b>DataBitsInLastDW - SrCDataEndingBitInclusion[5:0]</b> Source Data to be included in the very last inline DW. Follows the MSBit is the upper bit of each byte within the DW. The lower byte is actually processed first. For example, SrCDataEndingBitInclusion = 9, bit 7:0 and bit 15 are included as valid header data.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[1,32]</td> <td></td> </tr> </tbody> </table>			Value	Name	[1,32]						
Value	Name											
[1,32]												
7:4	<p><b>SkipEmulByteCnt - Skip Emulation Byte Count</b> Skip emulation check for number of starting bytes. It can be programmed from 0 to 15 bytes. For example, to skip the start code that has already prefixed in the bitstream.</p>											
3	<p><b>EmulationFlag - EmulationByteBitsInsertEnable</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>NONE</td> <td>No emulation</td> </tr> <tr> <td>1</td> <td>EMULATE</td> <td>Instruct the hardware to perform Start Code Prefix (0x 00 00 01/02/03/00) Search and Prevention Byte (0x 03) insertion on the insertion data of this command. It is required that hardware will handle a start code prefix crossing the boundary between insertion commands, or an insertion command followed by a PAK Object command.</td> </tr> </tbody> </table>			Value	Name	Description	0	NONE	No emulation	1	EMULATE	Instruct the hardware to perform Start Code Prefix (0x 00 00 01/02/03/00) Search and Prevention Byte (0x 03) insertion on the insertion data of this command. It is required that hardware will handle a start code prefix crossing the boundary between insertion commands, or an insertion command followed by a PAK Object command.
Value	Name	Description										
0	NONE	No emulation										
1	EMULATE	Instruct the hardware to perform Start Code Prefix (0x 00 00 01/02/03/00) Search and Prevention Byte (0x 03) insertion on the insertion data of this command. It is required that hardware will handle a start code prefix crossing the boundary between insertion commands, or an insertion command followed by a PAK Object command.										
2	<p><b>LastHeaderFlag - LastSrcHeaderDataInsertCommandFlag</b> To process a series of consecutive insertion commands, this flag (=1) indicates the current command is the last 'header' insertion in the series. In CABAC, hardware must perform the "1" insert for byte align for Slice Header before Slice Data comes in in the next PAK-OBJECT command. In CAVLC, hardware ignores this bit</p>											
1	<p><b>EndOfSliceFlag - LastDstDataInsertCommandFlag</b> No more insertion command and no more PAK-OBJECT command follows. Flush data out to</p>											

<b>MFX_PAK_INSERT_OBJECT</b>											
		memory									
	0	<p><b>BitstreamStartReset - ResetBitStreamStartingPos</b>                      OPEN: This bit is redundant, the control is already in the Slice State command</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>RESET</td> <td>Reset the bitstream buffer insertion position to the bitstream buffer starting position.</td> </tr> <tr> <td>0</td> <td>INSERT</td> <td>Insert the current command inline data starting at the current bitstream buffer insertion position</td> </tr> </tbody> </table>	Value	Name	Description	1	RESET	Reset the bitstream buffer insertion position to the bitstream buffer starting position.	0	INSERT	Insert the current command inline data starting at the current bitstream buffer insertion position
Value	Name	Description									
1	RESET	Reset the bitstream buffer insertion position to the bitstream buffer starting position.									
0	INSERT	Insert the current command inline data starting at the current bitstream buffer insertion position									
2..n	31:0	<p><b>Insert Data Payload</b>                      Actual Data to be inserted to the output bitstream buffer.</p>									

<b>MFX_PIPE_BUF_ADDR_STATE</b>			
Source:	VideoCS		
Length Bias:	2		
<p>This state command provides the memory base addresses for all row stores, StreamOut buffer and reconstructed picture output buffers required by the MFD or MFC Engine (that are in addition to the row stores of the Bit Stream Decoding/Encoding Unit (BSD/BSE) and the reference picture buffers). This is a picture level state command and is common among all codec standards and for both encoder and decoder operating modes. However, some fields may only applicable to a specific codec standard. All Pixel Surfaces (original, reference frame and reconstructed frame) in the Encoder are programmed with the same surface state (NV12 and TileY format), except each has its own frame buffer base address. In the tile format, there is no need to provide buffer offset for each slice; since from each MB address, the hardware can calculated the corresponding memory location within the frame buffer directly.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFX_PIPE_BUF_ADDR_STATE
		Format:	OpCode
	26:24	<b>Common Opcode</b>	
		Default Value:	0h MFX_PIPE_BUF_ADDR_STATE
		Format:	OpCode
	23:21	<b>SubOpcode A</b>	
Default Value:		0h MFX_PIPE_BUF_ADDR_STATE	
Format:		OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	2h MFX_PIPE_BUF_ADDR_STATE	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>	Format:	=n
		Total Length	
	Fixed Length		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	16h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)
	1	31:6	<b>Pre Deblocking - Destination Address</b>
Format:			GraphicsAddress[31:6]
Specifies the 4K byte aligned frame buffer address for outputting the non-filtered reconstructed			

<b>MFX_PIPE_BUF_ADDR_STATE</b>															
	<p>YUV picture (i.e. output of final adder in each codec standard, and prior to the deblocking filter unit). This field is ignored if PreDeblockOutEnable is set to 0 (disable).</p>														
5:4	<p><b>Pre Deblocking - Arbitration Priority Control</b> This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority				
Value	Name														
00b	Highest priority														
01b	Second highest priority														
10b	Third highest priority														
11b	Lowest priority														
3:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ												
Format:	MBZ														
2	<p>31:6 <b>Post Deblocking - Destination Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Specifies the 4K byte aligned frame buffer address for outputting the post-loop filtered reconstructed YUV picture (i.e. output of the deblocking filter unit)This field is ignored if PostDeblockOutEnable is set to 0 (disable).</p>	Format:	GraphicsAddress[31:6]												
Format:	GraphicsAddress[31:6]														
5:4	<p><b>Post Deblocking - Arbitration Priority Control</b> This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority				
Value	Name														
00b	Highest priority														
01b	Second highest priority														
10b	Third highest priority														
11b	Lowest priority														
3	<p><b>Reserved</b></p>														
2	<p><b>Post Deblocking - Graphics Data Type (GFDT)</b> This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.</p>														
1:0	<p><b>Post Deblocking - Cacheability Control</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2 Enumerated type</td> </tr> </table> <p>This field controls cacheability.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>GTT entry</td> <td>Use cacheability control bits from GTT entry</td> </tr> <tr> <td>01b</td> <td>Not cached</td> <td>Data is not cached</td> </tr> <tr> <td>11b</td> <td>Cached</td> <td>Data is cached</td> </tr> </tbody> </table>	Format:	U2 Enumerated type	Value	Name	Description	00b	GTT entry	Use cacheability control bits from GTT entry	01b	Not cached	Data is not cached	11b	Cached	Data is cached
Format:	U2 Enumerated type														
Value	Name	Description													
00b	GTT entry	Use cacheability control bits from GTT entry													
01b	Not cached	Data is not cached													
11b	Cached	Data is cached													
3	<p>31:6 <b>Original Uncompressed Picture - Source Address (CurSrcAddr)</b></p> <table border="1"> <tr> <td>Exists If:</td> <td>//Encoding</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table>	Exists If:	//Encoding	Format:	GraphicsAddress[31:6]										
Exists If:	//Encoding														
Format:	GraphicsAddress[31:6]														

<b>MFX_PIPE_BUF_ADDR_STATE</b>														
		Specifies the 64 byte aligned frame buffer address for fetching YUV pixel data from the original uncompressed input picture for encoding.												
	5:4	<p><b>Original Uncompressed Picture - Arbitration Priority Control</b> This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority		
Value	Name													
00b	Highest priority													
01b	Second highest priority													
10b	Third highest priority													
11b	Lowest priority													
	3	<b>Reserved</b>												
	2	<p><b>Original Uncompressed Picture - Graphics Data Type (GFDT)</b> This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.</p>												
	1:0	<p><b>Original Uncompressed Picture - Cacheability Control</b> This field controls cacheability.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>GTT entry</td> <td>use cacheability control bits from GTT entry</td> </tr> <tr> <td>01b</td> <td>Not cached</td> <td>data is not cached</td> </tr> <tr> <td>11b</td> <td>Cached</td> <td>Data is cached</td> </tr> </tbody> </table>	Value	Name	Description	00b	GTT entry	use cacheability control bits from GTT entry	01b	Not cached	data is not cached	11b	Cached	Data is cached
Value	Name	Description												
00b	GTT entry	use cacheability control bits from GTT entry												
01b	Not cached	data is not cached												
11b	Cached	Data is cached												
4	31:6	<p><b>StreamOut Data Destination - Base Address (StreamOutAddr)</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Specifies the 64 byte aligned address for outputting the per-MB indirect data to memory when StreamOutEnable is set in the MFX_PIPE_MODE_SELECT command. For decoder: this field is used for transcoding purpose. For encoder: this field is used for dynamic repeat of frame in PAK for Rate Control. Also used for feeding coding information back to the Host, Video Preprocessing Unit and ENC Unit. All data are written in fixed formats, and therefore all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data.</p>	Format:	GraphicsAddress[31:6]										
Format:	GraphicsAddress[31:6]													
	5:4	<p><b>StreamOut Data Destination - Arbitration Priority Control</b> This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority		
Value	Name													
00b	Highest priority													
01b	Second highest priority													
10b	Third highest priority													
11b	Lowest priority													
	3	<b>Reserved</b>												
	2	<p><b>StreamOut Data Destination - Graphics Data Type (GFDT)</b> This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the</p>												

<b>MFX_PIPE_BUF_ADDR_STATE</b>														
		GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.												
	1:0	<p><b>StreamOut Data Destination - Cacheability Control</b> This field controls cacheability.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>GTT entry</td> <td>use cacheability control bits from GTT entry</td> </tr> <tr> <td>01b</td> <td>Not cached</td> <td>data is not cached</td> </tr> <tr> <td>11b</td> <td>Cached</td> <td>Data is cached</td> </tr> </tbody> </table>	Value	Name	Description	00b	GTT entry	use cacheability control bits from GTT entry	01b	Not cached	data is not cached	11b	Cached	Data is cached
Value	Name	Description												
00b	GTT entry	use cacheability control bits from GTT entry												
01b	Not cached	data is not cached												
11b	Cached	Data is cached												
5	31:6	<p><b>Intra Row Store Scratch Buffer - Base Address (IntraOSRowStoreAddr)</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>This field provides the base address of the scratch buffer (read/write) used by the AVC IntraPrediction unit to store MB information of the previous row for processing of each macroblock in the current row. The Intra Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the current macroblock to address the Intra Row Store. This field is ignored in MPEG2 and VC1 mode. Max 256 cachelines for 4K pixels (1 cacheline for either MBAFF or non-MBAFF)</p>	Format:	GraphicsAddress[31:6]										
Format:	GraphicsAddress[31:6]													
	5:4	<p><b>Intra/Overlap Smoothing Row Store Scratch Buffer - Arbitration Priority Control</b> This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority		
Value	Name													
00b	Highest priority													
01b	Second highest priority													
10b	Third highest priority													
11b	Lowest priority													
	3	<b>Reserved</b>												
	2	<p><b>Intra/Overlap Smoothing Row Store Scratch Buffer - Graphics Data Type (GFDT)</b> This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.</p>												
	1:0	<p><b>Intra/Overlap Smoothing Row Store Scratch Buffer - Cacheability Control</b> This field controls cacheability.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>GTT entry</td> <td>use cacheability control bits from GTT entry</td> </tr> <tr> <td>01b</td> <td>Not cached</td> <td>data is not cached</td> </tr> <tr> <td>11b</td> <td>Cached</td> <td>Data is cached</td> </tr> </tbody> </table>	Value	Name	Description	00b	GTT entry	use cacheability control bits from GTT entry	01b	Not cached	data is not cached	11b	Cached	Data is cached
Value	Name	Description												
00b	GTT entry	use cacheability control bits from GTT entry												
01b	Not cached	data is not cached												
11b	Cached	Data is cached												
6	31:6	<p><b>Deblocking Filter Row Store Scratch Buffer - Base Address (DeblockRowStoreAddr)</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Deblocking Filter Row Store is needed for AVC and VC1 In-Loop Deblocking Filter VC1 Overlap-smoothing Filter This field provides the base address of the scratch buffer (read and write) used by the deblocking filter unit to store MB information of the previous row for filtering of each macroblock in the</p>	Format:	GraphicsAddress[31:6]										
Format:	GraphicsAddress[31:6]													

<b>MFX_PIPE_BUF_ADDR_STATE</b>													
	current row. The Deblocking Filter Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the current macroblock to address the Deblocking Filter Row Store. Max 6 cachelines for VC1 and MPEG2, and max 4 for AVC (for MBAFF, 2 for non-MBAFF).												
5:4	<p><b>Deblocking Filter Row Store Scratch Buffer - Arbitration Priority Control</b> This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Highest priority</td> </tr> <tr> <td>1h</td> <td>Second highest priority</td> </tr> <tr> <td>2h</td> <td>Third highest priority</td> </tr> <tr> <td>3h</td> <td>Lowest priority</td> </tr> </tbody> </table>	Value	Name	0h	Highest priority	1h	Second highest priority	2h	Third highest priority	3h	Lowest priority		
Value	Name												
0h	Highest priority												
1h	Second highest priority												
2h	Third highest priority												
3h	Lowest priority												
3	<b>Reserved</b>												
2	<p><b>Deblocking Filter Row Store Scratch Buffer - Graphics Data Type (GFDT)</b> This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.</p>												
1:0	<p><b>Deblocking Filter Row Store Scratch Buffer - Cacheability Control</b> This field controls cacheability.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>GTT entry</td> <td>use cacheability control bits from GTT entry</td> </tr> <tr> <td>01b</td> <td>Not cached</td> <td>data is not cached</td> </tr> <tr> <td>11b</td> <td>Cached</td> <td>Data is cached</td> </tr> </tbody> </table>	Value	Name	Description	00b	GTT entry	use cacheability control bits from GTT entry	01b	Not cached	data is not cached	11b	Cached	Data is cached
Value	Name	Description											
00b	GTT entry	use cacheability control bits from GTT entry											
01b	Not cached	data is not cached											
11b	Cached	Data is cached											
7..22	<p>31:6 <b>Reference Picture (RefAddr[0-15]) - Addresses</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Specifies the 64 byte aligned reference frame buffer addresses for the motion compensation operation in AVC/VC1/MPEG2. AVC can specify up to 16 YUV frame-based surfaces for both forward and backward references, i.e. L0+L1 total = 16 max. Any entry can be assigned to L0 or L1 or both lists. But VC1 and MPEG2, worst case, can use up to 2 YUV frame-based surfaces for both forward and backward references:P-MB: RefAddr[0] - temporal closest previous field of a reference frame (can be the current frame)RefAddr[1] - next temporal closest previous field of a reference frame (must be different from the current frame)It is a variant (without the LongTermRefPic specification) of the RefFrameList[16] defined in AVC DXVA Spec. RefAddr[0-15] is indexed by frame_storeID &gt;&gt;1. It is not a packed list, i.e. invalid entries can scatter among the list. All invalid addresses must be set to a valid address RefAddr[0] by the driver. The same applies to VC1 and MPEG2.</p> <table border="1"> <thead> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">AVC: Always specifies all 16 addresses even some of them are not needed as indicated by the max num of active reference pictures. This is done for preventing data corruption (error, fault condition, etc.) by having all the references being set to a legal location.</td> </tr> </tbody> </table>	Format:	GraphicsAddress[31:6]	Programming Notes		AVC: Always specifies all 16 addresses even some of them are not needed as indicated by the max num of active reference pictures. This is done for preventing data corruption (error, fault condition, etc.) by having all the references being set to a legal location.							
Format:	GraphicsAddress[31:6]												
Programming Notes													
AVC: Always specifies all 16 addresses even some of them are not needed as indicated by the max num of active reference pictures. This is done for preventing data corruption (error, fault condition, etc.) by having all the references being set to a legal location.													
5:4	<p><b>Reference Picture (RefAddr[0-15]) - Arbitration Priority Control</b> This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p>												

<b>MFX_PIPE_BUF_ADDR_STATE</b>													
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority		
Value	Name												
00b	Highest priority												
01b	Second highest priority												
10b	Third highest priority												
11b	Lowest priority												
	3 <b>Reserved</b>												
	2 <b>Reference Picture (RefAddr[0-15]) - Graphics Data Type (GFDT)</b> This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads. H/W only reads this bit from the very first RefAddr[0][bit 3:0], all other RefAddr[i][bit 3:0] are ignored by H/W and are assumed to have the same values as that of RefAddr[0].												
	1:0 <b>Reference Picture (RefAddr[0-15]) - Cacheability Control</b> This field controls cacheability. H/W only reads this bit from the very first RefAddr[0][bit 3:0], all other RefAddr[i][bit 3:0] are ignored by H/W and are assumed to have the same values as that of RefAddr[0]. <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>GTT entry</td> <td>use cacheability control bits from GTT entry</td> </tr> <tr> <td>01b</td> <td>Not cached</td> <td>data is not cached</td> </tr> <tr> <td>11b</td> <td>Cached</td> <td>Data is cached</td> </tr> </tbody> </table>	Value	Name	Description	00b	GTT entry	use cacheability control bits from GTT entry	01b	Not cached	data is not cached	11b	Cached	Data is cached
Value	Name	Description											
00b	GTT entry	use cacheability control bits from GTT entry											
01b	Not cached	data is not cached											
11b	Cached	Data is cached											
23	31:6 <b>Macroblock Status Buffer Base Address (MacroblockStatAddr)</b> Format: <table border="1"><tr><td style="width: 100px;"></td><td>GraphicsAddress[31:6]</td></tr></table> Specifies the 64 byte aligned address for reading the per-MB indirect data from memory when MacroblockStatEnable is set in the MFX_AVC_IMG_STATE Command. For decoder: this field is ignored by hardware. For encoder: this field is used for dynamic repeat of frame in PAK for Rate Control. Also used for feeding coding information back to the Host, Video Preprocessing Unit and ENC Unit. All data are written in fixed formats, and therefore all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data.		GraphicsAddress[31:6]										
	GraphicsAddress[31:6]												
	5:4 <b>Arbitration Priority Control</b> This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority		
Value	Name												
00b	Highest priority												
01b	Second highest priority												
10b	Third highest priority												
11b	Lowest priority												
	3 <b>Reserved</b>												
	2 <b>Graphics Data Type (GFDT)</b> This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.												



<b>MFX_PIPE_BUF_ADDR_STATE</b>														
	1:0	<b>Cacheability Control</b> This field controls cacheability.												
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>GTT</td> <td>use cacheability control bits from GTT entry</td> </tr> <tr> <td style="text-align: center;">01b</td> <td>Not cached</td> <td>data is not cached</td> </tr> <tr> <td style="text-align: center;">11b</td> <td>Cached</td> <td>Data is cached</td> </tr> </tbody> </table>	Value	Name	Description	00b	GTT	use cacheability control bits from GTT entry	01b	Not cached	data is not cached	11b	Cached	Data is cached
		Value	Name	Description										
		00b	GTT	use cacheability control bits from GTT entry										
01b	Not cached	data is not cached												
11b	Cached	Data is cached												
24	31:0	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>												

<b>MFX_PIPE_MODE_SELECT</b>			
Source:	VideoCS		
Length Bias:	2		
<p>Specifies which codec and hardware module is being used to encode/decode the video data, on a per-frame basis.</p> <p>The MFX_PIPE_MODE_SELECT command specifies which codec and hardware module is being used to encode/decode the video data, on a per-frame basis. It also configures the hardware pipeline according to the active encoder/decoder operating mode for encoding/decoding the current picture. Commands issued specifically for AVC and MPEG2 are ignored when VC1 is the active codec.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFX_COMMON
		Format:	OpCode
	26:24	<b>Opcode</b>	
		Default Value:	0h MFX_COMMON_STATE
Format:		OpCode	
23:21	<b>SubOpA</b>		
	Default Value:	0h	
	Format:	OpCode	
20:16	<b>SubOpB</b>		
	Default Value:	0h MFX_PIPE_MODE_SELECT	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>	Format:	=n Total Length - 2
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	3h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)
1	31	<b>Reserved</b>	
	30	<b>Reserved</b>	
	29	<b>Reserved</b>	
	28:27	<b>Reserved</b>	
	26:25	<b>Reserved</b>	
		Format:	MBZ
24	<b>Reserved</b>		

<b>MFX_PIPE_MODE_SELECT</b>		
23:19	<b>Reserved</b>	
	Format:	MBZ
17	<b>Decoder Short Format Mode</b> For IT mode, this bit must be 0.	
	<b>Value</b>	<b>Name</b>
	1	Long Format Driver Interface
	0	Short Format Driver Interface <b>[Default]</b>
		<b>Description</b>
		AVC/VC1/MVC Long Format Mode is in use.
		AVC/VC1/MVC Short Format Mode is in use
16:15	<b>Decoder Mode select</b>	
	Each coding standard supports two entry points: VLD entry point and IT (IDCT) entry point. This field selects which one is in use. This field is only valid if Codec Select is 0 (decoder).	
	<b>Value</b>	<b>Name</b>
	0h	VLD Mode
	1h	IT Mode
		<b>Description</b>
		All codec minimum must support this mode Configure the MFD Engine for VLD Mode Note: All codec minimum must support this mode
		Configure the MFD Engine for IT Mode Note: Only VC1 and MPEG2 support this mode
14:13	<b>Reserved</b>	
	Format:	MBZ
12	<b>Reserved</b>	
	Format:	MBZ
11	<b>Pic Error/Status Report Enable.</b>	
	This field control whether the error/status reporting is enable or not.0: Disable1: EnableIn decoder modes: Error reporting is written out once per frame. The Error Report frame ID listed in DW3 along with the VLD/IT error status bits are packed into one cache and written to the "Decoded Picture Error/Status Buffer address" listed in the MFX_PIPE_BUF_ADDR_STATE Command. Note: driver shall program different error buffer addresses between pictrue; otherwise, hardware might overwrite previous written data if driver does not read it fast enough. In encoder modes: Not used	
	<b>Value</b>	<b>Name</b>
	0h	Disable
	1h	Enable
10	<b>Stream-Out Enable</b>	
	This field controls whether the macroblock parameter stream-out is enabled during VLD decoding for transcoding purpose.	
	<b>Value</b>	<b>Name</b>
	0h	Disable
	1h	Enable
	<b>Programming Notes</b>	
	In decoder modes: The Stream-Out feature is added to support transcoding. While decoding	

## MFX\_PIPE\_MODE\_SELECT

		<p>the input compressed stream, selected decoded information may be used by the encoder for re-compression. In encoder modes: This feature used to perform dynamic Multipass of PAK for conformance pupose. Also it provides feedback to host (ENC) for future needs. Software can use this bit to disable writing PAK steam data to the streamout buffer for last pass of frame in PAK. Thus, save memory bandwidth.</p>																						
	9	<p><b>Post Deblocking Output Enable (PostDeblockOutEnable)</b>                  This field controls the output write for the reconstructed pixels AFTER the deblocking filter. In MPEG2 decoding mode, if this is enabled, VC1 deblocking filter is used.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1h</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>		Value	Name	0h	Disable	1h	Enable															
Value	Name																							
0h	Disable																							
1h	Enable																							
	8	<p><b>Pre Deblocking Output Enable (PreDeblockOutEnable)</b>                  This field controls the output write for the reconstructed pixels BEFORE the deblocking filter.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1h</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>		Value	Name	0h	Disable	1h	Enable															
Value	Name																							
0h	Disable																							
1h	Enable																							
	7:6	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>		Format:	MBZ																			
Format:	MBZ																							
	5	<p><b>Stitch Mode</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Exists If:</td> <td colspan="2">//CodecSel=Encode and StandardSel=AVC</td> </tr> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">Not in stitch mode</td> <td></td> </tr> <tr> <td style="text-align: center;">1h</td> <td style="text-align: center;">In the special stitch mode</td> <td>This mode can be used for any Codec as long as bitfield conditions are met.</td> </tr> </tbody> </table>		Exists If:	//CodecSel=Encode and StandardSel=AVC		Value	Name	Description	0h	Not in stitch mode		1h	In the special stitch mode	This mode can be used for any Codec as long as bitfield conditions are met.									
Exists If:	//CodecSel=Encode and StandardSel=AVC																							
Value	Name	Description																						
0h	Not in stitch mode																							
1h	In the special stitch mode	This mode can be used for any Codec as long as bitfield conditions are met.																						
	4	<p><b>Codec Select</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">Decode</td> <td></td> </tr> <tr> <td style="text-align: center;">1h</td> <td style="text-align: center;">Encode</td> <td>Valid only if StandardSel is AVC, MPEG2)</td> </tr> </tbody> </table>		Value	Name	Description	0h	Decode		1h	Encode	Valid only if StandardSel is AVC, MPEG2)												
Value	Name	Description																						
0h	Decode																							
1h	Encode	Valid only if StandardSel is AVC, MPEG2)																						
	3:0	<p><b>Standard Select</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0000b</td> <td style="text-align: center;">MPEG2</td> <td></td> </tr> <tr> <td style="text-align: center;">0001b</td> <td style="text-align: center;">VC1</td> <td></td> </tr> <tr> <td style="text-align: center;">0010b</td> <td style="text-align: center;">AVC</td> <td>Covers both AVC and MVC</td> </tr> <tr> <td style="text-align: center;">0011b</td> <td style="text-align: center;">JPEG</td> <td></td> </tr> <tr> <td style="text-align: center;">0110b</td> <td style="text-align: center;">Reserved</td> <td></td> </tr> <tr> <td style="text-align: center;">0111b</td> <td style="text-align: center;">Reserved</td> <td></td> </tr> </tbody> </table>		Value	Name	Description	0000b	MPEG2		0001b	VC1		0010b	AVC	Covers both AVC and MVC	0011b	JPEG		0110b	Reserved		0111b	Reserved	
Value	Name	Description																						
0000b	MPEG2																							
0001b	VC1																							
0010b	AVC	Covers both AVC and MVC																						
0011b	JPEG																							
0110b	Reserved																							
0111b	Reserved																							
2	31	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>		Format:	MBZ																			
Format:	MBZ																							

<b>MFX_PIPE_MODE_SELECT</b>								
30	<b>Reserved</b>	Format: MBZ						
29	<b>Reserved</b>	Format: MBZ						
28:26	<b>Reserved</b>	Format: MBZ						
25	<b>Reserved</b>	Format: MBZ						
24	<b>Reserved</b>	Format: MBZ						
23	<b>Reserved</b>	Format: MBZ						
22:21	<b>Reserved</b>							
20	<b>Reserved</b>							
19	<b>Reserved</b>							
18	<b>Reserved</b>	Format: MBZ						
17	<b>Reserved</b>	Format: MBZ						
16	<b>Reserved</b>							
15	<b>Reserved</b>							
14	<b>Reserved</b>	Format: MBZ						
13	<b>Reserved</b>	Format: MBZ						
12	<b>Reserved</b>	Format: MBZ						
11	<b>Reserved</b>							
10	<b>MPC pref08x8_disable Flag (Default 0)</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Disable</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0	Disable	1	Enable
Value	Name							
0	Disable							
1	Enable							
9	<b>Reserved</b>	Format: MBZ						
8	<b>Reserved</b>	Format: MBZ						
7	<b>Reserved</b>							

<b>MFX_PIPE_MODE_SELECT</b>											
	6	<b>Clock gate Enable at Slice-level</b> BitFieldDesc: <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable</td> <td>Disable Slice-level Clock gating, Unit-level Clock gating will apply</td> </tr> <tr> <td>1</td> <td>Enable</td> <td>Enable Slice-level Clock gating, overrides any Unit level Clock gating</td> </tr> </tbody> </table>	Value	Name	Description	0	Disable	Disable Slice-level Clock gating, Unit-level Clock gating will apply	1	Enable	Enable Slice-level Clock gating, overrides any Unit level Clock gating
	Value	Name	Description								
	0	Disable	Disable Slice-level Clock gating, Unit-level Clock gating will apply								
	1	Enable	Enable Slice-level Clock gating, overrides any Unit level Clock gating								
	5	<b>Reserved</b>									
	4	<b>Reserved</b>									
3	<b>Reserved</b>										
2	<b>Reserved</b>										
1:0	<b>Reserved</b> Format: <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;"></td> <td style="width: 20%;">MBZ</td> </tr> </table>		MBZ								
	MBZ										
3	31:0	<b>Pic Status/Error Report ID</b> Exists If: //Decoder Mode Only Format: U32 In decoder modes: Error reporting is written out once per frame. This field along with the VLD error status bits are packed into one cache and written to the memory location specified by "Decoded Picture Error/Status Buffer address" listed in the MFX_PIPE_BUF_ADDR_STATE Command.									
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 35%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>32-bit unsigned</td> <td>Unique ID Number</td> </tr> <tr> <td>1h</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	0h	32-bit unsigned	Unique ID Number	1h	Reserved	
		Value	Name	Description							
		0h	32-bit unsigned	Unique ID Number							
1h	Reserved										
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;"></td> <td style="width: 20%;">MBZ</td> </tr> </table>		MBZ									
	MBZ										
4	31:0	<b>Reserved</b> Format: <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;"></td> <td style="width: 20%;">MBZ</td> </tr> </table>		MBZ							
	MBZ										

<b>MFX_QM_STATE</b>			
Source:	VideoCS		
Length Bias:	2		
<p>This is a common state command for AVC encoder modes. For encoder, it represents both the forward QM matrices as well as the decoding QM matrices. This is a Frame-level state. Only Scaling Lists specified by an application are being sent to the hardware. The driver is responsible for determining the final set of scaling lists to be used for decoding the current slice, based on the AVC Spec Table 7-2 (Fall-Back Rules A and B). In MFX AVC PAK mode, PAK needs both forward Q scaling lists and IQ scaling lists. The IQ scaling lists are sent as in MFD in raster scan order. But the Forward Q scaling lists are sent in column-wise raster order (column-by-column) to simplify the H/W. Driver will perform all the scan order conversion for both ForwardQ and IQ.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFX_MULTI_DW
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	0h MFX_COMMON_STATE
		Format:	OpCode
	23:21	<b>SubOpcode A</b>	
Default Value:		0h	
Format:		OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	7h	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Default Value:	20h Excludes DWord (0,1)	
	Format:	=n Total Length - 2	
1	31:2	<b>Reserved</b>	
		Format:	MBZ
1	1:0	<b>MPEG2</b>	
		Exists If:	//MPEG2- Decoder Only
		<b>For MPEG2 QM Type:</b> This field specifies which Quantizer Matrix is loaded.	
		<b>Value</b>	<b>Name</b>
		0	MPEG_INTRA_QUANTIZER_MATRIX
		1	MPEG_NON_INTRA_QUANTIZER_MATRIX
2-3	Reserved		

<b>MFX_QM_STATE</b>														
	1:0	<p><b>AVC</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Exists If:</td> <td>//AVC- Decoder Only</td> </tr> </table> <p><b>For AVC QM Type:</b> This field specifies which Quantizer Matrix is loaded.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="text-align: left;">Value</th> <th style="text-align: left;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>AVC_4x4_Intra_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)</td> </tr> <tr> <td>1</td> <td>AVC_4x4_Inter_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)</td> </tr> <tr> <td>2</td> <td>AVC_8x8_Intra_MATRIX</td> </tr> <tr> <td>3</td> <td>AVC_8x8_Inter_MATRIX</td> </tr> </tbody> </table>	Exists If:	//AVC- Decoder Only	Value	Name	0	AVC_4x4_Intra_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)	1	AVC_4x4_Inter_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)	2	AVC_8x8_Intra_MATRIX	3	AVC_8x8_Inter_MATRIX
Exists If:	//AVC- Decoder Only													
Value	Name													
0	AVC_4x4_Intra_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)													
1	AVC_4x4_Inter_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)													
2	AVC_8x8_Intra_MATRIX													
3	AVC_8x8_Inter_MATRIX													
2..33	31:0	<p><b>Forward Quantizer Matrix</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U32</td> </tr> </table> <p>The format of a Quantizer Matrix is an 8x8 matrix in raster order. Each element is an unsigned byte.</p>	Format:	U32										
Format:	U32													



## MFX\_STATE\_POINTER

Source: VideoCS  
 Length Bias: 2

The MFX\_STATE\_POINTER command, issued at picture level, is used to set up the indirect pointers for VCS to fetch all the MFX states (Image state, Slice state, etc.) needed for the encoding/decoding process in PAK/IT mode. The encoding/decoding states are presented by state commands, which are grouped into separate sets (picture level, slice level, etc.), and each is stored in its own memory buffer referred by an indirect state pointer. The content of each indirect state buffer is a list of MFX state commands with no special format requirements. The sequence of commands in each indirect state buffer is terminated by a MI\_BATCH\_BUFFER\_END command (acts as the last command marker). Therefore, indirect state buffers can have different and variable length of command sequences. The indirection is designed to facilitate context switching in the middle of a codec operation. The smallest granularity of interruption is designed to be at a completed MB row in AVC/VC1/MPEG2 IT and AVC PAK operating modes as well as in VC1/MPEG2 VLD mode. There is no support for context switch in AVC VLD mode.

Hardware supports up to 4 separate indirect state pointers, allowing software to manage the grouping of state commands. During context switch, hardware restores (re-issues) the latest version of each indirect state pointer, if present.

MFX\_STATE\_POINTER command can only program one indirect state pointer at a time. MI\_FLUSH will invalidate all indirect state buffer pointers inside VCS.

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFX_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h Media
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	0h MFX_COMMON_STATE
Format:		OpCode	
23:21	<b>SubOpcode A</b>		
	Default Value:	0h	
	Format:	OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	6h	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Default Value:	0h DWORD_COUNT_n	

<b>MFX_STATE_POINTER</b>																
		Format: =n Total Length - 2														
1	31:5	<p><b>State Pointer</b></p> <p>Format: GeneralStateOffset[31:5]Indirect State Buffer</p> <p>Specifies the 32-byte aligned address of an Indirect State Buffer. This pointer is relative to the General State Base Address.</p>														
	4:2	<p><b>Reserved</b></p> <p>Format: MBZ</p>														
	1:0	<p><b>State Pointer Index</b></p> <p>Specifies one of the four indirect state pointers to program.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td></td> <td>indirect state pointer 0 (image state)</td> </tr> <tr> <td style="text-align: center;">01b</td> <td></td> <td>indirect state pointer 1 (slice state)sc</td> </tr> <tr> <td style="text-align: center;">10b</td> <td></td> <td>indirect state pointer 2</td> </tr> <tr> <td style="text-align: center;">11b</td> <td></td> <td>indirect state pointer 3</td> </tr> </tbody> </table>	Value	Name	Description	00b		indirect state pointer 0 (image state)	01b		indirect state pointer 1 (slice state)sc	10b		indirect state pointer 2	11b	
Value	Name	Description														
00b		indirect state pointer 0 (image state)														
01b		indirect state pointer 1 (slice state)sc														
10b		indirect state pointer 2														
11b		indirect state pointer 3														

## MFX\_STITCH\_OBJECT

Source: VideoCS  
 Length Bias: 2

The MFC\_STITCH\_OBJECT command is used when stitch-enabled is set to 1, while CodecSel and StandardSel are set to ENCODE and AVC, respectively. This command is used, for example, to stitch multiple bitstreams to form a transport stream. It is a variable length command as the data to be inserted are presented as either inline data and/or indirect data of this command. Multiple insertion commands can be issued back to back in a series. It is host software's responsibility to make sure their corresponding data will properly stitch together to form a valid output. Hardware keeps track of an output bitstream buffer current byte position and the associated next bit insertion position index.

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFC_STITCH_OBJECT
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	0h MFX_COMMON
		Format:	OpCode
	23:21	<b>SubOpcode A</b>	
Default Value:		2h	
Format:		OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	Ah	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>	Default Value:	0h Excludes DWord (0,1) = Variable Length in DW (&gt;= 3)
		Format:	=n Total Length - 2
	If it is 3, it indicates the absent of inline data.		
1	31:18	<b>Reserved</b>	
		Format:	MBZ
	17:16	<b>Source Data Starting Byte Offset</b> Source Data Starting Byte Position within the very first inline DW.	
15:14	<b>Reserved</b>		

<b>MFX_STITCH_OBJECT</b>		
		Format: MBZ
13:8	<b>Source Data Ending Bit Inclusion</b> Source Data to be included in the very last inline DW. Follows the MSBit is the upper bit of each byte within the DW. The lower byte is actually processed first. For example, SrCDataEndingBitInclusion =9, bit 7:0 and bit 15 are included as valid header data.	
	<b>Value</b>	<b>Name</b>
	[1,32]	
7:4	<b>Reserved</b>	
3	<b>Reserved</b>	
2	<b>Last Source Header Data Insert Command Flag</b> To process a series of consecutive insertion commands, this flag (=1) indicates the current command is the last 'header' insertion in the series. In CABAC, hardware must perform the "1" insert for byte align for Slice Header before Slice Data comes in in the next PAK-OBJECT command. In CAVLC, hardware ignores this bit.	
1	<b>Last Destination Data Insert Command Flag</b> THIS FIELD MUST BE THE SAME AS Last Source Header Data Insert Command Flag No more insertion command and no more PAK-OBJECT command follows. Flush data out to memory	
0	<b>Reserved</b>	
2	31:19	<b>Reserved</b> Format: MBZ
	18:0	<b>Indirect Data Length</b> Format: U19 This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored. This field must have the same alignment as the Indirect Object Data Start Address.
3	31:0	<b>Indirect Data Start Address</b> Format: MfxIndirectBitstreamObjectAddress[31:0] This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the MFX Indirect Bitstream Object Base Address. Hardware ignores this field if indirect data is not present.
4..n	31:0	<b>Insert Data Payload</b> Inline data to be inserted to the output bitstream buffer

## MFX\_SURFACE\_STATE

Source: VideoCS

Length Bias: 2

This command is common for all encoding/decoding modes, to specify the uncompressed YUV picture (i.e. destination surface) or intermediate streamout in/out surface (e.g. coefficient/residual) (field, frame or interleaved frame) format for reading and writing:

- Uncompressed, original input picture to be encoded
- Reconstructed non-filtered/filtered display picture (becoming reference pictures as well for subsequent temporal inter-prediction)

Since there is only one media surface state being active during the entire encoding/decoding process, all the uncompressed/reconstructed pictures are defined to have the same surface state. The primary difference among picture surface states is their individual programmed base addresses, which are provided by other state commands and not included in this command. MFX engine is making the association of surface states and corresponding buffer base addresses.

MFX engine currently supports only one media surface type for video and that is the NV12 (Planar YUV420 with interleaved U (Cb) and V (Cr)). For optimizing memory efficiency based on access patterns, only TileY is supported. For JPEG decoder, only IMC1 and IMC3 are supported. Pitch can be wider than the Picture Width in pixels and garbage will be there at the end of each line. The following describes all the different formats that are supported and not supported in MFX :

- NV12 - 4:2:0 only; UV interleaved; Full Pitch, U and V offset is set to 0 (the only format supported for video codec); vertical UV offset is MB aligned; UV xoffsets = 0. JPEG does not support NV12 format because non-interleave JPEG has performance issue with partial write (in interleaved UV format)
- IMC 1 & 3 - Full Pitch, U and V are separate plane; (JPEG only; U plane + garbage first in full pitch followed by V plane + garbage in full pitch). U and V vertical offsets are block aligned; U and V xoffset = 0; there is no gap between Y, U and V planes. IMC1 and IMC3 are different by a swap of U and V. This is the only format supported in JPEG for all video subsampling types (4:4:4, 4:2:2 and 4:2:0)
- We are not supporting IMC 2 & 4 - Full Pitch, U and V are separate plane (JPEG only; U plane first in full pitch followed by V plane in full pitch - U and V plane are side-by-side). U and V vertical offsets are 16-pixel aligned; V xoffset is half-pitch aligned; U xoffset is 0; there is no gap between Y, U and V planes. IMC2 and IMC4 are different by a swap of U and V.
- We are not supporting YV12 - half pitch for each U and V plane, and separate planes for Y, U and V (U plane first in half pitch followed by V plane in half pitch). For YV12, U and V vertical offsets are block aligned; U and V xoffset = 0; there is no gap between Y, U and V planes

Note that the following data structures are not specified through the media surface state

- 1D buffers for row-store and other miscellaneous information.
- 2D buffers for per-MB data-structures (e.g. DMV biffer, MB info record, ILDB Control and Tcoeff/Stocoeff).

This surface state here is identical to the Surface State for deinterlace and sample\_8x8 messages described in the Shared Function Volume and Sampler Chapter.

For non pixel data, such as row stores, indirect data (Compressed Slice Data, AVC MV record, Coeff record and AVC ILDB record) and streamin/out and output compressed bitstream, a linear buffer is employed. For row stores, the H/W is designed to guarantee legal memory accesses (read and write). For the remaining cases, indirect object base address, indirect object address upper bound, object data start address (offset) and object data length are used to fully specified their corresponding buffer. This

## MFX\_SURFACE\_STATE

mechanism is chosen over the pixel surface type because of their variable record sizes. All row store surfaces are linear surface. Their addresses are programmed in Pipe\_Buf\_Base\_State or Bsp\_Buf\_Base\_Addr\_State

### Programming Notes

VC1 I picture scaling: Even though VC1 allows I reconstructed picture scaling (via RESPIC), as such scaling is only allowed at I picture. All subsequent P (and B) pictures must have the same picture dimensions with the preceding I picture. Therefore, all reference pictures for P or B picture can share the same surface state with the current P and B picture. Note: H/W is not processing RESPIC. Application is no longer expecting decoder pipeline and kernel to perform this function, it is going to be done in the video post-processing scaler or display controller scale as a separate step and controller.

All video codec surfaces must be NV12 Compliant, except JPEG. U/V vertical must be MB aligned for all video codec (further constrained for field picture), but JPEG can be block aligned. All video codec and JPEG uses Tiled - Y format only, for uncompressed pixel surfaces.

Even for JPEG planar 420 surface, application may provide only 1 buffers, but there is still only one single surface state for all of them. If IMC equal to 1, 2, 3 or 4, U and V have the pitch same as Y. And U and V will have different offset, each offset is block aligned.

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFX_COMMON
		Format:	OpCode
	26:24	<b>Opcode</b>	
		Default Value:	0h MFX_COMMON_STATE
		Format:	OpCode
	23:21	<b>SubOpA</b>	
		Default Value:	0h
		Format:	OpCode
	20:16	<b>SubOpB</b>	
		Default Value:	1h
Format:		OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Format:	=n Total Length - 2	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	4h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)

<b>MFX_SURFACE_STATE</b>										
1	31:4	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table> <p>Surface Base Address is NOT used for codec H/W. This field is reserved for 3D surface state compatibility. MFX pipeline gets this address from MFX_PIPE_BUF_ADDR_STATE for different buffers.</p>	Format:	MBZ						
	Format:	MBZ								
3:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ									
2	31:18	<p><b>Height</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>U14-1 Height</td> </tr> </table> <p>This field specifies the height of the Picture in units of pixels/residuals. For PLANAR surface formats, this field indicates the height of the Y (luma) plane. Note: Video Codecs must program less than and equal to 4K. AVC - multiple of 2 MB rows for field picture VC1 - multiple of 4 pixels for field picture MPEG2 - multiple of 2 MB rows for field pic JPEG - multiple of integral MCU (8 or 16 pixels) per picture</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td></td> <td>representing heights [1,16384]</td> </tr> </tbody> </table> <div style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <p style="text-align: center; color: blue; font-weight: bold;">Programming Notes</p> <ul style="list-style-type: none"> <li>For AVC: For frame picture is a multiple of 16; for field picture is a multiple of 32</li> <li>For VC1: For progressive frames, the frame height and frame width is a multiple of 2 pixels. For interlaced frames, the frame height shall be a multiple of 4 pixels, and its width is a multiple of 2 pixels, based on a PLANAR_420 surface.</li> </ul> </div> <p>Video Codecs must program less than and equal to 4K.</p>	Format:	U14-1 Height	Value	Name	Description	[0,16383]		representing heights [1,16384]
	Format:	U14-1 Height								
Value	Name	Description								
[0,16383]		representing heights [1,16384]								
17:4	<p><b>Width</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>U14-1 Width</td> </tr> </table> <p>This field specifies the width of the Picture in units of pixels/residuals. For PLANAR surface formats, this field indicates the width of the Y (luma) plane.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td></td> <td>representing widths [1,16384]</td> </tr> </tbody> </table> <div style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <p style="text-align: center; color: blue; font-weight: bold;">Programming Notes</p> <ul style="list-style-type: none"> <li>The Width specified by this field multiplied by the pixel size in bytes must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field).</li> <li>Width (field value + 1) must be a multiple of 2 for PLANAR_420,</li> <li>MFX HW does not use this field, the picture width is read from IMG State instead, because this field may not equal to the actual picture width. This field is used by the KMD to allocate surface in GTT.</li> </ul> </div> <p>Video Codecs must program less than and equal to 4K.</p>	Format:	U14-1 Width	Value	Name	Description	[0,16383]		representing widths [1,16384]	
Format:	U14-1 Width									
Value	Name	Description								
[0,16383]		representing widths [1,16384]								

<b>MFX_SURFACE_STATE</b>																																														
	3:2	<b>Reserved</b>																																												
		Format: MBZ																																												
	1:0	<b>Cr(V)/Cb(U) Pixel Offset V Direction</b>																																												
		Format: U0.2 exactly as shown in the original spec Specifies the distance to the U/V values with respect to the even numbered Y channels in the V direction																																												
		<b>Programming Notes</b>																																												
		This field is ignored for all formats except PLANAR_420_8																																												
3	31:28	<b>Surface Format</b> Specifies the format of the surface. All of the Y and G channels will use table 0 and all of the Cr/Cb/R/B channels will use table 1. Usage: For 420 planar YUV surface, use 4; for monochrome surfaces, use 12. For monochrome surfaces, hardware ignores control fields for Chroma planes. This field must be set to 4 - PLANAR_420_8, or 12 - Y8_UNORM. Not used for MFX, and is ignored. But for JPEG decoding, this field should be programmed to the same format as JPEG_PIC_STATE. For video codec, it should set to 4 always.																																												
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>YCRCB_NORMAL</td> <td></td> </tr> <tr> <td>1</td> <td>YCRCB_SWAPUVY</td> <td></td> </tr> <tr> <td>2</td> <td>YCRCB_SWAPUV</td> <td></td> </tr> <tr> <td>3</td> <td>YCRCB_SWAPY</td> <td></td> </tr> <tr> <td>4</td> <td>PLANAR_420_8</td> <td>(NV12, IMC1,2,3,4, YV12)</td> </tr> <tr> <td>5</td> <td>PLANAR_411_8</td> <td>Deinterlace Only</td> </tr> <tr> <td>6</td> <td>PLANAR_422_8</td> <td>Deinterlace Only</td> </tr> <tr> <td>7</td> <td>STMM_DN_STATISTICS</td> <td>Deinterlace Only</td> </tr> <tr> <td>8</td> <td>R10G10B10A2_UNORM</td> <td>Sample_8x8 Only</td> </tr> <tr> <td>9</td> <td>R8G8B8A8_UNORM</td> <td>Sample_8x8 Only</td> </tr> <tr> <td>10</td> <td>R8B8_UNORM (CrCb)</td> <td>Sample_8x8 Only</td> </tr> <tr> <td>11</td> <td>R8_UNORM (Cr/Cb)</td> <td>Sample_8x8 Only</td> </tr> <tr> <td>12</td> <td>Y8_UNORM</td> <td>Sample_8x8 Only</td> </tr> <tr> <td>13,15</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	0	YCRCB_NORMAL		1	YCRCB_SWAPUVY		2	YCRCB_SWAPUV		3	YCRCB_SWAPY		4	PLANAR_420_8	(NV12, IMC1,2,3,4, YV12)	5	PLANAR_411_8	Deinterlace Only	6	PLANAR_422_8	Deinterlace Only	7	STMM_DN_STATISTICS	Deinterlace Only	8	R10G10B10A2_UNORM	Sample_8x8 Only	9	R8G8B8A8_UNORM	Sample_8x8 Only	10	R8B8_UNORM (CrCb)	Sample_8x8 Only	11	R8_UNORM (Cr/Cb)	Sample_8x8 Only	12	Y8_UNORM	Sample_8x8 Only	13,15	Reserved
Value	Name	Description																																												
0	YCRCB_NORMAL																																													
1	YCRCB_SWAPUVY																																													
2	YCRCB_SWAPUV																																													
3	YCRCB_SWAPY																																													
4	PLANAR_420_8	(NV12, IMC1,2,3,4, YV12)																																												
5	PLANAR_411_8	Deinterlace Only																																												
6	PLANAR_422_8	Deinterlace Only																																												
7	STMM_DN_STATISTICS	Deinterlace Only																																												
8	R10G10B10A2_UNORM	Sample_8x8 Only																																												
9	R8G8B8A8_UNORM	Sample_8x8 Only																																												
10	R8B8_UNORM (CrCb)	Sample_8x8 Only																																												
11	R8_UNORM (Cr/Cb)	Sample_8x8 Only																																												
12	Y8_UNORM	Sample_8x8 Only																																												
13,15	Reserved																																													
	27	<b>Interleave Chroma</b>																																												
		Format: Enable																																												
		This field indicates that the chroma fields are interleaved in a single plane rather than stored as two separate planes. This field is only used for PLANAR surface formats. For AVC/VC1/MPEG VLD and IT modes: set to Enable to support interleave U/V only. For JPEG: set to Disable for all formats (including 4:2:0) - because JPEG does not support NV12. (This field is needed only if JPEG will support NV12; otherwise is ignored.)																																												
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Enable</td> </tr> <tr> <td>0</td> <td>Disable</td> </tr> </tbody> </table>	Value	Name	1	Enable	0	Disable																																						
Value	Name																																													
1	Enable																																													
0	Disable																																													



<b>MFX_SURFACE_STATE</b>		
26	<b>Reserved</b>	
	Format:	MBZ
25:22	<b>Surface Object Control State (MEMORY_OBJECT_CONTROL_STATE)</b>	
	This 4-bit field is used in various state commands and indirect state objects.	
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
3	Reserved	
2	Graphics Data Type (GFDT)	This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads. Format = U1
<b>Programming Notes</b>		
This field is ignored; H/W uses those values programmed in each of the Buf Address State entries instead.		
21:20	<b>Reserved</b>	
	Format:	MBZ
19:3	<b>Surface Pitch</b>	
	Format:	U17-1 pitch in Bytes
	This field specifies the surface pitch in (#Bytes).	
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
[0,2047]		to [1B, 2048B]
<b>Programming Notes</b>		
For tiled surfaces, the pitch must be a multiple of the tile width (i.e.128 bytes aligned). If Half Pitch for Chroma is set, this field must be a multiple of two tile widths for tiled surfaces, or a multiple of 2 bytes for linear surfaces. For Y-tiled surfaces: Range = [127, 524287] to [128B,256KB] = [1 tile, 2048 tiles]		
2	<b>Half Pitch for Chroma</b>	
	Format:	Enable
	(This field must be set to Disable)This field indicates that the chroma plane(s) will use a pitch equal to half the value specified in the Surface Pitch field. This field is only used for PLANAR surface formats. This field is ignored by MFX (unless we support YV12)	
1	<b>Tiled Surface</b>	
	Format:	Boolean
	(This field must be set to TRUE: Tiled)This field specifies whether the surface is tiled. This field is ignored by MFX	
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
0	False	Linear
1	True	Tiled

<b>MFX_SURFACE_STATE</b>													
		<p style="text-align: center;"><b>Programming Notes</b></p> <p>Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled surfaces can only be mapped to Main Memory. The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this bit.</p>											
	0	<p><b>Tile Walk</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>3D_Tilewalk</td> </tr> </table> <p>(This field must be set to 1: TILEWALK_YMAJOR) This field specifies the type of memory tiling (XMajor or YMajor) employed to tile this surface. See Memory Interface Functions for details on memory tiling and restrictions. This field is ignored when the surface is linear. This field is ignored by MFX. Internally H/W is always treated this set to 1 for all video codec and for JPEG.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 30%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>XMAJOR</td> <td>TILEWALK_XMAJOR</td> </tr> <tr> <td>1h</td> <td>YMAJOR</td> <td>TILEWALK_YMAJOR</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this bit</p>	Format:	3D_Tilewalk	Value	Name	Description	0h	XMAJOR	TILEWALK_XMAJOR	1h	YMAJOR	TILEWALK_YMAJOR
Format:	3D_Tilewalk												
Value	Name	Description											
0h	XMAJOR	TILEWALK_XMAJOR											
1h	YMAJOR	TILEWALK_YMAJOR											
4	31	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ												
	30:16	<p><b>X Offset for U(Cb)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U15 Pixel Offset</td> </tr> </table> <p>This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. This field is only used for PLANAR surface formats. This field must be set to zero. X Offset for U(Cb) in pixel (This field must be zero for NV12 and IMC 1 and 3)</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>For PLANAR_420 and PLANAR_422 surface formats, this field must be zero.</p>	Format:	U15 Pixel Offset									
Format:	U15 Pixel Offset												
	15	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ												
	14:0	<p><b>Y Offset for U(Cb)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>U15 Pixel Row Offset</td> </tr> </table> <p>This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. This field is only used for PLANAR surface formats.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixels - i.e. multiple MBs. For JPEG, this field must be a multiple of 16 pixels.</p>	Format:	U15 Pixel Row Offset									
Format:	U15 Pixel Row Offset												
5	31:29	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ												

<b>MFX_SURFACE_STATE</b>			
28:16	<p><b>X Offset for V(Cr)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U13 Offset in Pixels</td> </tr> </table> <p>This field must be zero for NV12 and IMC 1 and 3</p> <p>This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the V(Cr) plane. This field is only used for PLANAR surface formats with Interleave Chroma disabled.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number of pixels.</p>	Format:	U13 Offset in Pixels
Format:	U13 Offset in Pixels		
15:0	<p><b>Y Offset for V(Cr)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U16 Row Offset in Pixels</td> </tr> </table> <p>This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the V(Cr) plane. This field is only used for PLANAR surface formats with Interleave Chroma disabled. This field is ignored by all video codec, only used by JPEG.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>For PLANAR_420 surface formats, this field must be multiple of 16 pixels - i.e. multiple MBs. For JPEG, this field must be a multiple of 16 pixels.</p>	Format:	U16 Row Offset in Pixels
Format:	U16 Row Offset in Pixels		

<b>MFX_VC1_DIRECTMODE_STATE</b>						
Source:	VideoCS					
Length Bias:	2					
<p>This is a picture level command and should be issued only once, even for a multi-slices picture. This command is only valid in the VC1 decoding in VLD modes. There is only one DMV buffer for read (when processing a B-picture) and one for write (when processing a P-Picture). Each DMV record is 64 Bytes per MB, to store the top and bottom field MVs (32-bit MVx,y each). Note that if there is a I picture before a B picture the DmvSurfaceValid state in MFX_VC1_PIC_STATE Command will NOT be set and zero's DMV's will be assumed while decoding the B picture. That is, there is no explicit DMV buffer for an I-picture.</p>						
DWord	Bit	Description				
0	31:29	<b>Command Type</b>				
		Default Value:	3h PARALLEL_VIDEO_PIPE			
		Format:	OpCode			
	28:27	<b>Pipeline</b>				
		Default Value:	2h MFX_VC1_DIRECTMODE_STATE			
		Format:	OpCode			
	26:24	<b>Media Command Opcode</b>				
		Default Value:	2h VC1			
		Format:	OpCode			
	23:21	<b>SubOpcode A</b>				
Default Value:		0h Common				
Format:		OpCode				
20:16	<b>SubOpcode B</b>					
	Default Value:	2h MEDIA_				
	Format:	OpCode				
15:12	<b>Reserved</b>					
	Format:	MBZ				
11:0	<b>DWord Length</b>					
	Default Value:	0001h Excludes DWord (0,1)				
	Format:	=n Total Length - 2				
1	31:6	<b>Direct MV Write Buffer Base Address for the Current Picture</b>				
		<p>This field provides the base address of the DMV write buffer to store the motion vectors decoded in the current picture. It is a private buffer used by the MPR hardware only. Its content is not accessed by software. This buffer must be 64-byte cacheline aligned. The write buffer size is 557,056 bytes for 1 frame. Scalable with frame height, but do not scale with frame width as the hardware assumes frame width (in MBs) fixed at 128 (smallest power of 2 value larger than 120 - 1920x1088 screen resolution). This field is only valid for a P picture</p>				
	5:4	<b>Direct MV Write Buffer Base Address - Arbitration Priority Control</b>				
Format:		U2 Enumerated Type				
<p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td> </td> <td> </td> </tr> </tbody> </table>			Value	Name		
Value	Name					

<b>MFX_VC1_DIRECTMODE_STATE</b>																	
	<table border="1"> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </table>	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority								
00b	Highest priority																
01b	Second highest priority																
10b	Third highest priority																
11b	Lowest priority																
3	<b>Reserved</b>																
2	<p><b>Direct MV Write Buffer Base Address - Graphics Data Type (GFDT) for the Current Picture</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.</p>	Default Value:	0h	Format:	U1												
Default Value:	0h																
Format:	U1																
1:0	<p><b>Direct MV Write Buffer Base Address - Cacheability Control for the Current Picture</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2 Enumerated Type</td> </tr> </table> <p>This field controls cacheability.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>use cacheability control bits from GTT entry</td> </tr> <tr> <td>01b</td> <td>data is not cached</td> </tr> <tr> <td>11b</td> <td>data is cached</td> </tr> </tbody> </table>	Format:	U2 Enumerated Type	Value	Name	00b	use cacheability control bits from GTT entry	01b	data is not cached	11b	data is cached						
Format:	U2 Enumerated Type																
Value	Name																
00b	use cacheability control bits from GTT entry																
01b	data is not cached																
11b	data is cached																
2	<p>31:6 <b>Direct MV Read Buffer Base Address for the Reference Picture</b>            This field provides the base address of the DMV buffer for reference picture. It is a private buffer used by the MPR hardware only. Its content is not accessed by software. All these buffers must be 64-byte cacheline aligned. This field is only valid for a B picture.</p> <p>5:4 <b>Direct MV Read Buffer - Arbitration Priority Control</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2 Enumerated Type</td> </tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table> <p>3 <b>Reserved</b></p> <p>2 <b>Direct MV Read Buffer - Graphics Data Type (GFDT) for the Reference Picture</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.\</p> <p>1:0 <b>Direct MV Read Buffer - Cacheability Control for the Reference Picture</b></p> <table border="1"> <tr> <td>Format:</td> <td>U2 Enumerated Type</td> </tr> </table>	Format:	U2 Enumerated Type	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority	Format:	U1	Format:	U2 Enumerated Type
Format:	U2 Enumerated Type																
Value	Name																
00b	Highest priority																
01b	Second highest priority																
10b	Third highest priority																
11b	Lowest priority																
Format:	U1																
Format:	U2 Enumerated Type																

## MFX\_VC1\_DIRECTMODE\_STATE

This field controls cacheability.

Value	Name
00b	use cacheability control bits from GTT entry
01b	data is not cached
11b	data is cached

<b>MFX_VC1_PRED_PIPE_STATE</b>			
Source:	VideoCS		
Length Bias:	2		
<p>This command is used to set the operating states of the MFD Engine beyond the BSD unit. It is used with both VC1 Long and Short format. Driver is responsible to take the intensity compensation enable signal, the LumScale and the LumShift provided from the DXVA2 VC1 interface, and maintain a history of these values for reference pictures. Together with these three parameters specified for the current picture being decoded, driver will derive and supply the above sets of LumScaleX, LumShiftX and intensity compensation enable (single or double, forward or backward) signals. H/W is responsible to take these state values, and use them to build the lookup table (including the derivation of iScale and iShift) for remapping the reference frame pixels, as well as performing the actual pixel remapping calculations/process.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Pipeline</b>	
		Default Value:	2h MFX_VC1_PRED_PIPE_STATE
		Format:	OpCode
	26:24	<b>Media Command Opcode</b>	
		Default Value:	2h VC1_COMMON
		Format:	OpCode
	23:21	<b>SubOpcode A</b>	
Default Value:		0h	
Format:		OpCode	
20:16	<b>SubOpcode B</b>		
	Default Value:	1h	
	Format:	OpCode	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11:0	<b>DWord Length</b>		
	Default Value:	0004h Excludes DWord (0,1)	
	Format:	=n Total Length - 2	
1	31:16	<b>Reserved</b>	
		Format:	MBZ
	15:14	<b>vin_intensitycomp_Double_FWDen</b>	
Format:		U2	
<p>for forward reference picture only, to enable top or/and bottom of the reference field enable for single compensation. For frame, may only need one bit.            This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCEelement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each</p>			

<b>MFX_VC1_PRED_PIPE_STATE</b>			
	current picture.		
13:12	<p><b>vin_intensitycomp_Double_BWDen</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U2</td> </tr> </table> <p>for backward reference picture only, no double for backward reference.                      This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCEelement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.</p>	Format:	U2
Format:	U2		
11:10	<p><b>vin_intensitycomp_Single_FWDen</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U2</td> </tr> </table> <p>for forward reference picture only, to enable top or/and bottom of the reference field enable for single compensation. For frame, may only need one bit.                      This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCEelement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.</p>	Format:	U2
Format:	U2		
9:8	<p><b>vin_intensitycomp_Single_BWDen</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U2</td> </tr> </table> <p>for backward reference picture only, no double for backward reference.                      This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCEelement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.</p>	Format:	U2
Format:	U2		
7:4	<p><b>Reference Frame Boundary Replication Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U4</td> </tr> </table> <p>This is a bit field with each bit indicating the corresponding picture's boundary replication mode.                      Bit 11: reference 3                      Bit 10: reference 2                      Bit 9: reference 1                      Bit 8: reference 0</p> <p>0 = progressive frame replication                      1 = interlace frame replication</p> <p>This field is maintained and provided by driver for both long and short VC1 interface format.</p>	Format:	U4
Format:	U4		
3:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
2	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		



<b>MFX_VC1_PRED_PIPE_STATE</b>			
	<p>29:24 <b>LumShift2- single - FWD</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U6</td> </tr> </table> <p>This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCEelement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.</p>	Format:	U6
	Format:	U6	
	<p>23:22 <b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ	
	<p>21:16 <b>LumShift1 - single - FWD</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U6</td> </tr> </table> <p>This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCEelement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.</p>	Format:	U6
	Format:	U6	
	<p>15:14 <b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
<p>13:8 <b>LumScale2 - single - FWD</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U6</td> </tr> </table> <p>This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCEelement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.</p>	Format:	U6	
Format:	U6		
<p>7:6 <b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ		
<p>5:0 <b>LumScale1 - Single - FWD</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U6</td> </tr> </table> <p>This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCEelement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.</p>	Format:	U6	
Format:	U6		
3	<p>31:30 <b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ	
<p>29:24 <b>LumShift2- double - FWD</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U6</td> </tr> </table> <p>This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCEelement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.</p>	Format:	U6	
Format:	U6		

<b>MFX_VC1_PRED_PIPE_STATE</b>		
	23:22	<b>Reserved</b> Format: MBZ
	21:16	<b>LumShift1 - double - FWD</b> Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
	15:14	<b>Reserved</b> Format: MBZ
	13:8	<b>LumScale2 - double - FWD</b> Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
	7:6	<b>Reserved</b> Format: MBZ
	5:0	<b>LumScale1 - double - FWD</b> Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
4	31:30	<b>Reserved</b> Format: MBZ
	29:24	<b>LumShift2- single - BWD</b> Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
	23:22	<b>Reserved</b> Format: MBZ
	21:16	<b>LumShift1 - single - BWD</b> Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and

<b>MFX_VC1_PRED_PIPE_STATE</b>	
	wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
15:14	<b>Reserved</b> Format: MBZ
13:8	<b>LumScale2 - single - BWD</b> Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
7:6	<b>Reserved</b> Format: MBZ
5:0	<b>LumScale1 - Single - BWD</b> Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
5	31:30 <b>Reserved</b> Format: MBZ
	29:24 <b>LumShift2- double - BWD</b> Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
	23:22 <b>Reserved</b> Format: MBZ
	21:16 <b>LumShift1 - double -BWD</b> Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
	15:14 <b>Reserved</b> Format: MBZ
	13:8 <b>LumScale2 - double - BWD</b>

<b>MFX_VC1_PRED_PIPE_STATE</b>			
	<table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.</p>	Format:	U6
Format:	U6		
7:6	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
5:0	<p><b>LumScale1 - double - BWD</b></p> <table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.</p>	Format:	U6
Format:	U6		

<b>MFX_WAIT</b>			
Source:	VideoCS		
Length Bias:	1		
<p>This command can be considered the same as an MI_NOOP except that the command parser will not parse the next command until the following happens</p> <ul style="list-style-type: none"> <li>• <b>AVC or VC1 BSD mode:</b> The command will stall the parser until completion of the BSD object</li> <li>• <b>IT, encoder, and MPEG2 BSD mode:</b> The command will stall the parser until the object package is sent down the pipeline. This command should be used to ensure the preemption enable window occurs during the time the object command is being executed down the pipeline.</li> </ul>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	03h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	<b>Command Subtype</b>	
		Default Value:	01h MFX_SINGLE_DW
		Format:	OpCode
	26:16	<b>Sub-Opcode</b>	
		Default Value:	0h MFX_WAIT
		Format:	OpCode
	15:10	<b>Reserved</b>	
Format:		MBZ	
9	<b>Reserved</b>		
8	<b>MFX Sync Control Flag</b>	If set, VCS will stall the parser until all prior MFX objects are completed down the MFX pipeline	
7:6	<b>Reserved</b>		
	Format:	MBZ	
5:0	<b>DWord Length</b>		
	Default Value:	0h Excludes DWord (0,1)	
	Format:	=n	
Total Length - 2			

# MI\_ARB\_CHECK

Source: BlitterCS  
 Length Bias: 1

The MI\_ARB\_CHECK is used to check for a change in arbitration. If executed as part of a Ring Buffer the command checks the UHPTR valid bit and if set the head of the ring will jump to the value of the head pointer programmed in the UHPTR.

**Programming Notes**

This instruction cannot be placed in a batch buffer.

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_INSTRUCTION
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	05h MI_ARB_CHECK
		Format:	OpCode
	22:0	<b>Reserved</b>	
		Format:	MBZ

<b>MI_ARB_CHECK</b>		
Source:	RenderCS	
Length Bias:	1	
<p>The MI_ARB_CHECK instruction is used to check the ring buffer double buffered head pointer (register UHPTR). This instruction can be used to pre-empt the current execution of the ring buffer. Note that the valid bit in the updated head pointer register needs to be set for the command streamer to be pre-empted.</p>		
<b>Programming Notes</b>		
<ul style="list-style-type: none"> <li>• The current head pointer is loaded with the updated head pointer register independent of the location of the updated head.</li> <li>• If the current head pointer and the updated head pointer register are equal, hardware will automatically reset the valid bit corresponding to the UHPTR.</li> <li>• For pre-emption, the wrap count in the ring buffer head register is no longer maintained by hardware. The hardware updates the wrap count to the value in the UHPTR register.</li> </ul>		
This instruction can be in either a ring buffer or batch buffer.		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
	Format: OpCode	
	28:23	<b>MI Command Opcode</b>
		Default Value: 05h MI_ARB_CHECK
	Format: OpCode	
22:0	<b>Reserved</b>	
	Format: MBZ	

# MI\_ARB\_CHECK

Source: VideoCS  
 Length Bias: 1

The MI\_ARB\_CHECK is used to check for a change in arbitration. If executed as part of a Ring Buffer the command checks the UHPTR valid bit and if set the head of the ring will jump to the value of the head pointer programmed in the UHPTR.

**Programming Notes**

This instruction cannot be placed in a batch buffer.

DWord	Bit	Description	
0	31:29	<b>MI Instruction Type</b>	
		Default Value:	0h MI_INSTRUCTION
		Format:	OpCode
	28:23	<b>MI Instruction Opcode</b>	
		Default Value:	05h MI_ARB_CHECK
		Format:	OpCode
22:0	<b>Reserved</b>		
	Format:	MBZ	



<b>MI_ARB_ON_OFF</b>			
Source:	RenderCS		
Length Bias:	1		
<p>The MI_ARB_ON_OFF instruction is used to mask/differ the below asynchronous events when arbitration is disabled: • PSMI Context Switch Request • Sync Flush • Power FLush Block This command should always be used as an off-on pair around the sequence of instructions to be protected from above mentioned asynchronous events.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value: 0h MI_COMMAND	
		Format: OpCode	
	28:23	<b>MI Command Opcode</b>	
		Default Value: 08h MI_ARB_ON_OFF	
		Format: OpCode	
	22:1	<b>Reserved</b>	
		Format: MBZ	
	0	<b>Arbitration Enable</b>	
		Format: Enable	
		This field enables or disables arbitration in HW.	
		<b>Value</b>	<b>Name</b>
0h		Disabled	
1h	Enabled		

<b>MI_ARB_ON_OFF</b>							
Source:	VideoCS						
Length Bias:	1						
<p>The MI_ARB_ON_OFF instruction is used to mask/differ the below asynchronous events when arbitration is disabled: • PSMI Context Switch Request • Sync Flush • Power FLush Block This command should always be used as an off-on pair around the sequence of instructions to be protected from above mentioned asynchronous events.</p>							
DWord	Bit	Description					
0	31:29	<b>Command Type</b> Default Value: 0h MI_COMMAND					
	28:23	<b>MI Command Opcode</b> Default Value: 08h MI_ARB_ON_OFF					
	22:1	<b>Reserved</b> Format: MBZ					
	0	<b>Arbitration Enable</b> Format: Enable This field enables or disables arbitration in HW. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">Disabled</td> </tr> <tr> <td style="text-align: center;">1h</td> <td style="text-align: center;">Enabled</td> </tr> </tbody> </table>	Value	Name	0h	Disabled	1h
Value	Name						
0h	Disabled						
1h	Enabled						

<b>MI_BATCH_BUFFER_END</b>				
Source:	BlitterCS			
Length Bias:	1			
The MI_BATCH_BUFFER_END command is used to terminate the execution of commands stored in a batch buffer initiated using a MI_BATCH_BUFFER_START command.				
DWord	Bit	Description		
0	31:29	<b>Command Type</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>0h MI_COMMAND</td> </tr> </table>	Default Value:	0h MI_COMMAND
	Default Value:	0h MI_COMMAND		
	28:23	<b>MI Command Opcode</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>0Ah MI_BATCH_BUFFER_END</td> </tr> </table>	Default Value:	0Ah MI_BATCH_BUFFER_END
Default Value:	0Ah MI_BATCH_BUFFER_END			
22:0	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			

<b>MI_BATCH_BUFFER_END</b>		
Source:	RenderCS	
Length Bias:	1	
The MI_BATCH_BUFFER_END command is used to terminate the execution of commands stored in a batch buffer initiated using a MI_BATCH_BUFFER_START command.		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 0Ah MI_BATCH_BUFFER_END
		Format: OpCode
22:0	<b>Reserved</b>	
	Format: MBZ	

<b>MI_BATCH_BUFFER_END</b>			
Source:		VideoCS	
Length Bias:		1	
The MI_BATCH_BUFFER_END command is used to terminate the execution of commands stored in a batch buffer initiated using a MI_BATCH_BUFFER_START command.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	0Ah MI_BATCH+_BUFFER_END
		Format:	OpCode
	22:0	<b>Reserved</b>	
		Format:	MBZ

## MI\_BATCH\_BUFFER\_START

Source: BlitterCS  
 Length Bias: 2

The MI\_BATCH\_BUFFER\_START command is used to initiate the execution of commands stored in a batch buffer. For restrictions on the location of batch buffers, see Batch Buffers in the Device Programming Interface chapter of MI Functions. The batch buffer can be specified as secure or non-secure, determining the operations considered valid when initiated from within the buffer and any attached (chained) batch buffers. See Batch Buffer Protection in the Device Programming Interface chapter of MI Functions.

### Programming Notes

- A batch buffer initiated with this command must end either with a MI\_BATCH\_BUFFER\_END command or by chaining to another batch buffer with an MI\_BATCH\_BUFFER\_START command.

DWord	Bit	Description					
0	31:29	<b>Command Type</b>					
		Default Value: 0h MI_COMMAND					
		Format: OpCode					
	28:23	<b>MI Command Opcode</b>					
		Default Value: 31h MI_BATCH_BUFFER_START Format: OpCode					
	22	<b>Reserved</b> Format: MBZ					
	21:9	<b>Reserved</b> Format: MBZ					
	8	<b>Address Space Indicator</b>					
		Format: MI_BufferSecurityType					
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">GGTT</td> <td>This batch buffer is secure and will be accessed via the GGTT.</td> </tr> </tbody> </table>	Value	Name	Description	0h	GGTT
Value		Name	Description				
0h		GGTT	This batch buffer is secure and will be accessed via the GGTT.				
<b>Programming Notes</b>							
This field must be '0' unless the Per-Process GTT Enable is '1'							
7:0	<b>DWord Length</b>						
Format: =n							
Total - Bias							
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">Excludes DWord (0,1) [Default]</td> </tr> </tbody> </table>	Value	Name	0h	Excludes DWord (0,1) [Default]			
Value	Name						
0h	Excludes DWord (0,1) [Default]						
1	31:2	<b>Batch Buffer Start Address</b>					
		Format: GraphicsAddress[31:2]BatchBuffer This field specifies Bits 31:2 of the starting address of the batch buffer.					

<b>MI_BATCH_BUFFER_START</b>				
	1:0	<b>Reserved</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			

## MI\_BATCH\_BUFFER\_START

Source: VideoCS  
 Length Bias: 2

The MI\_BATCH\_BUFFER\_START command is used to initiate the execution of commands stored in a batch buffer. For restrictions on the location of batch buffers, see Batch Buffers in the Device Programming Interface chapter of MI Functions. The batch buffer can be specified as secure or non-secure, determining the operations considered valid when initiated from within the buffer and any attached (chained) batch buffers. See Batch Buffer Protection in the Device Programming Interface chapter of MI Functions.

DWord	Bit	Description									
0	31:29	<b>Command Type</b>									
		Default Value: 0h MI_COMMAND									
		Format: OpCode									
	28:23	<b>MI Command Opcode</b>									
Default Value: 31h MI_BATCH_BUFFER_START											
22		<b>2nd Level Batch Buffer</b>									
		The command streamer contains 3 storage elements; 1 for the ring head address, 1 for the batch head address, and 1 for the 2nd level batch head address. When performing batch buffer chaining, hardware simply updates the head pointer of the 1st level batch address storage. There is no stack in hardware. When this bit is set, hardware uses the 2nd level batch head address storage element. Upon MI_BATCH_BUFFER_END, it will automatically return to the 1st (traditional) level batch buffer address. this allows hardware to mimic a simple 3 level stack.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>1st level batch</td> <td>Place the batch buffer address in the 1st (traditional) level batch address storage element</td> </tr> <tr> <td>1h</td> <td>2nd level batch</td> <td>Place the batch buffer address in the 2nd level batch address storage element</td> </tr> </tbody> </table>	Value	Name	Description	0h	1st level batch	Place the batch buffer address in the 1st (traditional) level batch address storage element	1h	2nd level batch	Place the batch buffer address in the 2nd level batch address storage element
		Value	Name	Description							
		0h	1st level batch	Place the batch buffer address in the 1st (traditional) level batch address storage element							
		1h	2nd level batch	Place the batch buffer address in the 2nd level batch address storage element							
		<b>Programming Notes</b>									
		<ul style="list-style-type: none"> <li>2nd level batch buffer chaining is not supported.</li> </ul>									
		21:10		<b>Reserved</b>							
				Format: MBZ							
9		<b>Reserved</b>									
8		<b>Address Space Indicator</b>									
		<b>Description</b>									
		This field must be 0 unless the Per-Process GTT Enable is 1.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>GGTT space</td> <td>This batch buffer will be accessed via the GGTT.</td> </tr> <tr> <td>1</td> <td>PPGTT</td> <td>This batch buffer will be accessed via the PPGTT.</td> </tr> </tbody> </table>	Value	Name	Description	0	GGTT space	This batch buffer will be accessed via the GGTT.	1	PPGTT	This batch buffer will be accessed via the PPGTT.
Value	Name	Description									
0	GGTT space	This batch buffer will be accessed via the GGTT.									
1	PPGTT	This batch buffer will be accessed via the PPGTT.									



<b>MI_BATCH_BUFFER_START</b>					
	7:0	<b>DWord Length</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>=n Total Length - 2</td></tr></table>		=n Total Length - 2	
		=n Total Length - 2			
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>Excludes DWord (0,1) <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0h	Excludes DWord (0,1) <b>[Default]</b>
Value	Name				
0h	Excludes DWord (0,1) <b>[Default]</b>				
1	31:2	<b>Batch Buffer Start Address</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>GraphicsAddress[31:2]</td></tr></table>		GraphicsAddress[31:2]	
		GraphicsAddress[31:2]			
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e6f2ff;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td> <ul style="list-style-type: none"> <li>A batch buffer initiated with this command must end either with a MI_BATCH_BUFFER_END command or by chaining to another batch buffer with an MI_BATCH_BUFFER_START command.</li> <li>The selection of PPGTT vs. GGTT for the batch buffer is determined by the Buffer Security Indicator (bit8).</li> </ul> </td> </tr> </tbody> </table>	Programming Notes	<ul style="list-style-type: none"> <li>A batch buffer initiated with this command must end either with a MI_BATCH_BUFFER_END command or by chaining to another batch buffer with an MI_BATCH_BUFFER_START command.</li> <li>The selection of PPGTT vs. GGTT for the batch buffer is determined by the Buffer Security Indicator (bit8).</li> </ul>		
Programming Notes					
<ul style="list-style-type: none"> <li>A batch buffer initiated with this command must end either with a MI_BATCH_BUFFER_END command or by chaining to another batch buffer with an MI_BATCH_BUFFER_START command.</li> <li>The selection of PPGTT vs. GGTT for the batch buffer is determined by the Buffer Security Indicator (bit8).</li> </ul>					
	1:0	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>MBZ</td></tr></table>		MBZ	
	MBZ				

## MI\_BATCH\_BUFFER\_START

Source: RenderCS

Length Bias: 2

The MI\_BATCH\_BUFFER\_START command is used to initiate the execution of commands stored in a batch buffer. For restrictions on the location of batch buffers, see Batch Buffers in the Device Programming Interface chapter of MI Functions.

### Programming Notes

It is essential that the address location beyond the current page be populated inside the GTT. HW performs over-fetch of the command addresses and any over-fetch requires a valid TLB entry. A single extra page beyond the batch buffer is sufficient. Prior to sending batch buffer start command with clear command buffer enable set, software has to ensure pipe is flushed explicitly by sending MI\_FLUSH.

DWord	Bit	Description				
0	31:29	<b>Command Type</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>0h MI_COMMAND</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	0h MI_COMMAND	Format:	OpCode
	Default Value:	0h MI_COMMAND				
	Format:	OpCode				
	28:23	<b>MI Command Opcode</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>31h MI_BATCH_BUFFER_START</td> </tr> <tr> <td>Format:</td> <td>OpCode</td> </tr> </table>	Default Value:	31h MI_BATCH_BUFFER_START	Format:	OpCode
	Default Value:	31h MI_BATCH_BUFFER_START				
	Format:	OpCode				
	22	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
	21:17	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
	16	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
	15	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
14	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					
13	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					
12	<b>Reserved</b>					
11	<b>Clear Command Buffer Enable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p style="margin-top: 5px;">This batch buffer needs to be preceded by a MI_FLUSH command or PIPE_CONTROL with CS Stall set.</p>	Format:	Enable			
Format:	Enable					
10	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					
9	<b>Reserved</b>					

<b>MI_BATCH_BUFFER_START</b>										
		Format: MBZ								
8	<b>Address Space Indicator</b>									
	<b>Description</b>									
	<p>SW must ensure the "Address Space Indicator" of the chained batch buffer to be same as the initial batch buffer. Ex: If the MI_BATCH_BUFFER_START executed from Ring Buffer has "Address Space Indicator" as "PPGTT" then all subsequent chained batch buffers (not second level Batch Buffers) must be in "PPGTT".                      Not complying to above programming will result in unknown behavior of HW.</p> <p>This field must be '0' unless the Per-Process GTT Enable is '1'</p>									
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>GGTT</td> <td>This batch buffer will be accessed via the GGTT.</td> </tr> <tr> <td>1h</td> <td>PPGTT</td> <td>This batch buffer will be accessed via the PPGTT.</td> </tr> </tbody> </table>	Value	Name	Description	0h	GGTT	This batch buffer will be accessed via the GGTT.	1h	PPGTT	This batch buffer will be accessed via the PPGTT.
Value	Name	Description								
0h	GGTT	This batch buffer will be accessed via the GGTT.								
1h	PPGTT	This batch buffer will be accessed via the PPGTT.								
7:0	<b>DWord Length</b>									
	Default Value:	0h Excludes DWord (0,1)								
	Format:	=n Total - Bias								
1	31:2	<b>Batch Buffer Start Address</b>								
	<table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]BatchBuffer</td> </tr> </table> <p>This field specifies Bits 31:2 of the starting address of the batch buffer.</p>	Format:	GraphicsAddress[31:2]BatchBuffer							
Format:	GraphicsAddress[31:2]BatchBuffer									
1	1:0	<b>Reserved</b>								
	Format:	MBZ								

<b>MI_CLFLUSH</b>				
Source:		RenderCS		
Length Bias:		2		
Flushes out the page given in the command out to system memory. This command is specific to the render engine. This command is not privileged.				
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value:	0h MI_COMMAND	
		Format:	OpCode	
	28:23	<b>MI Command Opcode</b>		
		Default Value:	27h Store DW MI_CLFLUSH	
		Format:	OpCode	
	22	<b>Use Global GTT</b> This bit must be 1 if the <b>Per Process GTT Enable</b> bit is clear.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	Per Process Graphics Address	This command will use the global PPGTT to translate the Address.
		1h	Global Graphics Address	This command will use the global GTT to translate the Address.
<b>Reserved</b>				
21:10	Format:	MBZ		
9:0	<b>DWord Length</b>			
	Default Value:	1h		
	Format:	=n Total Length - 2. Excludes DWord (0,1).		
1	31:12	<b>Page Base Address</b>		
		Format:	GraphicsAddress[31:12]	
	4KB aligned Page Address which software requires hardware to flush to DRAM.			
	11:6	<b>Starting Cacheline Offset</b>		
5:0	Format:	U6 Zero based starting cacheline offset to the Page Base Address.		
	<b>Reserved</b>			
2..n	31:0	<b>DW Representing a Half Cache Line</b>		
		Format:	MBZ	
The information given to hardware is the DW itself, not the contents. Hardware uses the DW count of the command to determine the offset from the base to flush out. The offset is ½ cache line (8 DW = 1HW) granular so for a full page, the command will need 4096 bytes / 4 bytes per DW / 8 DW per HW = 128 DW.				
<b>Programming Notes</b>				
Always even number of "DW Representing 1/2 cacheline" terms must be programmed.				

## MI\_CONDITIONAL\_BATCH\_BUFFER\_END

Source: VideoCS

Length Bias: 2

The MI\_CONDITIONAL\_BATCH\_BUFFER\_END command is used to conditionally terminate the execution of commands stored in a batch buffer initiated using a MI\_BATCH\_BUFFER\_START command. Termination of second level batch buffer due to this command will also terminate the parent/first level batch buffer.

### Programming Notes

This command is only valid with a 1st level batch buffer (bit 22 in MI\_BATCH\_BUFFER\_START is set to 0).

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 36h MI_CONDITIONAL_BATCH_BUFFER_END
	22	<b>Use Global GTT</b>
		Default Value: 0h DefaultVaueDesc
		Format: Boolean
		Format: U1 FormatDesc
21	<b>Compare Semaphore</b>	
	Default Value: 0h DefaultVaueDesc	
	Format: Boolean	
		If set, the value from the Compare Data Dword is compared to the value from the Compare Address in memory. If the value at Compare Address is greater than the Compare Data Dword, execution of current command buffer should continue. If clear, no comparison takes place.
20	<b>Reserved</b>	
19:8	<b>Reserved</b>	
	Format: MBZ	
7:0	<b>DWord Length</b>	
	Format: =n Total Length - 2	
	<b>Value</b>	<b>Name</b>
	0h	Excludes DWord (0,1) <b>[Default]</b>
1	31:0	<b>Compare Data Dword</b> Data dword to compare memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Semaphore Address is greater

<b>MI_CLFLUSH</b>				
		than this dword, the execution of the command buffer should continue.		
2	31:3	<p><b>Compare Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:3]</td> </tr> </table> <p>Qword address to fetch compare Mask (DW0) and Data Dword(DW1) from memory. HW will do AND operation on Mask(DW0) with Data Dword(DW1) and then compare the result against Semaphore Data Dword</p>	Format:	GraphicsAddress[31:3]
	Format:	GraphicsAddress[31:3]		
2:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			

<b>MI_CONDITIONAL_BATCH_BUFFER_END</b>						
Source:	RenderCS					
Length Bias:	2					
<p>The MI_CONDITIONAL_BATCH_BUFFER_END command is used to conditionally terminate the execution of commands stored in a batch buffer initiated using a MI_BATCH_BUFFER_START command. Termination of second level batch buffer due to this command will also terminate the parent/first level batch buffer.</p>						
DWord	Bit	Description				
0	31:29	<b>Command Type</b>				
		Default Value:	0h MI_COMMAND			
		Format:	OpCode			
	28:23	<b>MI Command Opcode</b>				
		Default Value:	36h MI_CONDITIONAL_BATCH_BUFFER_END			
		Format:	OpCode			
	22	<b>Use Global GTT</b>				
		Default Value:	0h			
			If set, this command will use the global GTT to translate the <b>Compare Address</b> . If clear, the PPGTT will be used to translate the <b>Compare Address</b> .			
	21	<b>Compare Semaphore</b>				
	Default Value:	0h				
		If set, the value from the Compare Data Dword is compared to the value from the Compare Address in memory. If the value at Compare Address is greater than the Compare Data Dword, execution of current command buffer should continue. If clear, no comparison takes place.				
20	<b>Reserved</b>					
19:8	<b>Reserved</b>					
	Format:	MBZ				
7:0	<b>DWord Length</b>					
	Format:	=n Total Length - 2. Excludes DWord (0,1).				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> </tr> </tbody> </table>	Value	Name	0h	[Default]
Value	Name					
0h	[Default]					
1	31:0	<b>Compare Data Dword</b> Data dword to compare memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Compare Address is greater than this dword, the execution of the command buffer should continue.				
2	31:3	<b>Compare Address</b>				
		Format:	GraphicsAddress[31:3]			
		Qword address to fetch Data Dword(DW0) from memory. HW will compare the Data Dword(DW0) with Compare Data Dword				
	2:0	<b>Reserved</b>				

## MI\_CONDITIONAL\_BATCH\_BUFFER\_END

Format:

MBZ



<b>MI_DISPLAY_FLIP</b>	
Source:	BlitterCS
Length Bias:	2
<p>The MI_DISPLAY_FLIP command is used to request a specific display plane to switch (flip) to display a new buffer. The buffer is specified with a starting address and pitch. The tiled attribute of the buffer start address is programmed as part of the packet.</p>	
<p>The operation this command performs is also known as a "display flip request" operation - in that the flip operation itself will occur at some point in the future. This command specifies when the flip operation is to occur: either synchronously with vertical retrace to avoid tearing artifacts</p>	
<b>Programming Notes</b>	
<p>This command simply requests a display flip operation -- command execution then continues normally. There is no guarantee that the flip (even if asynchronous) will occur prior to subsequent commands being executed. (Note that completion of the MI_FLUSH_DW command does not guarantee that outstanding flip operations have completed). The MI_WAIT_FOR_EVENT command must be used to provide this synchronization to avoid back to back MI_DISPLAY_FLIP commands to the same display plane - by pausing command execution until a pending flip has actually completed. This synchronization can also be performed by use of the Display Flip Pending hardware status. See Display Flip Synchronization in the Device Programming Interface chapter of MI Functions.</p>	
<p>After a display flip operation is requested, software is responsible for initiating any required synchronization with subsequent buffer clear or blitter operations. For multi-buffering (e.g., double buffering) operations, this will typically require updating SURFACE_STATE or the binding table to change the blitter (back) buffer. In addition, prior to any subsequent clear or blitter operations, software must typically ensure that the new blitter buffer is not actively being displayed. Again, the MI_WAIT_FOR_EVENT command or Display Flip Pending hardware status can be used to provide this synchronization. See Display Flip Synchronization in the Device Programming Interface chapter of MI Functions.</p>	
<p>The display buffer command uses the X and Y offset for the tiled buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For tiled buffers, the display subsystem uses the X and Y offset in generation of the final request to memory. The offset is always updated on the next vblank for both Synchronous and Asynch Flips. It is not necessary to have a flip enqueued to update the X and Y offset</p>	
<p>The display buffer command uses the linear DWord offset for the linear buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For linear buffers, the display subsystem uses the Dword offset in generation of the final request to memory.</p> <ul style="list-style-type: none"> <li>• For synchronous flips the offset is updated on the next vblank. It is not necessary to have a sync flip enqueued to update the DWord offset.</li> <li>• Linear memory does not support asynchronous flips.</li> </ul>	
<p>The full packet must be contained within the same cache line.</p>	
<p>There must be at least one valid command following this packet.</p>	
<p>Events must be unmasked in the Display Engine Render Response Mask Register (DE RRMR 0x44050) prior to waiting for them with a MI_WAIT_FOR_EVENT command, or in the case of</p>	

## MI\_DISPLAY\_FLIP

flips or scanlines, prior to starting the flip or loading the scanline. Unmasked events will wake command streamer as they occur, so for improved power savings it is recommended to only unmask events that are required. Programming the DE RRMR register can be done through MMIO or a LOAD\_REGISTER\_IMMEDIATE command.

DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value: 0h MI_COMMAND		
		Format: OpCode		
	28:23	MI Command Opcode	Default Value: 14h MI_DISPLAY_FLIP	
			Format: OpCode	
	22	<b>Async Flip Indicator</b>	Format: Enable	
			This bit should always be set if DW2 [1:0] == '01' (async flip). This field is required due to HW limitations. This bit is used by the blitter pipe while DW2 is used by the display hardware.	
	21:19	<b>Display (Plane) Select</b>	This field selects which display plane is to perform the flip operation.	
			<b>Value</b>	<b>Name</b>
			0h	Display Plane A
			1h	Display Plane B
2h			Display Sprite A	
3h			Display Sprite B	
4h			Display Plane C	
5h			Display Sprite C	
18:17	<b>Reserved</b>	Format: MBZ		
16	<b>Reserved</b>	Format: MBZ		
15:13	<b>Reserved</b>	Format: MBZ		
12:8	<b>Reserved</b>	Format: MBZ		
7:0	<b>DWord Length</b>	Format: =n Total Length - 2		
		For Synchronous Flips and Asynchronous Flips, this field must be programmed to 1h for a total length of 3.		
		<b>Value</b>	<b>Name</b>	

<b>MI_DISPLAY_FLIP</b>														
		<table border="1"> <tr> <td>0h</td> <td>Excludes DWord (0,1) <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>Reserved</td> </tr> </table>	0h	Excludes DWord (0,1) <b>[Default]</b>	1h	Reserved								
0h	Excludes DWord (0,1) <b>[Default]</b>													
1h	Reserved													
1	31	<b>Reserved</b> Format: _____ MBZ												
	30:16	<b>Reserved</b> Format: _____ MBZ												
	15:6	<b>Reserved</b>												
	5:1	<b>Reserved</b> Format: _____ MBZ												
	0	<b>Tile Parameter</b> Format: _____ Enable For Asynchronous Flips, this parameter cannot be changed. All the flips in a flip chain should maintain the same tile parameter as programmed with the last synchronous flip or direct thru MMIO. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Linear <b>[Default]</b></td> <td>For Synchronous Flips Only</td> </tr> <tr> <td>1h</td> <td>Tiled X</td> <td></td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> Performing a synchronous or asynchronous flip will drop any previous synchronous flip that has not yet completed.	Value	Name	Description	0h	Linear <b>[Default]</b>	For Synchronous Flips Only	1h	Tiled X				
Value	Name	Description												
0h	Linear <b>[Default]</b>	For Synchronous Flips Only												
1h	Tiled X													
2	31:12	<b>Display Buffer Base Address</b> Format: _____ GraphicsAddress[31:12] This field specifies Bits 31:12 of the Graphics Address of the new display buffer. <p style="text-align: center;"><b>Programming Notes</b></p> The Display buffer must reside completely in Main Memory. This address is always translated via the global (rather than per-process) GTT												
	11:3	<b>Reserved</b> Format: _____ MBZ												
	2	<b>Reserved</b>												
	1:0	<b>Flip Type</b> This field specifies whether the flip operation should be performed asynchronously to vertical retrace. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Sync Flip <b>[Default]</b></td> <td>The flip will occur during the vertical blanking interval - thus avoiding any tearing artifacts.</td> </tr> <tr> <td>01b</td> <td>Async Flip</td> <td>The flip will occur "as soon as possible" - and may exhibit tearing artifacts</td> </tr> <tr> <td>1b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	00b	Sync Flip <b>[Default]</b>	The flip will occur during the vertical blanking interval - thus avoiding any tearing artifacts.	01b	Async Flip	The flip will occur "as soon as possible" - and may exhibit tearing artifacts	1b	Reserved	
	Value	Name	Description											
00b	Sync Flip <b>[Default]</b>	The flip will occur during the vertical blanking interval - thus avoiding any tearing artifacts.												
01b	Async Flip	The flip will occur "as soon as possible" - and may exhibit tearing artifacts												
1b	Reserved													

# MI\_FLUSH

Source: RenderCS  
 Length Bias: 1

Description
<p>The MI_FLUSH command is used to perform an internal flush operation. The parser pauses on an internal flush until all drawing engines have completed any pending operations and the read caches are invalidated including the texture cache accessed via the Sampler or the data port. In addition, this command can also be used to:</p> <ul style="list-style-type: none"> <li>• Flush any dirty data in the Render Cache to memory. This is done by default, however this can be inhibited.</li> <li>• Invalidate the state and command cache.</li> </ul> <p><b>Usage Note:</b> After this command is completed and followed by a Store DWord-type command, CPU access to graphics memory will be coherent (assuming the Render Cache flush is not inhibited). This command is specific to the render engine. Other engines use MI_FLUSH_DW.</p> <p>To use this command, bit 12 in the MI_MODE(0x209c) must be enabled.</p> <p>If GFX_MODE (0x229C) bit 13, this command will cause a config write to MMIO register space with the address 0x4f100.</p> <p>MI_FLUSH command is no longer validated or supported. Use at your own risk.</p>

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 04h MI_FLUSH
		Format: OpCode
	22:7	<b>Reserved</b>
		Format: MBZ
	6	<b>Reserved</b>
		5
Format: Disable		
4	4	<b>Generic Media State Clear</b>
		Format: Disable
<p>If set, all generic media state context information will not be included with the next context save, assuming no new state is initiated after the flush. If clear, the generic media state context save state will not be affected. An MI_FLUSH with this bit set should be issued once all the Media Objects that will be processed by a given persistent root</p>		

<b>MI_DISPLAY_FLIP</b>		
		thread have been issued or when an MI_SET_CONTEXT switching from a generic media context to a 3D context completes. When using MI_SET_CONTEXT, once state is programmed, it will be saved and restarted as part of any context each time that context is saved/restored until an MI_FLUSH with this bit set is issued in that context.
3	<b>Reserved</b>	
2	<b>Render Cache Flush Inhibit</b>	
	Format:	Boolean
	If set, the Render Cache is not flushed as part of the processing of this command.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Flush      Flush the Render Cache.
	1h	Don't Flush      Do not flush the Render Cache.
1	<b>State/Instruction Cache Invalidate</b>	
	Format:	Boolean
	If set, Invalidates the State and Instruction Cache.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Don't Invalidate      Leave State/Instruction Cache unaffected.
	1h	Invalidate      Invalidate State/Instruction Cache.
0	<b>Reserved</b>	
	Format:	MBZ

<b>MI_FLUSH_DW</b>					
Source:	BlitterCS				
Length Bias:	2				
<p>The MI_FLUSH_DW command is used to perform an internal "flush" operation. The parser pauses on an internal flush until all drawing engines have completed any pending operations. In addition, this command can also be used to: Flush any dirty data to memory. Invalidate the TLB cache inside the hardware</p> <p><b>Usage note: After this command is completed with a Store DWord enabled, CPU access to graphics memory will be coherent (assuming the Render Cache flush is not inhibited).</b></p>					
DWord	Bit	Description			
0	31:29	<b>Command Type</b> Default Value: 0h MI_COMMAND			
	28:23	<b>MI Command Opcode</b> Default Value: 26h MI_FLUSH_DW			
	22	<b>Reserved</b> Format: U1			
	21	<b>Store Data Index</b> Format: U1 This field is valid only if the post-sync operation is not 0. If this bit is set, the store data address is actually an index into the hardware status page.			
	20:19	<b>Reserved</b> Format: MBZ			
	18	<b>TLB Invalidate</b> Format: U1  <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>If ENABLED, all TLBs belonging to Blitter Engine will be invalidated once the flush operation is complete. This bit is only valid when the Post-Sync Operation field is a value of 1h or 3h.</td> </tr> <tr> <td>If GFX_MODE (0x229c) bit 13, this command will cause a config write to MMIO register space with the address 0x4f100.</td> </tr> </tbody> </table>	Description	If ENABLED, all TLBs belonging to Blitter Engine will be invalidated once the flush operation is complete. This bit is only valid when the Post-Sync Operation field is a value of 1h or 3h.	If GFX_MODE (0x229c) bit 13, this command will cause a config write to MMIO register space with the address 0x4f100.
	Description				
	If ENABLED, all TLBs belonging to Blitter Engine will be invalidated once the flush operation is complete. This bit is only valid when the Post-Sync Operation field is a value of 1h or 3h.				
	If GFX_MODE (0x229c) bit 13, this command will cause a config write to MMIO register space with the address 0x4f100.				
	17	<b>Synchronize GFDT surface</b> Format: U1 If enabled, at the end of the current flush the last level cache is cleared of all the cachelines which have been marked with the special GFDT flags. Store DW must be enabled			
16	<b>Reserved</b> Format: MBZ				
15:14	<b>Post-Sync Operation</b> BitFieldDesc				

## MI\_FLUSH\_DW

		Value	Name	Description
		0h	No Write	No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.
		1h	Write Immediate Data QWord	Write the QWord containing Immediate Data Low, High DWs to the Destination Address
		2h	Reserved	Reserved
		3h		Write the TIMESTAMP register to the Destination Address with a granularity of 80ns. The upper 28 bits of the TIMESTAMP register are tied to '0'.
<b>Programming Notes</b>				
If executed in a non-secure batch buffer, the address given is in a PPGTT address space. If in a secure ring or batch, the address given is in GGTT space.				
13:10	<b>Reserved</b>	Format: <span style="float: right;">MBZ</span>		
9	<b>Reserved</b>	Format: <span style="float: right;">MBZ</span>		
8	<b>Notify Enable</b>	Format: <span style="float: right;">U1</span>		
If ENABLED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Control registers) once the sync operation is complete. See Interrupt Control Registers in Memory Interface Registers for details.				
7:6	<b>Reserved</b>	Format: <span style="float: right;">MBZ</span>		
5:0	<b>DWord Length</b>	Format: <span style="float: right;">=n Total Length - 2</span>		
		<b>Value</b>	<b>Name</b>	
		2h	Excludes DWord (0,1) = 1 for DWord, 2 for QWord	<b>[Default]</b>
1	31:3	<b>Address</b>		
		Format: <span style="float: right;">GraphicsAddress[31:3]U28</span>		
This field specifies Bits 31:3 of the Address where the DWord or QWord will be stored. Note that the address can only be QWord aligned, irrespective of data size.				
	2	<b>Destination Address Type</b>		
Defines address space of Destination Address				
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	PPGTT	Use PPGTT address space for DW write

<b>MI_FLUSH_DW</b>											
		<table border="1"> <tr> <td>1h</td> <td>GGTT</td> <td>Use GGTT address space for DW write</td> </tr> <tr> <td colspan="3" style="text-align: center;"><b>Programming Notes</b></td> </tr> <tr> <td colspan="3">Ignored if "No write" is the selected in Operation.</td> </tr> </table>	1h	GGTT	Use GGTT address space for DW write	<b>Programming Notes</b>			Ignored if "No write" is the selected in Operation.		
1h	GGTT	Use GGTT address space for DW write									
<b>Programming Notes</b>											
Ignored if "No write" is the selected in Operation.											
	1:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ										
2..3	31:0	<p><b>Immediate Data</b></p> <p>This field specifies the DWord value to be written to the targeted location. DW2 is the lower DW if QW is desired. Only valid when 15:14 in header is set to 1h</p> <p>To avoid hitting a known hardware bug, drivers cannot send a QW write when bit 5 of the address is '1'</p>									



<b>MI_FLUSH_DW</b>												
Source:	VideoCS											
Length Bias:	2											
<p>The MI_FLUSH_DW command is used to perform an internal "flush" operation. The parser pauses on an internal flush until all drawing engines have completed any pending operations. In addition, this command can also be used to: Flush any dirty data to memory. Invalidate the TLB cache inside the hardware Usage note: After this command is completed with a Store DWord enabled, CPU access to graphics memory will be coherent (assuming the Render Cache flush is not inhibited).</p>												
DWord	Bit	Description										
0	31:29	<b>Command Type</b> <table border="1"> <tr> <td>Default Value:</td> <td>0h MI_COMMAND</td> </tr> </table>	Default Value:	0h MI_COMMAND								
	Default Value:	0h MI_COMMAND										
	28:23	<b>MI Command Opcode</b> <table border="1"> <tr> <td>Default Value:</td> <td>26h MI_FLUSH_DW</td> </tr> </table>	Default Value:	26h MI_FLUSH_DW								
	Default Value:	26h MI_FLUSH_DW										
	22	<b>Reserved</b>										
	21	<b>Store Data Index</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This field is valid only if the post-sync operation is not 0. If this bit is set, the store data address is actually an index into the hardware status page.</p>	Format:	U1								
	Format:	U1										
	20:19	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
	Format:	MBZ										
	18	<b>TLB Invalidate</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <table border="1" style="margin-top: 5px;"> <thead> <tr> <th colspan="3" style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td colspan="3">If ENABLED, all TLBs belonging to Video Engine will be invalidated once the flush operation is complete. This bit is only valid when the Post-Sync Operation field is a value of 1h or 3h.</td> </tr> <tr> <td colspan="3">If GFX_MODE(0x229c) bit 13, this command will cause a config write to MMIO register space with the address 0x4f100.</td> </tr> </tbody> </table>	Format:	U1	Description			If ENABLED, all TLBs belonging to Video Engine will be invalidated once the flush operation is complete. This bit is only valid when the Post-Sync Operation field is a value of 1h or 3h.			If GFX_MODE(0x229c) bit 13, this command will cause a config write to MMIO register space with the address 0x4f100.	
Format:	U1											
Description												
If ENABLED, all TLBs belonging to Video Engine will be invalidated once the flush operation is complete. This bit is only valid when the Post-Sync Operation field is a value of 1h or 3h.												
If GFX_MODE(0x229c) bit 13, this command will cause a config write to MMIO register space with the address 0x4f100.												
17	<b>Synchronize GFDT surface</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>If enabled, at the end of the current flush the last level cache is cleared of all the cachelines which have been marked with the special GFDT flags. Store DW must be enabled</p>	Format:	U1									
Format:	U1											
16	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ											
15:14	<b>Post-Sync Operation</b> BitFieldDesc <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No Write</td> <td>No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.</td> </tr> </tbody> </table>	Value	Name	Description	0h	No Write	No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.					
Value	Name	Description										
0h	No Write	No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.										

<b>MI_FLUSH_DW</b>				
	1h	Write Immediate Data	HW implicitly detects the Data size to be Qword or Dword to be written to memory based on the command dword length programmed . When Dword Length indicates Qword, Writes the QWord containing Immediate Data Low, High DWs to the Destination Address . When Dword Length indicates Dword, Writes the DWord containing Immediate Data Low to the Destination Address	
	2h	Reserved	Reserved	
	3h		Write the TIMESTAMP register to the Destination Address with a granularity of 80ns. The upper 28 bits of the TIMESTAMP register are tied to '0'.	
	13:10	<b>Reserved</b>		
		Format:	MBZ	
	9	<b>Reserved</b>		
		Format:	MBZ	
	8	<b>Notify Enable</b>		
		Format:	U1	
		If ENABLED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Control registers) once the sync operation is complete. See Interrupt Control Registers in Memory Interface Registers for details.		
7	<b>Video Pipeline Cache invalidate</b>			
	Format:	U1		
	Enable the invalidation of the video cache at the end of this flush			
6	<b>Reserved</b>			
5:0	<b>DWord Length</b>			
	Format:	=n Total Length - 2		
	<b>Value</b>	<b>Name</b>		
	2h	Excludes DWord (0,1) = 1 for DWord, 2 for QWord	<b>[Default]</b>	
1	31:3	<b>Address</b>		
		Format:	GraphicsAddress[31:3]U28	
		This field specifies Bits 31:3 of the Address where the DWord or QWord will be stored. Note that the address can only be QWord aligned, irrespective of data size.		
	2	<b>Destination Address Type</b>		
	Defines address space of Destination Address			
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0h	PPGTT	Use PPGTT address space for DW write	
	1h	GGTT	Use GGTT address space for DW write	

<b>MI_FLUSH_DW</b>		
		<b>Programming Notes</b>
		Ignored if "No write" is the selected in Operation.
	1:0	<b>Reserved</b>
		Format: <span style="float: right;">MBZ</span>
2..3	31:0	<b>Immediate Data</b>
		This field specifies the DWord value to be written to the targeted location. DW2 is the lower DW if QW is desired. Only valid when 15:14 in header is set to 1h
		To avoid hitting a known hardware bug, drivers cannot send a QW write when bit 5 of the address is '1'

<b>MI_LOAD_REGISTER_IMM</b>		
Source:	BlitterCS	
Length Bias:	2	
<p>The MI_LOAD_REGISTER_IMM command requests a write of up to a DWord constant supplied in the command to the specified Register Offset (i.e., offset into Memory-Mapped Register Range). The register is loaded before the next command is executed.</p>		
DWord	Bit	Description
0	31:29	<b>Command Type</b> Default Value: 0h MI_COMMAND
	28:23	<b>MI Command Opcode</b> Default Value: 22h MI_
	22:12	<b>Reserved</b> Format: MBZ
	11:8	<b>Byte Write Disables</b> Format: Enable[4] Bit 8 corresponds to Data DWord [7:0]  Range: Must specify a valid register write operation If [11:8] is '1111b', then the register write will not occur. If [11:8] is '0000b', then the register DW will be updated. Any other value, the behavior will be specifically specified by the register or the behavior is undefined.
	7:0	<b>DWord Length</b> Default Value: 1h Excludes DWord (0,1) Format: =n Total Length - 2
1	31:23	<b>Reserved</b> Format: MBZ
	22:2	<b>Register Offset</b> Format: U21 Format: MmioAddress[22:2] This field specifies bits [22:2] of the offset into the Memory Mapped Register Range (i.e., this field specifies a DWord offset).
	1:0	<b>Reserved</b> Format: MBZ
2	31:0	<b>Data DWord</b> Mask: Bytes Write Disables Format: U32 This field specifies the DWord value to be written to the targeted location.

<b>MI_LOAD_REGISTER_IMM</b>			
Source:	RenderCS		
Length Bias:	2		
<p>The MI_LOAD_REGISTER_IMM command requests a write of up to a DWord constant supplied in the command to the specified Register Offset (i.e., offset into Memory-Mapped Register Range).</p>			
<b>Programming Notes</b>			
<p>A stalling flush must be sent down pipeline before issuing this command.            To ensure this command gets executed before upcoming commands in the ring, either a stalling pipeControl should be sent after this command, or MMIO 0x20C0 bit 7 should be set to 1.            The following addresses should NOT be used for LRIs:</p> <ol style="list-style-type: none"> <li>1. 0x8800 - 0x88FF</li> <li>2. &gt;= 0xC0000</li> </ol> <p>Limited LRI cycles to the Display Engine (0x40000-0xBFFFF) are allowed, but must be spaced to allow only one pending at a time. This can be done by issuing an SRM to the same address immediately after each LRI.</p> <p>MI_LOAD_REGISTER_IMM command to program Scanline Register followed by Wait For Event command with Scanline Wait, should always be programmed in the same cacheline together without any commands (including pipe control) in between and also should be submitted in the same ring dispatch.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	22h MI_LOAD_REGISTER_IMM
		Format:	OpCode
	22:13	<b>Reserved</b>	
		Format:	MBZ
	12	<b>Reserved</b>	
	11:8	<b>Byte Write Disables</b>	
Format:		Enable[4] Bit 8 corresponds to Data DWord [7:0]	
Range: Must specify a valid register write operation If [11:8] is '1111b', then this command will behave as a NOOP. Otherwise, the value is forwarded to the destination register.			
7:0	<b>DWord Length</b>		
	Default Value:	1h Excludes DWord (0,1)	
	Format:	=n Total Length - 2. Excludes DWord (0,1).	

<b>MI_LOAD_REGISTER_IMM</b>						
1	31:23	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
	22:2	<p><b>Register Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Format:</td> <td>MmioAddress[22:2]</td> </tr> </table> <p>This field specifies bits [22:2] of the offset into the Memory Mapped Register Range (i.e., this field specifies a DWord offset).</p>	Format:	MmioAddress[22:2]		
Format:	MmioAddress[22:2]					
1:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					
2	31:0	<p><b>Data DWord</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Mask:</td> <td>Bytes Write Disables</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This field specifies the DWord value to be written to the targeted location.</p>	Mask:	Bytes Write Disables	Format:	U32
Mask:	Bytes Write Disables					
Format:	U32					

<b>MI_LOAD_REGISTER_IMM</b>		
Source:	VideoCS	
Length Bias:	2	
<p>The MI_LOAD_REGISTER_IMM command requests a write of up to a DWord constant supplied in the command to the specified Register Offset (i.e., offset into Memory-Mapped Register Range). The register is loaded before the next command is executed.</p>		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
	Format: OpCode	
	28:23	<b>MI Command Opcode</b>
		Default Value: 22h MI_LOAD_REGISTER_IMM
Format: OpCode		
22:12	<b>Reserved</b>	
Format: MBZ		
11:8	<b>Byte Write Disables</b>	
	Format: Enable[4] (bit 8 corresponds to Data DWord [7:0]).	
	<p>Range: Must specify a valid register write operation</p> <p>If [11:8] is '1111b', then the register write will not occur.</p> <p>If [11:8] is '0000b', then the register DW will be updated.</p> <p>Any other value, the behavior will be specifically specified by the register or the behavior is undefined.</p>	
7:0	<b>DWord Length</b>	
	Default Value: 0h Excludes DWord (0,1)	
	Format: =n Total Length - 2	
1	31:23	<b>Reserved</b>
	Format: MBZ	
	22:2	<b>Register Offset</b>
Format: MmioAddress[22:2]		
This field specifies bits [22:2] of the offset into the Memory Mapped Register Range (i.e., this field specifies a DWord offset). Mapped		
1:0	<b>Reserved</b>	
Format: MBZ		
2	31:0	<b>Data DWord</b>
		Format: U32 FormatDesc
This field specifies the DWord value to be written to the targeted location.		

## MI\_LOAD\_REGISTER\_MEM

Source: RenderCS, BlitterCS, VideoCS

Length Bias: 2

The MI\_LOAD\_REGISTER\_MEM command requests from a memory location and stores that DWord to a register.

### Programming Notes

The command temporarily halts commands that will cause cycles down the 3D pipeline.

The following addresses should NOT be used for LRIs:

- 0x8800 - 0x88FF
- >= 0xC0000

Limited LRI cycles to the Display Engine (0x40000-0xBFFFF) are allowed, but must be spaced to allow only one pending at a time. This can be done by issuing an SRM to the same address immediately after each LRI.

Any updates to the memory location exercised by this command must be ensured to be coherent in memory prior to programming of this command. This must be achieved by programming "16" dummy MI\_STORE\_DATA\_IMM (write to scratch space) commands prior to programming of this command.

Example:

MI\_STORE\_REGISTER\_MEM (0x2288, 0x2CF0\_0000)

.....

.....

MI\_STORE\_DATA\_IMM (16 times) (Dummy data, Scratch Address)

MI\_LOAD\_REGISTER\_MEM(0x2288, 0x2CF0\_0000)

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 29h MI_LOAD_REGISTER_MEM
Format: OpCode		
22	<b>Use Global GTT</b>	
	This bit must be 1 if the Per Process GTT Enable bit is clear.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Per Process Graphics Address      This command will use the per process GTT to translate the Address.
1h	Global Graphics Address      This command will use the global GTT to translate the Address.	
21	<b>Async Mode Enable</b>	
	If this bit is set then the command stream will not wait for completion of this command before executing the next command. Please refer to the LOAD_INDIRECT and Predicate registers for usage of this bit.	
20:8	<b>Reserved</b>	
	Format: MBZ	



<b>MI_LOAD_REGISTER_MEM</b>						
	7:0	<p><b>DWord Length</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1h Excludes DWord (0,1)</td> </tr> <tr> <td>Format:</td> <td>=n Total Length - 2. Excludes DWord (0,1).</td> </tr> </table>	Default Value:	1h Excludes DWord (0,1)	Format:	=n Total Length - 2. Excludes DWord (0,1).
Default Value:	1h Excludes DWord (0,1)					
Format:	=n Total Length - 2. Excludes DWord (0,1).					
1	31:23	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
	22:2	<p><b>Register Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>MMIOAddress[22:2]</td> </tr> </table> <p>This field specifies Bits 22:2 of the Register offset the DWord will be written to. As the register address must be DWord-aligned, Bits 1:0 of that address MBZ.</p>	Format:	MMIOAddress[22:2]		
Format:	MMIOAddress[22:2]					
1:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					
2	31:2	<p><b>Memory Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]</td> </tr> </table> <p>This field specifies the address of the memory location where the register value specified in the DWord above will read from. The address specifies the DWord location of the data. Range = GraphicsVirtualAddress[31:2] for a DWord register</p>	Format:	GraphicsAddress[31:2]		
	Format:	GraphicsAddress[31:2]				
1:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					

<b>MI_NOOP</b>												
Source:	BlitterCS											
Length Bias:	1											
<p>The MI_NOOP command basically performs a "no operation" in the command stream and is typically used to pad the command stream (e.g., in order to pad out a batch buffer to a QWord boundary). However, there is one minor (optional) function this command can perform - a 22-bit value can be loaded into the MI NOPID register. This provides a general-purpose command stream tagging ("breadcrumb") mechanism (e.g., to provide sequencing information for a subsequent breakpoint interrupt).</p>												
DWord	Bit	Description										
0	31:29	<b>Command Type</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0h MI_COMMAND</td> </tr> </table>	Default Value:	0h MI_COMMAND								
	Default Value:	0h MI_COMMAND										
	28:23	<b>MI Command Opcode</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0h MI_NOOP</td> </tr> </table>	Default Value:	0h MI_NOOP								
	Default Value:	0h MI_NOOP										
	22	<b>Identification Number Register Write Enable</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">Enable</td> </tr> </table> <p>This field enables the value in the Identification Number field to be written into the MI NOPID register. If disabled, that register is unmodified - making this command an effective "no operation" function.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">Disable</td> <td>Do not write the NOP_ID register.</td> </tr> <tr> <td style="text-align: center;">1h</td> <td style="text-align: center;">Enable</td> <td>Write the NOP_ID register.</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	Do not write the NOP_ID register.	1h	Enable
Format:	Enable											
Value	Name	Description										
0h	Disable	Do not write the NOP_ID register.										
1h	Enable	Write the NOP_ID register.										
21:0	<b>Identification Number</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">U22</td> </tr> </table> <p>This field contains a 22-bit number which can be written to the MI NOPID register.</p>	Format:	U22									
Format:	U22											

<b>MI_NOOP</b>												
Source:	RenderCS											
Length Bias:	1											
<p>The MI_NOOP command basically performs a "no operation" in the command stream and is typically used to pad the command stream (e.g., in order to pad out a batch buffer to a QWord boundary). However, there is one minor (optional) function this command can perform - a 22-bit value can be loaded into the MI NOPID register. This provides a general-purpose command stream tagging ("breadcrumb") mechanism (e.g., to provide sequencing information for a subsequent breakpoint interrupt).</p>												
<b>Performance</b>												
<p>The MI_NOOP process time is reduced to 1 clock. An example use of the improved NOOP throughput is for some multi-pass media applications where some unwanted media object commands are replaced by MI_NOOP commands without repacking the commands in a batch buffer.</p>												
DWord	Bit	Description										
0	31:29	<b>Command Type</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0h MI_COMMAND</td> </tr> </table>	Default Value:	0h MI_COMMAND								
	Default Value:	0h MI_COMMAND										
	28:23	<b>MI Command Opcode</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0h MI_NOOP</td> </tr> </table>	Default Value:	0h MI_NOOP								
	Default Value:	0h MI_NOOP										
	22	<b>Identification Number Register Write Enable</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables the value in the Identification Number field to be written into the MI NOPID register. If disabled, that register is unmodified, making this command an effective "no operation" function.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Do not write the NOP_ID register.</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Write the NOP_ID register.</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	Do not write the NOP_ID register.	1h	Enable
Format:	Enable											
Value	Name	Description										
0h	Disable	Do not write the NOP_ID register.										
1h	Enable	Write the NOP_ID register.										
21:0	<b>Identification Number</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U22</td> </tr> </table> <p>This field contains a 22-bit number which can be written to the MI NOPID register.</p>	Format:	U22									
Format:	U22											

<b>MI_NOOP</b>			
Source:	VideoCS		
Length Bias:	1		
<p>The MI_NOOP command basically performs a "no operation" in the command stream and is typically used to pad the command stream (e.g., in order to pad out a batch buffer to a QWord boundary). However, there is one minor (optional) function this command can perform - a 22-bit value can be loaded into the MI NOPID register. This provides a general-purpose command stream tagging ("breadcrumb") mechanism (e.g., to provide sequencing information for a subsequent breakpoint interrupt).</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	00h MI_NOOP
		Format:	OpCode
	22	<b>Identification Number Register Write Enable</b>	
		Format:	Enable
		This field enables the value in the Identification Number field to be written into the MI NOPID register. If disabled, that register is unmodified - making this command an effective "no operation" function.	
		<b>Value</b>	<b>Name</b>
1		Write the NOP_ID register.	
21:0	<b>Identification Number</b>		
	Format:	U22	
This field contains a 22-bit number which can be written to the MI NOPID register.			

<b>MI_PREDICATE</b>				
Source:		RenderCS		
Length Bias:		1		
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value:	0h MI_COMMAND	
		Format:	OpCode	
	28:23	<b>MI Command Opcode</b>		
		Default Value:	0Ch MI_PREDICATE	
		Format:	OpCode	
	22:8	<b>Reserved</b>		
		Format:	MBZ	
	7:6	<b>Load Operation</b>		
		This field controls if/how the Predicate state bit is modified.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	LOADOP_KEEP	The Predicate state bit is unmodified.
1h		Reserved		
2h		LOADOP_LOAD	The Predicate state bit is loaded with the combine operation result.	
5	<b>Reserved</b>			
	Format:	MBZ		
4:3	<b>Combine Operation</b>			
	This field controls if/how the result of the compare operation is combined with the current Predicate state bit.			
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0h	COMBINEOP_SET	The combine operation output the compare result unmodified.	
	1h	COMBINEOP_AND	The combine operation outputs the AND of the compare result and the current Predicate state bit.	
	2h	COMBINEOP_OR	The combine operation outputs the OR of the compare result and the current Predicate state bit.	
2	<b>Reserved</b>			
	Format:	MBZ		
1:0	<b>Compare Operation</b>			
	This field controls how Data DWord 0 and Data DWord 1 fields are used to generate a compare operation result and possibly modify the PredicateData register.			
	<b>Value</b>	<b>Name</b>	<b>Description</b>	

## MI\_PREDICATE

		0h	COMPAREOP_TRUE	The compare operation outputs TRUE. The PredicateData register is unmodified.
		1h	COMPAREOP_FALSE	The compare operation outputs FALSE. The PredicateData register is unmodified.
		2h	COMPAREOP_SRCS_EQUAL	(MItemp0 - MItemp1) is computed and loaded into the PredicateData register. The compare operation outputs (MItemp0 == MItemp1).
		3h	COMPAREOP_DELTAS_EQUAL	(MItemp0 - MItemp1) is computed and compared to the PredicateData register. If the values are equal, the compare operation outputs TRUE, otherwise it outputs FALSE. The PredicateData register is unmodified.

<b>MI_REPORT_HEAD</b>		
Source:	BlitterCS	
Length Bias:	1	
<p>The MI_REPORT_HEAD command causes the Head Pointer value of the active ring buffer to be written to a cacheable (snooped) system memory location.</p>		
<b>Programming Notes</b>		
<p>This command must not be executed from a Batch Buffer (Refer to the description of the HWS_PGA register).</p>		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value:   0h MI_COMMAND
	28:23	<b>MI Command Opcode</b>
		Default Value:   07h MI_REPORT_HEAD
	22:0	<b>Reserved</b>
		Format:   MBZ

## MI\_REPORT\_HEAD

Source: RenderCS  
 Length Bias: 1

The MI\_REPORT\_HEAD command causes the Head Pointer value of the active ring buffer to be written to a cacheable (snooped) system memory location. The location written is relative to the address programmed in the Hardware Status Page Address Register.

**Programming Notes**

This command must not be executed from a Batch Buffer. (Refer to the description of the HWS\_PGA register.)

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 07h MI_REPORT_HEAD
		Format: OpCode
22:0	<b>Reserved</b>	
	Format: MBZ	



<b>MI_REPORT_HEAD</b>			
Source:	VideoCS		
Length Bias:	1		
The MI_REPORT_HEAD command causes the Head Pointer value of the ring buffer to be written to a cacheable (snooped) system memory location.			
<b>Programming Notes</b>			
This command must not be executed from a Batch Buffer (Refer to the description of the HWS_PGA register).			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	07h MI_REPORT_HEAD
		Format:	OpCode
	22:0	<b>Reserved</b>	
		Format:	MBZ

## MI\_SEMAPHORE\_MBOX

Source: BlitterCS

Length Bias: 2

### Description

MI\_SEMAPHORE\_MBOX command provides capability in Blitter Engine to wait conditionally until a given synchronization register gets updated with a value greater than the "SEMAPHORE\_DATA\_DWORD" mentioned inline in this command. Synchronization registers can be updated through CPU MMIO access or through execution of MI\_LOAD\_REGISTER\_IMM command in other engines. Synchronization between contexts (especially between contexts running on 2 different engines) is provided by the MI\_SEMAPHORE\_MBOX command.

If execution is stalled due to this command, the engine will specify that the engine is IDLE to the power management engine.

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value: 0h MI_COMMAND	
		Format: OpCode	
	28:23		<b>MI Command Opcode</b>
			Default Value: 16h MI_SEMAPHORE_MBOX
			Format: OpCode
	22:21		<b>Reserved</b>
			Format: MBZ
	20		<b>Reserved</b>
			Default Value: 1h
			Format: Must Be One
	19		<b>Reserved</b>
Format: MBZ			
18		<b>Reserved</b>	
		Default Value: 1h	
		Format: Must Be One	
17:16		<b>Register Select</b>	
		This field indicates the synchronization register to be used for comparison with the inline data.	
		<b>Value</b>	<b>Name</b>
		0h	CS register (BRSYNC)
		1h	Reserved
		2h	VCS register (BVSYNC)
3h	Reserved		
15:8		<b>Reserved</b>	
		Format: MBZ	
7:0		<b>DWord Length</b>	

<b>MI_SEMAPHORE_MBOX</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>1h Excludes DWord (0,1)</td> </tr> <tr> <td>Format:</td> <td>=n Total Length - 2</td> </tr> </table>	Default Value:	1h Excludes DWord (0,1)	Format:	=n Total Length - 2
Default Value:	1h Excludes DWord (0,1)					
Format:	=n Total Length - 2					
1	31:0	<p><b>Semaphore Data Dword</b></p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Inline Data Dword to compare with the selected synchronization register. The Data dword is supplied by software to control execution of the command buffer. If the data in the selected synchronization register is greater than this dword, the execution of the command buffer continues.</p>	Format:	U32		
Format:	U32					
2	31:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ					

<b>MI_SEMAPHORE_MBOX</b>			
Source:	RenderCS		
Length Bias:	2		
<p>MI_SEMAPHORE_MBOX command provides capability in Render Engine to wait conditionally until a given synchronization register gets updated with a value greater than the "SEMAPHORE_DATA_DWORD" mentioned inline in this command. Synchronization registers can be updated through CPU MMIO access or through execution of MI_LOAD_REGISTER_IMM command in other engines.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	16h MI_SEMAPHORE_MBOX
		Format:	OpCode
	22:21	<b>Reserved</b>	
		Format:	MBZ
	20	<b>Reserved</b>	
		Default Value:	1h
		Format:	Must Be One
	19	<b>Reserved</b>	
		Format:	MBZ
18	<b>Reserved</b>		
	Default Value:	1h	
	Format:	Must Be One	
17:16	<b>Register Select</b>	This field indicates the synchronization register to be used for comparison with the inline data.	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	RVSYNC	VCS Register
	1h	Reserved	Reserved
	2h	RBSYNC	BCS Register
3h	Reserved	Reserved	
15:14	<b>Reserved</b>		
	Format:	MBZ	
13:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	1h	
	Format:	=n Total Length - 2. Excludes DWord (0,1).	
1	31:0	<b>Semaphore Data Dword</b>	

<b>MI_SEMAPHORE_MBOX</b>				
		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U32</td> </tr> </table> <p>Inline Data Dword to compare with the selected synchronization register. The Data dword is supplied by software to control execution of the command buffer. If the data in the selected synchronization register is greater than this dword, the execution of the command buffer continues.</p>	Format:	U32
Format:	U32			
2	31:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			

<b>MI_SEMAPHORE_MBOX</b>			
Source:	VideoCS		
Length Bias:	2		
<b>Description</b>			
<p>MI_SEMAPHORE_MBOX command provides capability in Video Engine to wait conditionally until a given synchronization register gets updated with a value greater than the "SEMAPHORE_DATA_DWORD" mentioned inline in this command. Synchronization registers can be updated through CPU MMIO access or through execution of MI_LOAD_REGISTER_IMM command in other engines.</p> <p>If execution is stalled due to this command, the engine will specify that the engine is IDLE to the power management engine.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	16h MI_SEMAPHORE_MBOX
		Format:	OpCode
	22:21	<b>Reserved</b>	
		Format:	MBZ
	20	<b>Reserved</b>	
		Default Value:	1h
	Format:	Must Be One	
19	<b>Reserved</b>		
	Format:	MBZ	
18	<b>Reserved</b>		
	Default Value:	1h	
	Format:	Must Be One	
17:16	<b>Register Select</b>		
	This field indicates the synchronization register to be used for comparison with the inline data.		
	<b>Value</b>	<b>Name</b>	
	0h	BCS register (VBSYNC)	
	1h	Reserved	
	2h	CS register (VRSYNC)	
	3h	Reserved	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	1h Excludes DWord (0,1)	

<b>MI_SEMAPHORE_MBOX</b>		
		Format: =n Total Length - 2
1	31:0	<p><b>Semaphore Data Dword</b></p> <p>Format: U32</p> <p>Inline Data Dword to compare with the selected synchronization register. The Data dword is supplied by software to control execution of the command buffer. If the data in the selected synchronization register is greater than this dword, the execution of the command buffer continues.</p>
2	31:0	<p><b>Reserved</b></p> <p>Format: MBZ</p>

## MI\_SET\_CONTEXT

Source: RenderCS  
 Length Bias: 2

The MI\_SET\_CONTEXT command is used to specify the *logical* context associated with the hardware context. A logical context is an area in memory used to store hardware context information, and the context is referenced via a 2KB-aligned pointer. If the (new) logical context is different (i.e., at a different memory address), the device saves the current HW context values to the current logical context address, and then restores (loads) the new logical context by reading the context from the new address and loading it into the hardware context state. If the logical context address specified in this command matches the current logical context address, this command is effectively treated as a NOOP. **Specific to the Render command stream only.**

This command also includes some controls over the context save/restore process.

- The **Force Restore** bit can be used to refresh the on-chip device state from the same memory address if the indirect state buffers have been modified.
- The **Restore Inhibit** bit can be used to prevent the new context from being loaded at all. This must be used to prevent an uninitialized context from being loaded. Once software has initialized a context (by setting all state variables to initial values via commands), the context can then be stored and restored normally.
- This command needs to be always followed by a single MI\_NOOP instruction to workaround a silicon issue.
- When switching from a generic media context to a 3D context, the generic media state must be cleared via the Generic Media State Clear bit 16 in PIPE\_CONTROL (or bit 4 in MI\_FLUSH) before saving 3D context.
- MI\_SET\_CONTEXT commands are permitted only within a ring buffer (not within a batch buffer).

### Programming Notes

MI\_ARB\_ON\_OFF with 'Arbitration Enable Reset' set should be programmed before an MI\_SET\_CONTEXT command. MI\_ARB\_ON\_OFF with 'Arbitration Enable' set should be programmed after an MI\_SET\_CONTEXT command. This programming ensures that PSMI context switch flows do not conflict with MI\_SET\_CONTEXT flows.

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
Default Value: 18h MI_SET_CONTEXT		
Format: OpCode		
22:8	<b>Reserved</b>	
	Format: MBZ	
7:0	<b>DWord Length</b>	
	Default Value: 0h	
	Format: =n Total Length - 2. Excludes DWord (0,1).	



<b>MI_SET_CONTEXT</b>							
1	31:12	<p><b>Logical Context Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>GraphicsAddress[31:12]LogicalContext</td> </tr> </table> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center; background-color: #e6f2ff;">Description</th> </tr> </thead> <tbody> <tr> <td> <p>This field contains the 4KB-aligned graphics memory address of the Logical Context that is to be loaded into the hardware context. If this address is equal to the CCID register associated with the current ring, no load will occur. Prior to loading this new context, the device will save the existing context as required. After the context switch operation completes, this address will be loaded into the associated CCID register.</p> </td> </tr> <tr> <td> <p>This field needs to be 4KB aligned virtual address.</p> </td> </tr> </tbody> </table>	Format:	GraphicsAddress[31:12]LogicalContext	Description	<p>This field contains the 4KB-aligned graphics memory address of the Logical Context that is to be loaded into the hardware context. If this address is equal to the CCID register associated with the current ring, no load will occur. Prior to loading this new context, the device will save the existing context as required. After the context switch operation completes, this address will be loaded into the associated CCID register.</p>	<p>This field needs to be 4KB aligned virtual address.</p>
	Format:	GraphicsAddress[31:12]LogicalContext					
	Description						
	<p>This field contains the 4KB-aligned graphics memory address of the Logical Context that is to be loaded into the hardware context. If this address is equal to the CCID register associated with the current ring, no load will occur. Prior to loading this new context, the device will save the existing context as required. After the context switch operation completes, this address will be loaded into the associated CCID register.</p>						
	<p>This field needs to be 4KB aligned virtual address.</p>						
	11:10	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
	Format:	MBZ					
	9	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
	Format:	MBZ					
	8	<p><b>Reserved, Must be 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>Must Be One</td> </tr> </table>	Format:	Must Be One			
Format:	Must Be One						
7:5	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
4	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
3	<p><b>Extended State Save Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>Enable</td> </tr> </table> <p>If set, the extended state identified in the Logical Context Data section of the Memory Data Formats chapter is saved as part of switching away from this logical context. This bit will be stored in the associated CCID register to control the context save operation when switching away from this context (as part of a subsequent MI_SET_CONTEXT command). This bit must be 1 when RS2 power state is enabled (via MCHBAR, offset 0x11B8)</p>	Format:	Enable				
Format:	Enable						
2	<p><b>Extended State Restore Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>Enable</td> </tr> </table> <p>If set, the extended state identified in the Logical Context Data section of the Memory Data Formats chapter is loaded (or restored) as part of switching to this logical context. This method can be used to restore things such as filter coefficients using the indirect state restore followed by a restore of the extended logical context data. This bit affects the switch (if required) to the context specified in Logical Context Address. This bit will also be stored in the associated CCID register to control a subsequent context save operation when switching to this context (as part of a subsequent ring buffer switch). This bit must be 1 when RS2 power state is enabled (via MCHBAR, offset 0x11B8)</p>	Format:	Enable				
Format:	Enable						
1	<p><b>Force Restore</b></p> <p>When switching to this logical context a comparison between Logical Context Address and the</p>						

## MI\_SET\_CONTEXT

		contests of the CCID register is performed. Normally, matching addresses prevent a context restore from occurring; however, when this bit is set a context restore is forced to occur. This bit cannot be set with Restore Inhibit. Note: This bit is not saved in the associated CCID register. It only affects the processing of this command.
	0	<b>Restore Inhibit</b> If set, the restore of the HW context from the logical context specified by Logical Context Address is inhibited (i.e., the existing HW context values are maintained). This bit must be used to prevent the loading of an uninitialized logical context. If clear, the context switch proceeds normally. This bit cannot be set with Force Restore. Note: This bit is not saved in the associated CCID register. It only affects the processing of this command.

<b>MI_STORE_DATA_IMM</b>		
Source:	RenderCS	
Length Bias:	2	
<p>The MI_STORE_DATA_IMM command requests a write of the QWord constant supplied in the packet to the specified Memory Address. As the write targets a System Memory Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).</p>		
<b>Programming Notes</b>		
<ul style="list-style-type: none"> <li>This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll un-cached memory or device registers).</li> <li>This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete eventually, there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.</li> </ul>		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 20h MI_STORE_DATA_IMM Format: OpCode
	22	<b>Use Global GTT</b>
	Format: Boolean	
	If set, this command will use the global GTT to translate the Address. If clear, the PPGTT will be used. This bit must be '1' if the Per Process GTT Enable bit is clear.	
	21	<b>Reserved</b>
Format: MBZ		
20:10	<b>Reserved</b>	
Format: MBZ		
9:6	<b>Reserved</b>	
Format: MBZ		
5:0	<b>DWord Length</b>	Default Value: 2h Excludes DWord (0,1)
		Format: =n Total Length - 2. Excludes DWord (0,1)
	<b>Programming Notes</b>	
	Dword Length programmed must not exceed 0x3.	
1	31:0	<b>Reserved</b>
		Format: MBZ
2	31:2	<b>Address</b>

<b>MI_STORE_DATA_IMM</b>				
		<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:2]U32(2)</td> </tr> </table> <p>This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address must be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.</p>	Format:	GraphicsAddress[31:2]U32(2)
Format:	GraphicsAddress[31:2]U32(2)			
	1:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
3	31:0	<p><b>Data DWord 0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U32</td> </tr> </table> <p>This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).</p>	Format:	U32
Format:	U32			
4	31:0	<p><b>Data DWord 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U32</td> </tr> </table> <p>This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).</p>	Format:	U32
Format:	U32			

<b>MI_STORE_DATA_IMM</b>			
Source:	BlitterCS		
Length Bias:	2		
<p>The MI_STORE_DATA_IMM command requests a write of the QWord constant supplied in the packet to the specified Memory Address. As the write targets a System Memory Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).</p>			
Programming Notes			
<p>This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll un-cached memory or device registers). However, the cacheable nature of the transaction is determined by the setting of the "mapping type" in the GTT entry. This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations. All writes to memory generated using this command are expected to finish in order.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value: 0h MI_COMMAND	
	28:23	<b>MI Command Opcode</b>	
		Default Value: 20h MI_STORE_DATA_IMM	
	22	<b>Use Global GTT</b>	
		This bit must be '1' if the Per Process GTT Enable bit is clear.	
		<b>Value</b>	<b>Name</b>
<b>Description</b>			
0h	Per Process Graphics Address	This command will use the per process GTT to translate the Address	
1h	Global Graphics Address	This command will use the global GTT to translate the Address.	
21	<b>Reserved</b>		
	Format: MBZ		
20:10	<b>Reserved</b>		
	Format: MBZ		
9:0	<b>DWord Length</b>		
	Default Value: 2h Excludes DWord (0,1) = 2 for DWord, 3 for QWord		
	Format: =n Total Length - 2		
1	31:0	<b>Reserved</b>	
		Format: MBZ	
2	31:2	<b>Address</b>	
		Format: GraphicsAddress[31:2]U32(2)	
<p>This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address must be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.</p>			

<b>MI_STORE_DATA_IMM</b>				
	1:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
3	31:0	<p><b>Data DWord 0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td>U32</td> </tr> </table> <p>This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).</p>	Format:	U32
Format:	U32			
4	31:0	<p><b>Data DWord 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td>U32</td> </tr> </table> <p>This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).</p>	Format:	U32
Format:	U32			

<b>MI_STORE_DATA_IMM</b>			
Source:	VideoCS		
Length Bias:	2		
<p>The MI_STORE_DATA_IMM command requests a write of the QWord or DWord constant supplied in the packet to the specified Memory Address. As the write targets a System Memory Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).</p>			
<b>Programming Notes</b>			
<p>This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll un-cached memory or device registers).</p>			
<p>This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	20h MI_STORE_DATA_IMM
	22	<b>Use Global GTT</b>	
Format:		U1	
<p>If set, this command will use the global GTT to translate the Address. If clear, the PPGTT will be used. This bit must be '1' if the Per Process GTT Enable bit is clear.</p>			
21:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	0h Excludes DWord (0,1) = 3 for QWord, 2 for DWord	
	Format:	=n Total Length - 2	
1	31:0	<b>Reserved</b>	
		Format:	MBZ
2	31:2	<b>Address</b>	
		Format:	GraphicsAddress[31:2]
	<p>This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address must be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.</p>		
1:0	<b>Reserved</b>		
	Format:	MBZ	
3	31:0	<b>Data DWord 0</b>	

<b>MI_STORE_DATA_IMM</b>				
		<table border="1"> <tr> <td>Format:</td> <td>U32 FormatDesc</td> </tr> </table> <p>This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).</p>	Format:	U32 FormatDesc
Format:	U32 FormatDesc			
4	31:0	<p><b>Data DWord 1</b></p> <table border="1"> <tr> <td>Format:</td> <td>U32 FormatDesc</td> </tr> </table> <p>This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).</p>	Format:	U32 FormatDesc
Format:	U32 FormatDesc			



## MI\_STORE\_DATA\_INDEX

Source: BlitterCS

Length Bias: 2

The MI\_STORE\_DATA\_INDEX command requests a write of the data constant supplied in the packet to the specified offset from the System Address defined by the Hardware Status Page Address Register. As the write targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).

### Programming Notes

Use of this command with an invalid or uninitialized value in the Hardware Status Page Address Register is UNDEFINED. This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll uncached memory or device registers). This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.

DWord	Bit	Description								
0	31:29	<b>Command Type</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0h MI_COMMAND</td> </tr> </table>	Default Value:	0h MI_COMMAND						
	Default Value:	0h MI_COMMAND								
	28:23	<b>MI Command Opcode</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">21h MI_STORE_DATA_INDEX</td> </tr> </table>	Default Value:	21h MI_STORE_DATA_INDEX						
	Default Value:	21h MI_STORE_DATA_INDEX								
	22	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">MBZ</td> </tr> </table>	Format:	MBZ						
	Format:	MBZ								
	21	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">MBZ</td> </tr> </table>	Format:	MBZ						
Format:	MBZ									
20:8	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ									
7:0	<b>DWord Length</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">1h Excludes DWord (0,1) = 1 for DWord, 2 for QWord</td> </tr> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">=n Total Length - 2</td> </tr> </table>	Default Value:	1h Excludes DWord (0,1) = 1 for DWord, 2 for QWord	Format:	=n Total Length - 2					
Default Value:	1h Excludes DWord (0,1) = 1 for DWord, 2 for QWord									
Format:	=n Total Length - 2									
1	31:12	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">MBZ</td> </tr> </table>	Format:	MBZ						
	Format:	MBZ								
	11:2	<b>Offset</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">U10 zero-based DWord offset into the HW status page.</td> </tr> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">HardwareStatusPageOffset[11:2]U32</td> </tr> </table> <p>This field specifies the offset (into the hardware status page) to which the data will be written. Note that the first few DWords of this status page are reserved for special-purpose data storage - targeting these reserved locations via this command is UNDEFINED. This address must be 8B aligned for a store "QW" command.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[16, 1023]</td> <td></td> </tr> </tbody> </table>	Format:	U10 zero-based DWord offset into the HW status page.	Format:	HardwareStatusPageOffset[11:2]U32	Value	Name	[16, 1023]	
	Format:	U10 zero-based DWord offset into the HW status page.								
Format:	HardwareStatusPageOffset[11:2]U32									
Value	Name									
[16, 1023]										
1:0	<b>Reserved</b>									

<b>MI_STORE_DATA_INDEX</b>				
		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
2	31:0	<p><b>Data DWord 0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U32</td> </tr> </table> <p>This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).</p>	Format:	U32
Format:	U32			
3	31:0	<p><b>Data DWord 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U32</td> </tr> </table> <p>This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).</p>	Format:	U32
Format:	U32			

## MI\_STORE\_DATA\_INDEX

Source: RenderCS  
 Length Bias: 2

The MI\_STORE\_DATA\_INDEX command requests a write of the data constant supplied in the packet to the specified offset from the System Address defined by the Hardware Status Page Address Register. As the write targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).

### Programming Notes

- Use of this command with an invalid or uninitialized value in the Hardware Status Page Address Register is UNDEFINED.
- This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll uncached memory or device registers).
- This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete eventually, there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.

DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value: 0h MI_COMMAND	
		Format: OpCode	
	28:23	<b>MI Command Opcode</b>	
		Default Value: 21h MI_STORE_DATA_INDEX	Format: OpCode
	22	<b>Reserved</b>	
	21	<b>Reserved</b>	
Format: MBZ			
20:8	<b>Reserved</b>		
Format: MBZ			
7:0	<b>DWord Length</b>		
	Default Value: 1h	Format: =n Total Length - 2. Excludes DWord (0,1) = 1 for DWord, 2 for QWord.	
1	31:12	<b>Reserved</b>	
		Format: MBZ	
	11:2	<b>Offset</b>	
		Format: U10 zero-based DWord offset into the HW status page.	Format: HardwareStatusPageOffset[11:2]U32
This field specifies the offset (into the hardware status page) to which the data will be written. Note that the first few DWords of this status page are reserved for special-purpose data storage - targeting these reserved locations via this command is UNDEFINED. This address must be 8B aligned for a store QW command.			

<b>MI_STORE_DATA_INDEX</b>			
		Value	Name
		[16, 1023]	
	1:0	<b>Reserved</b>	
		Format:	MBZ
2	31:0	<b>Data DWord 0</b>	
		Format:	U32
		This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).	
3	31:0	<b>Data DWord 1</b>	
		Format:	U32
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).	

## MI\_STORE\_DATA\_INDEX

Source: VideoCS  
 Length Bias: 2

The MI\_STORE\_DATA\_INDEX command requests a write of the data constant supplied in the packet to the specified offset from the System Address defined by the Hardware Status Page Address Register. As the write targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).

### Programming Notes

- Use of this command with an invalid or uninitialized value in the Hardware Status Page Address Register is UNDEFINED.
- This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll uncached memory or device registers).
- This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.

DWord	Bit	Description				
0	31:29	<b>Command Type</b>				
		Default Value: 0h MI_COMMAND				
		Format: OpCode				
	28:23	<b>MI Command Opcode</b>				
		Default Value: 21h MI_STORE_DATA_INDEX				
	22	<b>Reserved</b>				
		Format: MBZ				
21	<b>Reserved</b>					
	Format: MBZ					
20:8	<b>Reserved</b>					
	Format: MBZ					
7:0	<b>DWord Length</b>					
	Default Value: 0h Excludes DWord (0,1) = 2 for QWord					
	Format: =n Total Length - 2					
1	31:12	<b>Reserved</b>				
		Format: MBZ				
	11:2	<b>Offset</b>				
		Format: U10 zero-based DWord offset into the HW status page				
		Format: GraphicsAddress[11:2]U32				
		This field specifies the offset (into the hardware status page) to which the data will be written. For a QWord write, the offset is valid down to bit 3 only.				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td> </td> <td> </td> </tr> </tbody> </table>	Value	Name		
Value	Name					

<b>MI_STORE_DATA_INDEX</b>								
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">[16, 1023]</td> <td></td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Programming Notes</b></td> </tr> <tr> <td colspan="2">The first few DWords of this status page are reserved for special-purpose data storage - targeting these reserved locations via this command is UNDEFINED.</td> </tr> </table>	[16, 1023]		<b>Programming Notes</b>		The first few DWords of this status page are reserved for special-purpose data storage - targeting these reserved locations via this command is UNDEFINED.	
[16, 1023]								
<b>Programming Notes</b>								
The first few DWords of this status page are reserved for special-purpose data storage - targeting these reserved locations via this command is UNDEFINED.								
	1:0	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ							
2	31:0	<b>Data DWord 0</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U32 FormatDesc</td> </tr> </table> <p>This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).</p>	Format:	U32 FormatDesc				
Format:	U32 FormatDesc							
3	31:0	<b>Data Word 1</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U32 FormatDesc</td> </tr> </table> <p>This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).</p>	Format:	U32 FormatDesc				
Format:	U32 FormatDesc							

<b>MI_STORE_REGISTER_MEM</b>			
Source:	CommandStreamer		
Length Bias:	2		
<p>The MI_STORE_REGISTER_MEM command requests a register read from a specified memory mapped register location in the device and store of that DWord to memory. The register address is specified along with the command to perform the read.</p>			
<b>Programming Notes</b>			
<ul style="list-style-type: none"> <li>The command temporarily halts command execution.</li> <li>The memory address for the write is snooped on the host bus.</li> <li>This command will cause undefined data to be written to memory if given register addresses for the PGTBL_CTL_0 or FENCE registers.</li> </ul>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	24h MI_STORE_REGISTER_MEM
		Format:	OpCode
	22	<b>Use Global GTT</b>	
		This bit must be 1 if the Per Process GTT Enable bit is clear.	
		<b>Value</b>	<b>Name</b>
		<b>Description</b>	
0h	Per Process Graphics Address	This command will use the per process GTT to translate the Address.	
1h	Global Graphics Address	This command will use the global GTT to translate the Address.	
21	<b>Reserved</b>		
	Format:	MBZ	
	20:8	<b>Reserved</b>	
7:0	Format:	MBZ	
	<b>DWord Length</b>		
	Default Value:	1h Excludes DWord (0,1)	
	Format:	=n Total Length - 2	
1	31:23	<b>Reserved</b>	
	Format:	MBZ	
	22:2	<b>Register Address</b>	
Format:	MMIOAddress[22:2]MMIO_Register		
<p>This field specifies Bits 22:2 of the Register offset the DWord will be read from. As the register address must be DWord-aligned, Bits 1:0 of that address MBZ.</p>			

<b>MI_STORE_REGISTER_MEM</b>		
		<b>Programming Notes</b>
		<ul style="list-style-type: none"> <li>Storing a VGA register is not permitted and will store an UNDEFINED value.</li> <li>The values of PGTBL_CTL0 or any of the FENCE registers cannot be stored to memory; UNDEFINED values will be written to memory if the addresses of these registers are specified.</li> </ul>
	1:0	<b>Reserved</b>
		Format: MBZ
2	31:2	<b>Memory Address</b>
		Format: GraphicsAddress[31:2]MMIO_Register
		This field specifies the address of the memory location where the register value specified in the DWord above will be written. The address specifies the DWord location of the data. Range = GraphicsVirtualAddress[31:2] for a DWord register
	1:0	<b>Reserved</b>
		Format: MBZ



<b>MI_TOPOLOGY_FILTER</b>			
Source:	RenderCS		
Length Bias:	1		
<p>This command is used to specify a specific 3DPrimType value, where the CS will ignore all 3DPRIMITIVE commands that do not have a matching 3DPrimType. This primitive culling is optional (turned off by using this command with a Topology Filter Value of 0). <b>This command is specific to the Render command stream only.</b></p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	0Dh MI_TOPOLOGY_FILTER
		Format:	OpCode
	22:6	<b>Reserved</b>	
		Format:	MBZ
	5:0	<b>Topology Filter Value</b>	
		Format:	3D_PrimTopoType
	<p>When non-zero, the CS will discard all 3DPRIMITIVE commands which do not match the specified 3DPrimTopologyType. When zero, no filtering is performed (normal operation).</p>		

<b>MI_URB_CLEAR</b>		
Source:	RenderCS	
Length Bias:	2	
The MI_URB_CLEAR command allows SW to clear (write zero) to a section in the URB.		
<b>Programming Notes</b>		
<ul style="list-style-type: none"> <li>The command temporarily halts command execution.</li> <li>This command is part of context save/restore. Only the last instance will be part of context.</li> <li>This command requires the 3D pipeline to be flushed before execution.</li> </ul>		
MI_URB_CLEAR must be programmed following MI_SET_CONTEXT and before workload is submitted, when a given context expects URB locations to be initialized to 0x0.		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 19h MI_URB_CLEAR Format: OpCode
22:8	<b>Reserved</b> Format: MBZ	
7:0	<b>DWord Length</b>	
	Default Value: 0h Format: =n Total Length - 2. Excludes DWord (0,1).	
1	31:30	<b>Reserved</b> Format: MBZ
	29	<b>Reserved</b> Format: MBZ
	28:16	<b>URB Clear Length</b> This field specifies the number of 256b entries in the URB to be cleared to zero.
		<b>Value</b>   <b>Name</b>
		[0,8191]
	15	<b>Reserved</b> Format: MBZ
	14	<b>Reserved</b> Format: MBZ
13:0	<b>URB Address</b>	
	Format: URBAAddress[18:5] 256b aligned This field specifies Bits 18:5 of the URB Address	

<b>MI_USER_INTERRUPT</b>				
Source:	BlitterCS			
Length Bias:	1			
The MI_USER_INTERRUPT command is used to generate a User Interrupt condition. The parser will continue parsing after processing this command. See User Interrupt.				
DWord	Bit	Description		
0	31:29	<b>Command Type</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>0h MI_COMMAND</td> </tr> </table>	Default Value:	0h MI_COMMAND
	Default Value:	0h MI_COMMAND		
	28:23	<b>MI Command Opcode</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>02h MI_USER_INTERRUPT</td> </tr> </table>	Default Value:	02h MI_USER_INTERRUPT
Default Value:	02h MI_USER_INTERRUPT			
22:0	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			

## MI\_USER\_INTERRUPT

Source: RenderCS  
 Length Bias: 1

The MI\_USER\_INTERRUPT command is used to generate a User Interrupt condition. The parser will continue parsing after processing this command. See User Interrupt.

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 02h MI_USER_INTERRUPT
		Format: OpCode
	22:0	<b>Reserved</b>
		Format: MBZ

<b>MI_USER_INTERRUPT</b>		
Source:	VideoCS	
Length Bias:	1	
<p>The MI_USER_INTERRUPT command is used to generate a User Interrupt condition. The parser will continue parsing after processing this command. See User Interrupt.</p>		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 02h MI_USER_INTERRUPT
		Format: OpCode
	22:0	<b>Reserved</b>
		Format: MBZ

## MI\_WAIT\_FOR\_EVENT

Source: BlitterCS  
 Length Bias: 1

The MI\_WAIT\_FOR\_EVENT command is used to pause command stream processing until a specific event occurs or while a specific condition exists. Only one event/condition can be specified -- specifying multiple events is UNDEFINED. The effect of the wait operation depends on the source of the command. If executed from a batch buffer, the parser will halt (and suspend command arbitration) until the event/condition occurs. If executed from a ring buffer, further processing of that ring will be suspended, although command arbitration (from other rings) will continue. Note that if a specified condition does not exist (the condition code is inactive) at the time the parser executes this command, the parser proceeds, treating this command as a no-operation. If execution of this command from a primary ring buffer causes a wait to occur, the active ring buffer will effectively give up the remainder of its time slice (required in order to enable arbitration from other primary ring buffers).

DWord	Bit	Description												
0	31:29	<b>Command Type</b> Default Value: 0h MI_COMMAND												
	28:23	<b>MI Command Opcode</b> Default Value: 03h MI_WAIT_FOR_EVENT												
	22	<b>Reserved</b> Format: MBZ												
	21	<b>Reserved</b> Format: MBZ												
	20	<b>Display Sprite C Flip Pending Wait Enable</b> Format: Enable This field enables a wait for the duration of a Display Sprite C "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).												
	19:16	<b>Condition Code Wait Select</b> This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Not Enabled</td> <td>Condition Code Wait not enabled</td> </tr> <tr> <td>1h-5h</td> <td>Enabled</td> <td>Condition Code select enabled; selects one of 5 codes, 0 - 4</td> </tr> <tr> <td>6h-15h</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	0h	Not Enabled	Condition Code Wait not enabled	1h-5h	Enabled	Condition Code select enabled; selects one of 5 codes, 0 - 4	6h-15h	Reserved	
	Value	Name	Description											
	0h	Not Enabled	Condition Code Wait not enabled											
	1h-5h	Enabled	Condition Code select enabled; selects one of 5 codes, 0 - 4											
	6h-15h	Reserved												
<b>Programming Notes</b>														
Note that not all condition codes are implemented. The parser operation is UNDEFINED if an unimplemented condition code is selected by this field. The description of the EXCC register (Memory Interface Registers) lists the codes that are implemented.														
15	<b>Display Plane C Flip Pending Wait Enable</b> Format: Enable This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip													

<b>MI_WAIT_FOR_EVENT</b>			
	request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).		
14	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
13:12	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
11	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
10	<p><b>Display Sprite B Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</p>	Format:	Enable
Format:	Enable		
9	<p><b>Display Plane B Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</p>	Format:	Enable
Format:	Enable		
8	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
7:6	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
5:4	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
3	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
2	<p><b>Display Sprite A Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Sprite A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</p>	Format:	Enable
Format:	Enable		
1	<p><b>Display Plane A Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</p>	Format:	Enable
Format:	Enable		

<b>MI_WAIT_FOR_EVENT</b>		
	0	<b>Reserved</b>
		Format: MBZ



<b>MI_WAIT_FOR_EVENT</b>														
Source:	VideoCS													
Length Bias:	1													
<p>The MI_WAIT_FOR_EVENT command is used to pause command stream processing of this pipe only until a specific event occurs or while a specific condition exists. See Wait Events/Conditions, Device Programming Interface in MI Functions. Only one event/condition can be specified -- specifying multiple events is UNDEFINED. Note that if a specified condition does not exist (the condition code is inactive) at the time the parser executes this command, the parser proceeds, treating this command as a no-operation.</p>														
DWord	Bit	Description												
0	31:29	<b>Command Type</b> Default Value: 0h MI_COMMAND												
	28:23	<b>MI Command Opcode</b> Default Value: 03h MI_WAIT_FOR_EVENT												
	22:20	<b>Reserved</b> Format: MBZ												
	19:16	<b>Condition Code Wait Select</b> This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared.												
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Not enabled</td> <td>Condition Code Wait Not Enabled</td> </tr> <tr> <td>1h-5h</td> <td>Enable</td> <td>Condition Code select enabled; selects one of 5 codes, 0 - 4</td> </tr> <tr> <td>6h-15h</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	0h	Not enabled	Condition Code Wait Not Enabled	1h-5h	Enable	Condition Code select enabled; selects one of 5 codes, 0 - 4	6h-15h	Reserved	
	Value	Name	Description											
	0h	Not enabled	Condition Code Wait Not Enabled											
1h-5h	Enable	Condition Code select enabled; selects one of 5 codes, 0 - 4												
6h-15h	Reserved													
	<b>Programming Notes</b> Note that not all condition codes are implemented. The parser operation is UNDEFINED if an unimplemented condition code is selected by this field. The description of the EXCC register (Memory Interface Registers) lists the codes that are implemented.													
15:0	<b>Reserved</b> Format: MBZ													

## MI\_WAIT\_FOR\_EVENT

Source: RenderCS  
 Length Bias: 1

### Description

The MI\_WAIT\_FOR\_EVENT command is used to pause command stream processing **of this pipe only** until a specific event occurs or while a specific condition exists. See Wait Events/Conditions, Device Programming Interface in *MI Functions*. Only one event/condition can be specified. Specifying multiple events is UNDEFINED.

Once parsed, the parser will halt (and suspend command arbitration) until the event/condition occurs. Note that if a specified condition does not exist (the condition code is inactive) at the time the parser executes this command, the parser proceeds, treating this command as a no-operation.

If CSunit is waiting for V-blank or flip done, HW can go into RC1/RC6 state.

MI\_NOOP setting NOP register (or any other benign command) must be set after MI\_WAIT\_FOR\_EVENT under the following conditions:

- Back-to-back MI\_WAIT\_FOR\_EVENT commands
- MI\_WAIT\_FOR\_EVENT is the last command before head = tail

Events must be unmasked in the Display Engine Render Response Mask Register (DE RRMR 0x44050) prior to waiting for them with a MI\_WAIT\_FOR\_EVENT command, or in the case of flips or scanlines, prior to starting the flip or loading the scanline. Unmasked events will wake command streamer as they occur, so for improved power savings it is recommended to only unmask events that are required. Programming the DE RRMR register can be done through MMIO or a LOAD\_REGISTER\_IMMEDIATE command.

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
	Format: OpCode	
	28:23	<b>MI Command Opcode</b>
Default Value: 03h MI_WAIT_FOR_EVENT		
22	22	<b>Display Pipe C Horizontal Blank Wait Enable</b>
		Format: Enable
21	21	<b>Display Pipe C Vertical Blank Wait Enable</b>
		Format: Enable

<b>MI_WAIT_FOR_EVENT</b>															
	<p>This field enables a wait until the next Display Pipe C Vertical Blank event occurs. This event is described as the start of the next Display C vertical blank period. Note that this can cause a wait for up to an entire refresh period.</p>														
20	<p><b>Display Sprite C Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Sprite C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</p>	Format:	Enable												
Format:	Enable														
19:16	<p><b>Condition Code Wait Select</b></p> <p>This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">Not enabled</td> <td style="text-align: center;">Condition Code Wait Not Enabled</td> </tr> <tr> <td style="text-align: center;">1h-5h</td> <td style="text-align: center;">Enable</td> <td style="text-align: center;">Condition Code Select Enabled; selects one of 5 codes, 0 - 4</td> </tr> <tr> <td style="text-align: center;">6h-15h</td> <td style="text-align: center;">Reserved</td> <td></td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td style="padding: 5px;">Note that not all condition codes are implemented. The parser operation is UNDEFINED if an unimplemented condition code is selected by this field. The description of the EXCC register (Memory Interface Registers) lists the codes that are implemented.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Not enabled	Condition Code Wait Not Enabled	1h-5h	Enable	Condition Code Select Enabled; selects one of 5 codes, 0 - 4	6h-15h	Reserved		Programming Notes	Note that not all condition codes are implemented. The parser operation is UNDEFINED if an unimplemented condition code is selected by this field. The description of the EXCC register (Memory Interface Registers) lists the codes that are implemented.
Value	Name	Description													
0h	Not enabled	Condition Code Wait Not Enabled													
1h-5h	Enable	Condition Code Select Enabled; selects one of 5 codes, 0 - 4													
6h-15h	Reserved														
Programming Notes															
Note that not all condition codes are implemented. The parser operation is UNDEFINED if an unimplemented condition code is selected by this field. The description of the EXCC register (Memory Interface Registers) lists the codes that are implemented.															
15	<p><b>Display Plane C Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</p>	Format:	Enable												
Format:	Enable														
14	<p><b>Display Pipe C Scan Line Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait while a Display Pipe C Scan Line condition exists. This condition is defined as the start of the scan line specified in the Pipe C Display Scan Line Count Range Compare Register.</p>	Format:	Enable												
Format:	Enable														
13	<p><b>Display Pipe B Horizontal Blank Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait until the start of next Display Pipe B "Horizontal Blank" event occurs. This event is described as the start of the next Display B Horizontal blank period. Note that this can cause a wait for up to a line.</p>	Format:	Enable												
Format:	Enable														
12	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ												
Format:	MBZ														

<b>MI_WAIT_FOR_EVENT</b>			
11	<p><b>Display Pipe B Vertical Blank Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait until the next Display Pipe B "Vertical Blank" event occurs. This event is described as the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to an entire refresh period.</p>	Format:	Enable
Format:	Enable		
10	<p><b>Display Sprite B Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</p>	Format:	Enable
Format:	Enable		
9	<p><b>Display Plane B Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</p>	Format:	Enable
Format:	Enable		
8	<p><b>Display Pipe B Scan Line Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is defined as the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register.</p>	Format:	Enable
Format:	Enable		
7:6	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
5	<p><b>Display Pipe A Horizontal Blank Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait until the start of next Display Pipe A Horizontal Blank event occurs. This event is described as the start of the next Display A Horizontal blank period. Note that this can cause a wait for up to a line.</p>	Format:	Enable
Format:	Enable		
4	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
3	<p><b>Display Pipe A Vertical Blank Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait until the next Display Pipe A "Vertical Blank" event occurs. This event is described as the start of the next Display Pipe A vertical blank period. Note that this can cause a wait for up to an entire refresh period.</p>	Format:	Enable
Format:	Enable		
2	<p><b>Display Sprite A Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Sprite A "Flip Pending" condition. If a flip</p>	Format:	Enable
Format:	Enable		

<b>MI_WAIT_FOR_EVENT</b>			
	request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).		
1	<p><b>Display Plane A Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</p>	Format:	Enable
Format:	Enable		
0	<p><b>Display Pipe A Scan Line Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait while a Display Pipe A "Scan Line" condition exists. This condition is defined as the start of the scan line specified in the Pipe A Display Scan Line Count Range Compare Register.</p>	Format:	Enable
Format:	Enable		

## mov - Move

Source: EuIsa  
 Length Bias: 4

The mov instruction moves the components in src0 into the channels of dst. If src0 and dst are of different types, format conversion is performed. If src0 is a scalar immediate, the immediate value is loaded into enabled channels of dst.

A mov with the same source and destination type, no source modifier, and no saturation is a raw move. A packed byte destination region (B or UB type with HorzStride == 1 and ExecSize > 1) can only be written using raw move.

Format:  
 [(pred)] mov[.cmod] (exec\_size) dst src0

### Programming Notes

A *mov* instruction with a source modifier always copies a denorm source value to a denorm destination value (in the manner of a raw move).

There is no direct conversion from B/UB to DF or DF to B/UB. Use two instructions and a word or DWord intermediate type.

### Restriction

Restriction: Raw move is not supported for Float values in ALT mode if any values are infinities or NaNs.

Restriction: An accumulator can be a source or destination operand but not both.

Restriction: If the source type and destination type differ, conditional modifiers are not allowed.

### Syntax

[(pred)] mov[.cmod] (exec\_size) reg reg [(pred)] mov[.cmod] (exec\_size) reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = src0.chan[n]; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
*B,*W,*D	*B,*W,*D
*B,*W,*D	F
F	*B,*W,*D
F	F
*W,*D	DF
F	DF
DF	*W,*D
DF	F

<b>mov - Move</b>			
DF	DF		
DWord	Bit	Description	
0..3	127:64	<b>ImmSource</b>	
		Exists If:	([Operand Controls][Src0.RegFile]='IMM')
	Format:	EU_INSTRUCTION_SOURCES_IMM32	
	127:64	<b>RegSource</b>	
		Exists If:	([Operand Controls][Src0.RegFile]!='IMM')
	Format:	EU_INSTRUCTION_SOURCES_REG	
	63:32	<b>Operand Controls</b>	
	Format:	EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	<b>Header</b>		
Format:	EU_INSTRUCTION_HEADER		

## movi - Move Indexed

Source: EuIsa  
 Length Bias: 4

The movi instruction performs a fast component-wise indexed move for subfields from src0 to dst. The source operand must be an indirectly-addressed register. All channels of the source operand share the same register number, which is provided by the register field of the first address subregister, with a possible immediate register offset. The register fields of the subsequent address subregisters are ignored by hardware. The subregister number of a source channel is provided by the subregister field of the corresponding address subregister, with a possible immediate subregister offset.

The destination register may be either a directly-addressed or an indirectly-addressed register.

This instruction effectively performs a subfield shuffling from one register to another. Up to eight subfields can be selected by an instruction.

Format:

[(pred)] movi (exec\_size) dst src0 src1

### Programming Notes

HW Implementation Details:

The source register is calculated by adding the register portion of the first index register with the register portion of the address immediate,  $a0.0[11:5] + \text{addr\_imm}[9:5]$

For byte movi, byte0 of the destination is selected by  $(a0.0[4:0])$ , byte1 is selected by  $(a0.1[4:0])$ , ..., and byte7 is selected by  $(a0.7[4:0])$ . The rest of the bytes are undefined.

For word movi, byte0 of the destination is selected by  $(a0.0[4:1] \& 0)$ , byte1 is selected by  $(a0.0[4:1] \& 1)$ , byte2 is selected by  $(a0.1[4:1] \& 0)$ , byte3 is selected by  $(a0.1[4:1] \& 1)$ , ..., and byte15 is selected by  $(a0.7[4:1] \& 1)$ . The rest of the bytes are undefined.

For DWord or float movi, byte0 of the destination is selected by  $(a0.0[4:2] \& 00b)$ , byte1 is selected by  $(a0.0[4:2] \& 01b)$ , byte2 is selected by  $(a0.0[4:2] \& 10b)$ , byte3 is selected by  $(a0.0[4:2] \& 11b)$ , byte4 is selected by  $(a0.1[4:2] \& 00b)$ , byte5 is selected by  $(a0.1[4:2] \& 01b)$ , ..., byte31 is selected by  $(a0.7[4:2] \& 11b)$ .

For all 3 conditions above,  $a0.n[4:0] = a0.n[4:0] + \text{addr\_imm}[4:0]$ .

### Restriction

Restriction: Source operand cannot be accumulators. The source operand must be a general register.

Restriction: The source and destination must have the same type.

Restriction: The execution size must be  $\leq 8$  (1, 2, 4, or 8).

Restriction: The address register for the source must be aligned to the base (a0.0).

Restriction: The destination register (directly or indirectly addressed) must be 16-byte aligned.

Restriction: The destination region (directly or indirectly addressed) must point to the same GRF register.

Restriction: The destination stride in bytes must equal the source element size in bytes.

Restriction: The Align16 access mode is not allowed.

Restriction: All the index registers (address subregisters) used must point to the same GRF register.

Restriction: The instruction must use 1x1 indirect regioning.

Restriction: The destination offset is only used to create channel enables. Each element of the



## movi - Move Indexed

destination is directly mapped to the index registers for the movi instruction. i.e. a0.0 -> dst.0, a0.1 -> dst.1, a0.2 -> dst.2, etc.

Restriction: Conditional Modifier is not allowed for this instruction.

### Syntax

```
[(pred)] movi (exec_size) reg reg imm
```

### Pseudocode

```
Evaluate(WrEn); srcregfile = regfile(src0); srcregbase = reg(address[0]) +
reg(addr_imm); for ( n = 0; n < RegWidth; n++ ) { if ( WrEn.chan[n] ) { srcsubreg =
subreg(address[n] + addr_imm); dst.chan[n] = srcregfile.srcreg.srcsubreg; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	Y

Src Types	Dst Types
B	B
UB	UB
W	W
UW	UW
D	D
UD	UD
F	F

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ((Operand Controls)[Src0.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_IMM32	
	127:64	<b>RegSource</b>
Exists If: ((Operand Controls)[Src0.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG		
63:32	<b>Operand Controls</b>	
	Format: EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	<b>Header</b>	
	Format: EU_INSTRUCTION_HEADER	

## mul - Multiply

Source: EuI<sub>sa</sub>  
 Length Bias: 4

### Description

The mul instruction performs component-wise multiplication of src0 and src1 and stores the results in dst.

When both src0 and src1 are of type D or UD, only the low 16 bits of each element of src1 are used. The macro described in the mach instruction should be used to obtain the full precision 64-bit multiplication result.

Multiplication of two floating-point numbers follows the rules in mul - Multiply) based on the applicable floating-point mode.

Format:  
 [(pred)] mul[.cmod] (exec\_size) dst src0 src1

### Restriction

Restriction: Use a source modifier with add to implement subtraction.

Restriction: When operating on integers with at least one of the source being a DWord type (signed or unsigned), the destination cannot be floating-point (implementation note: the data converter only looks at the low 34 bits of the result).

Restriction: When operating on integers with at least one source having a DWord type (signed or unsigned), the Overflow and Sign flags are undefined. Therefore, conditional modifiers and saturation (.sat) cannot be used in this case.

Restriction: When multiplying a DW and a W, the W has to be on src1, and the DW has to be on src0.

### Syntax

[(pred)] mul[.cmod] (exec\_size) reg reg reg [(pred)] mul[.cmod] (exec\_size) reg reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = src0.chan[n] * src1.chan[n]; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
B	B
B	W
B	D
W	W
W	D
W,D	D
F	F

<b>mul - Multiply</b>			
DF	DF		
DWord	Bit	Description	
0..3	127:64	<b>ImmSource</b>	
		Exists If:	([[ImmSource][Src1.RegFile] == 'IMM')
		Format:	EU_INSTRUCTION_SOURCES_REG_IMM
	127:64	<b>RegSource</b>	
		Exists If:	([[RegSource][Src1.RegFile] != 'IMM')
		Format:	EU_INSTRUCTION_SOURCES_REG_REG
	63:32	<b>Operand Controls</b>	
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	<b>Header</b>	
		Format:	EU_INSTRUCTION_HEADER

## mac - Multiply Accumulate

Source: EuIsa  
 Length Bias: 4

The mac instruction takes component-wise multiplication of src0 and src1, adds the results with the corresponding accumulator values, and then stores the final results in dst.

Format:  
 [(pred)] mac[.cmod] (exec\_size) dst src0 src1

### Restriction

Restriction: Accumulator is an implicit source and thus cannot be an explicit source operand.

### Syntax

[(pred)] mac[.cmod] (exec\_size) reg reg reg [(pred)] mac[.cmod] (exec\_size) reg reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = src0.chan[n] * src1.chan[n] + acc0.chan[n]; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
*B,*W	*B,*W,*D
F	F
DF	DF

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>
Exists If: ([RegSource][Src1.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG_REG		
63:32		<b>Operand Controls</b>
Format: EU_INSTRUCTION_OPERAND_CONTROLS		
31:0		<b>Header</b>
	Format: EU_INSTRUCTION_HEADER	

## mach - Multiply Accumulate High

Source: EuI<sub>sa</sub>

Length Bias: 4

The mach instruction performs DWord integer multiply-accumulate operation and outputs the high DWord (bits 63:32).

For each enabled channel, this instruction multiplies the DWord in src1 with the high word of the DWord in src0, left shifts the result by 16 bits, adds it with the corresponding accumulator values, and keeps the whole 64-bit result in the accumulator. It then stores the high DWord (bits 63:32) of the results in dst.

This instruction is intended to be used to emulate 32-bit DWord integer multiplication by using the large number of bits available in the accumulator. For example, the following four instructions perform vector multiplication of two 32-bit signed integer sources from r2 and r3 and store the resulting vectors with the high 32 bits in r5 and the low 32 bits in r6.

```
mul (8) acc0:d r2.0<8;8,1>:d r3.0<8;8,1>:d //All channels must be enabled
```

```
mach (8) rTemp<1>:d r2.0<8;8,1>:d r3.0<8;8,1>:d //All channels must be enabled
```

```
mov (8) r5.0<1>:d rTemp<8;8,1>:d // High 32 bits
```

```
mov (8) r6.0<1>:d acc0:d // Low 32 bits
```

The mul and mach instructions must have all channels enabled. The first mov should have channel enable from the destHI of IMUL, the second mov should have the channel enable from the destLO of IMUL.

As mach is used to generate part of the 64-bit DWord integer results, saturation modifier should not be used. In fact, saturation modifier should not be used for any of these four instructions.

Source and destination operands must be DWord integers. Source and destination must be of the same type, signed integer or unsigned integer.

If dst is UD, src0 and src1 may be UD and/or D. However, if any of src0 and src1 is D, source modifier (abs) must be present to convert it to match with dst.

If dst is D, src0 and src1 must also be D. They cannot be UD as it may cause unexpected overflow because the computed results are limited to 64 bits.

Format:

```
[(pred)] mach[.cmod] (exec_size) dst src0 src1
```

### Restriction

Restriction: Accumulator is an implicit source and thus cannot be an explicit source operand.

Restriction: AccWrEn is required. The accumulator is an implicit destination and thus cannot be an explicit destination operand.

### Syntax

```
[(pred)] mach[.cmod] (exec_size) reg reg reg [(pred)] mach[.cmod] (exec_size) reg reg imm32
```

## mach - Multiply Accumulate High

### Pseudocode

```
Evaluate(WrEn);
for ( n = 0; n < exec_size; n++ ) { acc.chan[n][63:0] = (src0.chan[n][31:16] *
src1.chan[n][31:0]) << 16 + acc.chan[n][63:0]; if ( WrEn.chan[n] ) { dst.chan[n][31:0] =
acc.chan[n][63:32]; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	Y

Src Types	Dst Types
D	D
UD	UD

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>
Exists If: ([RegSource][Src1.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG_REG		
63:32	<b>Operand Controls</b>	
Format: EU_INSTRUCTION_OPERAND_CONTROLS		
31:0	<b>Header</b>	
Format: EU_INSTRUCTION_HEADER		

<h2 style="margin: 0;">mad - Multiply Add</h2>			
Source:	EuIsa		
Length Bias:	4		
<p>The mad instruction takes component-wise multiplication of src1 and src2, adds the results with the corresponding src0 values, and then stores the final results in dst.</p>			
<p>Format: [(pred)] mad[.cmod] (exec_size) dst src0 src1 src2</p>			
Restriction			
<p>Restriction: No explicit accumulator access because this is a three-source instruction. AccWrEn is allowed for implicitly updating the accumulator.</p>			
<p>Restriction: All three-source instructions have certain restrictions, described in Instruction Machine Formats.</p>			
Syntax			
<p>[(pred)] mad[.cmod] (exec_size) reg reg reg reg</p>			
Pseudocode			
<pre>Evaluate(WrEn); for ( n = 0; n &lt; exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = src1.chan[n] * src2.chan[n] + src0.chan[n]; } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y
Src Types	Dst Types		
F	F		
DF	DF		
DWord	Bit	Description	
0..3	127:126	<b>Reserved</b>	
	Format:		MBZ
	125:106	<b>Source 2</b>	
	Format:		EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
	105	<b>Reserved</b>	
	Format:		MBZ
	104:85	<b>Source 1</b>	
Format:		EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC	
84	<b>Reserved</b>		
Format:		MBZ	
83:64	<b>Source 0</b>		
Format:		EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC	
63:56	<b>Destination Register Number</b>		
Format:		DstRegNum	

<b>mad - Multiply Add</b>											
55:53	<b>Destination Subregister Number</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>DstSubRegNum[2:0]</td> </tr> </table>	Format:	DstSubRegNum[2:0]								
Format:	DstSubRegNum[2:0]										
52:49	<b>Destination Channel Enable</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>ChanEn[4]</td> </tr> </table> <p>Four channel enables are defined for controlling which channels are written into the destination region. These channel mask bits are applied in a modulo-four manner to all ExecSize channels. There is 1-bit Channel Enable for each channel within the group of 4. If the bit is cleared, the write for the corresponding channel is disabled. If the bit is set, the write is enabled. Mnemonics for the bit being set for the group of 4 are <i>x</i>, <i>y</i>, <i>z</i>, and <i>w</i>, respectively, where <i>x</i> corresponds to Channel 0 in the group and <i>w</i> corresponds to channel 3 in the group</p>	Format:	ChanEn[4]								
Format:	ChanEn[4]										
48	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										
47	<b>NibCtrl</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>NibCtrl</td> </tr> </table>	Format:	NibCtrl								
Format:	NibCtrl										
46	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										
45:44	<b>Destination Data Type</b> This field contains the data type for the destination <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>Single Precision Float</td> </tr> <tr> <td style="text-align: center;">01b</td> <td>DWord</td> </tr> <tr> <td style="text-align: center;">10b</td> <td>Unsigned DWord</td> </tr> <tr> <td style="text-align: center;">11b</td> <td>Double Precision Float</td> </tr> </tbody> </table>	Value	Name	00b	Single Precision Float	01b	DWord	10b	Unsigned DWord	11b	Double Precision Float
Value	Name										
00b	Single Precision Float										
01b	DWord										
10b	Unsigned DWord										
11b	Double Precision Float										
43:42	<b>Source Data Type</b> This field contains the data type for all three sources <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>Single Precision Float</td> </tr> <tr> <td style="text-align: center;">01b</td> <td>DWord</td> </tr> <tr> <td style="text-align: center;">10b</td> <td>Unsigned DWord</td> </tr> <tr> <td style="text-align: center;">11b</td> <td>Double Precision Float</td> </tr> </tbody> </table>	Value	Name	00b	Single Precision Float	01b	DWord	10b	Unsigned DWord	11b	Double Precision Float
Value	Name										
00b	Single Precision Float										
01b	DWord										
10b	Unsigned DWord										
11b	Double Precision Float										
41:40	<b>Source 2 Modifier</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Exists If:</td> <td>((Property[Source Modification])= 'true')</td> </tr> <tr> <td>Format:</td> <td>SrcMod</td> </tr> </table>	Exists If:	((Property[Source Modification])= 'true')	Format:	SrcMod						
Exists If:	((Property[Source Modification])= 'true')										
Format:	SrcMod										
39:38	<b>Source 1 Modifier</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Exists If:</td> <td>((Property[Source Modification])= 'true')</td> </tr> <tr> <td>Format:</td> <td>SrcMod</td> </tr> </table>	Exists If:	((Property[Source Modification])= 'true')	Format:	SrcMod						
Exists If:	((Property[Source Modification])= 'true')										
Format:	SrcMod										
41:36	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Exists If:</td> <td>((Property[Source Modification])= 'false')</td> </tr> </table>	Exists If:	((Property[Source Modification])= 'false')								
Exists If:	((Property[Source Modification])= 'false')										



<b>mad - Multiply Add</b>			
	Format:	MBZ	
37:36	<b>Source 0 Modifier</b>		
	Exists If:	([Property[Source Modification]='true')	
	Format:	SrcMod	
35	<b>Reserved</b>		
	Format:	MBZ	
34	<b>Flag Register Number</b> This field contains the flag register number for instructions with a non-zero Conditional Modifier.		
33	<b>Flag Subregister Number</b> This field contains the flag subregister number for instructions with a non-zero Conditional Modifier.		
32	<b>Reserved</b>		
	Format:	MBZ	
31:0	<b>Header</b>		
	Format:	EU_INSTRUCTION_HEADER	

<h2 style="margin: 0;">nop - No Operation</h2>								
Source:	EuIsa							
Length Bias:	4							
Do nothing. The nop instruction takes an instruction dispatch but performs no operation. It can be used for assembly patching in memory, or to insert a delay in the program sequence.								
Format: nop								
Restriction								
Restriction: The nop instruction takes no instruction options other than Breakpoint.								
Syntax								
nop								
Pseudocode								
{ ; // The null statement, which does nothing. }								
Predication	Conditional Modifier	Saturation	Source Modifier					
N	N	N	N					
DWord	Bit	Description						
0..3	127:31	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>						
	30	<b>DebugCtrl</b> This field allows the insertion of a breakpoint at the current instruction. When the bit is set, hardware automatically stores the current IP in CR register and jumps to the System IP (SIP) BEFORE executing the current instruction.						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; padding: 5px;">Value</th> <th style="padding: 5px;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 5px;">0</td> <td style="padding: 5px;">No Breakpoint <b>[Default]</b></td> </tr> <tr> <td style="text-align: center; padding: 5px;">1</td> <td style="padding: 5px;">Breakpoint</td> </tr> </tbody> </table>		Value	Name	0	No Breakpoint <b>[Default]</b>	1	Breakpoint
	Value	Name						
0	No Breakpoint <b>[Default]</b>							
1	Breakpoint							
29:7	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>							
6:0	<b>Opcode</b>							
	Format: <span style="float: right;">EU_OPCODE</span>							

<b>PIPE_CONTROL</b>			
Source:	RenderCS		
Length Bias:	2		
The PIPE_CONTROL command is used to effect the synchronization described above.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	<b>Command SubType</b>	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	<b>3D Command Opcode</b>	
Default Value:		2h PIPE_CONTROL	
Format:		OpCode	
23:16	<b>3D Command Sub Opcode</b>		
	Default Value:	0h PIPE_CONTROL	
	Format:	OpCode	
15:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	3h DWORD_COUNT_n	
	Format:	=n	
1	31:28	<b>Reserved</b>	
		Format:	MBZ
	27	<b>Reserved</b>	
		Format:	MBZ
	26	<b>Reserved</b>	
		Format:	MBZ
25	<b>Reserved</b>		
	Format:	MBZ	
24	<b>Destination Address Type</b>		
	Defines address space of Destination Address		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	PPGTT	Use PPGTT address space for DW write
	1h	GGTT	Use GGTT address space for DW write
<b>Programming Notes</b>			
Ignored if ""No Write" is selected in Operation.			

## PIPE\_CONTROL

23	<p><b>LRI Post Sync Operation</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>No LRI Operation</td> <td>No LRI operation occurs as a result of this instruction. The Post-Sync Operation field is valid and may be used to specify an operation.</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>MMIO Write Immediate Data</td> <td>Write the DWord contained in Immediate Data Low (DW3) to the MMIO offset specified in the Address field.</td> </tr> </tbody> </table> <div style="border: 1px solid black; padding: 5px; margin-top: 5px;"> <p style="text-align: center; color: blue; font-weight: bold;">Programming Notes</p> <p>This bit causes a post sync operation with an LRI (Load Register Immediate) operation. If this bit is set then the Post-Sync Operation field must be cleared.</p> </div>	Value	Name	Description	0h	No LRI Operation	No LRI operation occurs as a result of this instruction. The Post-Sync Operation field is valid and may be used to specify an operation.	1h	MMIO Write Immediate Data	Write the DWord contained in Immediate Data Low (DW3) to the MMIO offset specified in the Address field.
Value	Name	Description								
0h	No LRI Operation	No LRI operation occurs as a result of this instruction. The Post-Sync Operation field is valid and may be used to specify an operation.								
1h	MMIO Write Immediate Data	Write the DWord contained in Immediate Data Low (DW3) to the MMIO offset specified in the Address field.								
22	<p><b>Reserved</b></p>									
21	<p><b>Store Data Index</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="text-align: center;">U1</td> </tr> </table> <p>Ring Buffer Mode Scheduling: This field is valid only if the post-sync operation is not 0. If this bit is set, the store data address is actually an index into the global hardware status page. This bit only applies to the Global HW status page. If this field is 1, the Destination Address Type in this command must be set to 1 (GGTT).</p>	Format:	U1							
Format:	U1									
20	<p><b>Command Streamer Stall Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="text-align: center;">U1</td> </tr> </table> <p>If ENABLED, the sync operation will not occur until all previous flush operations pending a completion of those previous flushes will complete, including the flush produced from this command. This enables the command to act similar to the legacy MI_FLUSH command.</p> <div style="border: 1px solid black; padding: 5px; margin-top: 5px;"> <p style="text-align: center; color: blue; font-weight: bold;">Programming Notes</p> <p>One of the following must also be set:</p> <ul style="list-style-type: none"> <li>Render Target Cache Flush Enable ([12] of DW1)</li> <li>Depth Cache Flush Enable ([0] of DW1)</li> <li>Stall at Pixel Scoreboard ([1] of DW1)</li> <li>Depth Stall ([13] of DW1)</li> <li>Post-Sync Operation ([13] of DW1)</li> </ul> </div>	Format:	U1							
Format:	U1									
19	<p><b>Reserved</b></p>									
18	<p><b>TLB Invalidate</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="text-align: center;">U1</td> </tr> </table> <p>If ENABLED, all TLBs belonging to Render Engine will be invalidated once the flush operation is complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting</p> <p>If ENABLED, PIPE_CONTROL command will flush the in flight data written out by render engine to Global Observation point on flush done. Also Requires stall bit ([20] of DW1) set.</p>	Format:	U1							
Format:	U1									

<b>PIPE_CONTROL</b>		
<b>Programming Notes</b>		
If ENABLED, all TLBs belonging to Render Engine will be invalidated once the flush operation is complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.		
17	<b>Reserved</b>	
	Format:	MBZ
16	<b>Generic Media State Clear</b>	
	Format:	Disable
If set, all generic media state context information will not be included with the next context save, assuming no new state is initiated after the flush. If clear, the generic media state context save state will not be affected. An MI_FLUSH with this bit set should be issued once all the Media Objects that will be processed by a given persistent root thread have been issued or when an MI_SET_CONTEXT switching from a generic media context to a 3D context completes. When using MI_SET_CONTEXT, once state is programmed, it will be saved and restarted as part of any context each time that context is saved/restored until an MI_FLUSH with this bit set is issued in that context.		
15:14	<b>Post Sync Operation</b>	
<b>Description</b>		
This field specifies an optional action to be taken upon completion of the synchronization operation.		
This field must be cleared if the LRI Post-Sync Operation bit is set.		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	No Write	No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.
1h	Write Immediate Data	Write the QWord containing Immediate Data Low, High DWs to the Destination Address
2h	Write PS Depth Count	Write the 64-bit PS_DEPTH_COUNT register to the Destination Address
3h	Write Timestamp	Write the 64-bit TIMESTAMP register to the Destination Address
<b>Programming Notes</b>		
If executed in non-secure batch buffer, the address given will be in a PPGTT address space. If in a secure ring or batch, address given will be in GGTT space		
13	<b>Depth Stall Enable</b>	
	Format:	Enable
This bit should be set when obtaining a "visible pixel" count to preclude the possible inclusion in the PS_DEPTH_COUNT value written to memory of some fraction of pixels from objects initiated after the PIPE_CONTROL command.		
<b>Value</b>	<b>Name</b>	<b>Description</b>

## PIPE\_CONTROL

		0h	Disable	3D pipeline will not stall subsequent primitives at the Depth Test stage.
		1h	Enable	3D pipeline will stall any subsequent primitives at the Depth Test stage until the Sync and Post-Sync operations complete.
<b>Programming Notes</b>				
This bit should be DISABLED for operations other than writing PS_DEPTH_COUNT.				
This bit will have no effect (besides preventing write cache flush) if set in a PIPE_CONTROL command issued to the Media pipe.				
12	<b>Render Target Cache Flush Enable</b>			
	Format:	Enable		
Setting this bit will force Render Cache to be flushed to memory prior to this synchronization point completing. This bit should be set for all write fence sync operations to assure that results from operations initiated prior to this command are visible in memory once software observes this synchronization.				
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0h	Disable Flush	Render Target Cache is NOT flushed.	
	1h	Enable Flush	Render Target Cache is flushed.	
<b>Programming Notes</b>				
This bit should be DISABLED for End-of-pipe (Read) fences, PS_DEPTH_COUNT or TIMESTAMP queries.				
This bit must not be set when Depth Stall Enable bit is set in this packet.				
11	<b>Instruction Cache Invalidate Enable</b>			
	Format:	Enable		
Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of the L1 and L2 at the top of the pipe i.e. at the parsing time.				
10	<b>Texture Cache Invalidation Enable</b>			
	Format:	Enable		
Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of the texture caches at the top of the pipe i.e. at the parsing time.				
9	<b>Indirect State Pointers Disable</b>			
	Format:	Enable		
<b>Description</b>				
At the completion of the post-sync operation associated with this pipe control packet, the indirect state pointers in the hardware are considered invalid; the indirect pointers are not saved in the context. If any new indirect state commands are executed in the command stream while the pipe control is pending, the new indirect state commands are preserved.				

<b>PIPE_CONTROL</b>													
	Using Invalidate State Pointer (ISP) only inhibits context restoring of Push Constant (3DSTATE_CONSTANT_*) commands. Push Constant commands are only considered as Indirect State Pointers. Once ISP is issued in a context, SW must initialize by programming push constant commands for all the shaders (at least to zero length) before attempting any rendering operation for the same context.												
8	<b>Notify Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>If ENABLED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Control registers) once the sync operation is complete. See Interrupt Control Registers in Memory Interface Registers for details.</p>	Format:	Enable									
Format:	Enable												
7	<b>Pipe Control Flush Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>If ENABLED, the PIPE_CONTROL command will wait until all previous writes of immediate data from post sync circles are complete before executing the next command.</p>	Format:	Enable									
Format:	Enable												
6	<b>Reserved</b>												
5	<b>DC Flush Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>Setting this bit enables flushing of the L3\$ portions that caches DC writes.</p>	Format:	Enable									
Format:	Enable												
4	<b>VF Cache Invalidation Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of VF address based cache at the top of the pipe i.e. at the parsing time.</p>	Format:	Enable									
Format:	Enable												
3	<b>Constant Cache Invalidation Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of the constant cache at the top of the pipe i.e. at the parsing time.</p>	Format:	Enable									
Format:	Enable												
2	<b>State Cache Invalidation Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of the L1 and L2 state caches at the top of the pipe i.e. at the parsing time.</p>	Format:	Enable									
Format:	Enable												
1	<b>Stall At Pixel Scoreboard</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>Defines the behavior of PIPE_CONTROL command at the pixel scoreboard.</p> <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Stall at the pixel scoreboard is disabled.</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Stall at the pixel scoreboard is enabled.</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	Stall at the pixel scoreboard is disabled.	1h	Enable	Stall at the pixel scoreboard is enabled.
Format:	Enable												
Value	Name	Description											
0h	Disable	Stall at the pixel scoreboard is disabled.											
1h	Enable	Stall at the pixel scoreboard is enabled.											

<b>PIPE_CONTROL</b>													
		<p style="text-align: center;"><b>Programming Notes</b></p> <p>This bit should be DISABLED for End-of-pipe (Read) fences, PS_DEPTH_COUNT or TIMESTAMP queries. This bit is ignored if Depth Stall Enable is set. Further the render cache is not flushed even if Write Cache Flush Enable bit is set.</p>											
	0	<p><b>Depth Cache Flush Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>Setting this bit enables flushing (i.e. writing back the dirty lines to memory and invalidating the tags) of depth related caches. This bit applies to HiZ cache, Stencil cache and depth cache.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Flush Disabled</td> <td>Depth relates caches (HiZ, Stencil and Depth) are NOT flushed.</td> </tr> <tr> <td>1h</td> <td>Flush Enabled</td> <td>Depth relates caches (HiZ, Stencil and Depth) are flushed.</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Ideally depth caches need to be flushed only when depth is required to be coherent in memory for later use as a texture, source or honoring CPU lock. This bit should be DISABLED for End-of-pipe (Read) fences, PS_DEPTH_COUNT or TIMESTAMP queries.</p>	Format:	Enable	Value	Name	Description	0h	Flush Disabled	Depth relates caches (HiZ, Stencil and Depth) are NOT flushed.	1h	Flush Enabled	Depth relates caches (HiZ, Stencil and Depth) are flushed.
Format:	Enable												
Value	Name	Description											
0h	Flush Disabled	Depth relates caches (HiZ, Stencil and Depth) are NOT flushed.											
1h	Flush Enabled	Depth relates caches (HiZ, Stencil and Depth) are flushed.											
2	31:2	<p><b>Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:2]U32</td> </tr> </table> <p>If <b>Post Sync Operation</b> is set to 1h (<b>LRI Post-Sync Operation</b> must be clear): Bits 31:3 specify the QW address of where the Immediate Data following this DW in the packet to be stored. Bit 2 MBZ Ignored if "No Write" is the selected in Post-Sync Operation If <b>LRI Post-Sync Operation</b> is set: Bits 22:2 (Bits 31:23 are reserved MBZ) specify the MMIO offset destination for the data in the <b>Immediate Data Low</b> (DW3) field. Only DW writes are valid.</p>	Format:	GraphicsAddress[31:2]U32									
Format:	GraphicsAddress[31:2]U32												
	1:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ												
3	31:0	<p><b>Immediate Data</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U32</td> </tr> </table> <p>This field specifies the Lower DWord value to be written to the targeted location. Only valid when <b>Post-Sync Operation</b> is 1h (Write Immediate Data) or <b>LRI Post-Sync Operation</b> is set. Ignored if Post-Sync Operation is "No write", "Write PS_DEPTH_COUNT" or "Write TIMESTAMP".</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This field should be programmed to 0 when Post-Sync Operation is set to Write PS Depth Count or Write Timestamp.</p>	Format:	U32									
Format:	U32												
4	31:0	<p><b>Immediate Data</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U32</td> </tr> </table> <p>This field specifies the Upper DWord value to be written to the targeted location. Only valid when Post-Sync Operation is 1h (Write Immediate Data) Ignored if Post-Sync Operation is "No write", "Write PS_DEPTH_COUNT", "Write TIMESTAMP" or "LRI Post Sync Operation".</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This field should be programmed to 0 when Post-Sync Operation is set to Write PS</p>	Format:	U32									
Format:	U32												



PIPE_CONTROL	
	Depth Count or Write Timestamp.

<b>PIPELINE_SELECT</b>														
Source:	BSpec													
Length Bias:	1													
Description														
<p>The PIPELINE_SELECT command is used to specify which GPE pipeline is to be considered the 'current' active pipeline. Issuing 3D-pipeline-specific commands when the Media pipeline is selected, or vice versa, is UNDEFINED.</p> <p>Issuing 3D-pipeline-specific commands when the GPGPU pipeline is selected, or vice versa, is UNDEFINED.</p> <p>Programming common non pipeline commands (e.g., STATE_BASE_ADDRESS) is allowed in all pipeline modes.</p>														
Programming Notes														
<p>Software must ensure all the write caches are flushed through a stalling PIPE_CONTROL command followed by another PIPE_CONTROL command to invalidate read only caches prior to programming MI_PIPELINE_SELECT command to change the Pipeline Select Mode.</p> <p>Example:                      ... Workload-3Dmode                      PIPE_CONTROL (CS Stall, Depth Cache Flush Enable, Render Target Cache Flush Enable, DC Flush Enable)                      PIPE_CONTROL (Constant Cache Invalidate, Texture Cache Invalidate, Instruction Cache Invalidate, State Cache invalidate)                      PIPELINE_SELECT ( GPGPU)</p>														
DWord	Bit	Description												
0	31:29	<b>Command Type</b> Default Value: 3h GFXPIPE												
	28:27	<b>Command SubType</b> Default Value: 1h GFXPIPE_SINGLE_DW												
	26:24	<b>3D Command Opcode</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td>GFXPIPE_NONPIPELINED [Default]</td> </tr> </tbody> </table>	Value	Name	1h	GFXPIPE_NONPIPELINED [Default]								
	Value	Name												
	1h	GFXPIPE_NONPIPELINED [Default]												
23:16	<b>3D Command Sub Opcode</b> Default Value: 04h GFXPIPE													
15:2	<b>Reserved</b>													
1:0	<b>Pipeline Select</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>3D</td> <td>3D pipeline is selected</td> </tr> <tr> <td>1</td> <td>Media</td> <td>Media pipeline is selected (Includes HD optical disc playback, HD video playback, and generic media workloads)</td> </tr> <tr> <td>2</td> <td>GPGPU</td> <td>GPGPU pipeline is selected</td> </tr> </tbody> </table>		Value	Name	Description	0	3D	3D pipeline is selected	1	Media	Media pipeline is selected (Includes HD optical disc playback, HD video playback, and generic media workloads)	2	GPGPU	GPGPU pipeline is selected
	Value	Name	Description											
	0	3D	3D pipeline is selected											
	1	Media	Media pipeline is selected (Includes HD optical disc playback, HD video playback, and generic media workloads)											
2	GPGPU	GPGPU pipeline is selected												

## pln - Plane

Source: EuIsa

Length Bias: 4

The pln instruction computes a component-wise plane equation ( $w = p*u + q*v + r$  where  $u/v/w$  are vectors and  $p/q/r$  are scalars) of src0 and src1 and stores the results in dst. src1 is the input vector  $u$ .

src0 provides input scalars  $p$ ,  $q$ , and  $r$ , where  $p$  is the scalar value based on the region description of src0 and  $q$  and  $r$  are the scalar values implied from the src0 region. Specifically,  $q$  is the second component and  $r$  is the fourth component of the 4-tuple (128-bit aligned) that  $p$  belongs to.

Format:

[(pred)] pln[.cmod] (exec\_size) dst src0 src1

### Restriction

Restriction: This is a specialized instruction that only supports an execution size (ExecSize) of 8 or 16.

Restriction: The src0 region must be a replicated scalar (with HorzStride == VertStride == 0).

Restriction: src0 must specify .0 or .4 as the subregister number, corresponding to a subregister byte offset of 0 or 16.

Restriction: Source operands cannot be accumulators.

### Syntax

[(pred)] pln[.cmod] (exec\_size) reg reg reg

### Pseudocode

```

Evaluate(WrEn);
for ( n = 0; n < exec_size; n++ ) {
    float dwP = src0.RegNum.SubRegNum[bits4:2]; // A DWord-aligned scalar.
    float dwQ = src0.RegNum.(SubRegNum[bit4:2] | 0x1); // Second component.
    float dwR = src0.RegNum.(SubRegNum[bit4:2] | 0x3); // Fourth component.
    if ( ExecSize == 8 ) {
        u = src1.RegNum
        v = src1.(RegNum + 1)
    } else {
        if ( n < 8 ) {
            u = src1.RegNum
            v = src1.(RegNum + 1)
        } else {
            u = src1.(RegNum + 2)
            v = src1.(RegNum + 3)
        }
    }

    if ( WrEn.chan[n] ) {
        dst.chan[n] = dwP * u.chan[n] + dwQ * v.chan[n] + dwR;
    }
}
    
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	N

Src Types	Dst Types

<b>pln - Plane</b>			
F	F		
DWord	Bit	Description	
0..3	127:64	<b>ImmSource</b>	
		Exists If:	(([ImmSource][Src1.RegFile]='IMM')
	Format:	EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>	
		Exists If:	(([RegSource][Src1.RegFile]!='IMM')
	Format:	EU_INSTRUCTION_SOURCES_REG_REG	
	63:32	<b>Operand Controls</b>	
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	<b>Header</b>	
		Format:	EU_INSTRUCTION_HEADER

<h2>ret - Return</h2>			
Source:	EuIsa		
Length Bias:	4		
Description			
Return execution to the code sequence that called a subroutine.			
<p>The ret instruction can be predicated or non-predicated. If non-predicated, all channels jump to the return IP in the first channel of src0 and restore CallMask from the second channel of src0. If predicated, the enabled channels jump to the return IP from the first channel of src0 and the corresponding bits in the CallMask are cleared to zero; if all CallMask bits are zero after the ret instruction, then execution jumps to the return IP from the first channel of src0.</p> <p>When SPF is on, the predication control must be scalar.</p>			
Format:	[(pred)] ret (exec_size) null src0		
Restriction			
Restriction: This instruction cannot take accumulator as source.			
Restriction: The src0 regioning control must be <2;2,1>.			
Syntax			
[(pred)] ret (exec_size) null reg			
Pseudocode			
<pre>Evaluate(WrEn); for ( n = 0; n &lt; exec_size; n++ ) { if ( WrEn.chan[n] ) { PcIP[n] = src0.chan[0]; CallMask[n] = 0; } else { PcIP[n] = IP + 1; } } for ( n = exec_size; n &lt; 32; n++ ) { PcIP[n] = IP + 1; } if ( CallMask[n:0] == 0 ) { // all channels are zero Jump(src0.chan[0]); CallMask = src0.chan[1]; }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N
Src Types	D,UD		
DWord	Bit	Description	
0..3	127:64	<b>ImmSource</b>	
		Exists If:	([Operand Controls][Src0.RegFile]='IMM')
	Format:	EU_INSTRUCTION_SOURCES_IMM32	
	127:64	<b>RegSource</b>	
Exists If:		([Operand Controls][Src0.RegFile]!='IMM')	
Format:	EU_INSTRUCTION_SOURCES_REG		
63:32	<b>Operand Controls</b>		
	Format:	EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	<b>Header</b>		

## ret - Return

		Format:	EU_INSTRUCTION_HEADER
--	--	---------	-----------------------

rncdd - Round Down			
Source:		EuIsa	
Length Bias:		4	
<p>The rncdd instruction takes component-wise floating point downward rounding (to the integral float number closer to negative infinity) of src0 and storing the rounded integral float results in dst. This is commonly referred to as the floor() function.</p> <p>Each result follows the rules in the following tables based on the floating-point mode.</p>			
Format: [(pred)] rncdd[.cmod] (exec_size) dst src0			
Restriction			
Restriction: No accumulator access, implicit or explicit.			
Syntax			
[(pred)] rncdd[.cmod] (exec_size) reg reg [(pred)] rncdd[.cmod] (exec_size) reg imm32			
Pseudocode			
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] = floor(src0.chan[n]); } }			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y
Src Types	Dst Types		
F	F		
DWord	Bit	Description	
0..3	127:64	<b>ImmSource</b>	
	Exists If:		([Operand Controls][Src0.RegFile]='IMM')
	Format:		EU_INSTRUCTION_SOURCES_IMM32
127:64	127:64	<b>RegSource</b>	
	Exists If:		([Operand Controls][Src0.RegFile]!='IMM')
	Format:		EU_INSTRUCTION_SOURCES_REG
63:32	63:32	<b>Operand Controls</b>	
	Format:		EU_INSTRUCTION_OPERAND_CONTROLS
31:0	31:0	<b>Header</b>	
	Format:		EU_INSTRUCTION_HEADER

## rnde - Round to Nearest or Even

Source: EuIsa  
 Length Bias: 4

The rnde instruction takes component-wise floating point round-to-even operation of src0 with results in two pieces - a downward rounded integral float results stored in dst and the round-to-even increments stored in the rounding increment bits. The round-to-even increment must be added to the results in dst to create the final round-to-even values to emulate the round-to-even operation, commonly known as the round() function. The final results are the one of the two integral float values that is nearer to the input values. If the neither possibility is nearer, the even alternative is chosen.

Each result follows the rules in the following tables based on the floating-point mode.

Format:  
 [(pred)] rnde[.cmod] (exec\_size) dst src0

### Restriction

Restriction: No accumulator access, implicit or explicit.

### Syntax

[(pred)] rnde[.cmod] (exec\_size) reg reg [(pred)] rnde[.cmod] (exec\_size) reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { if (
src0.chan[n] - floor(src0.chan[n]) > 0.5f ) { dst.chan[n] = floor(src0.chan[n]) + 1; }
else if ( src0.chan[n] - floor(src0.chan[n]) < 0.5f ) { dst.chan[n] = floor(src0.chan[n]);
} else { if ( floor(src0.chan[n]) is odd ) { dst.chan[n] = floor(src0.chan[n]) + 1; } else
{ dst.chan[n] = floor(src0.chan[n]); } } } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
F	F

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([Operand Controls][Src0.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_IMM32	
	127:64	<b>RegSource</b>
Exists If: ([Operand Controls][Src0.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG		
63:32	<b>Operand Controls</b>	
	Format: EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	<b>Header</b>	



## rnde - Round to Nearest or Even

Format:	EU_INSTRUCTION_HEADER
---------	-----------------------

## rndz - Round to Zero

Source: EuIsa  
 Length Bias: 4

The rndz instruction takes component-wise floating point round-to-zero operation of src0 with results in two pieces - a downward rounded integral float results stored in dst and the round-to-zero increments stored in the rounding increment bits. The round-to-zero increment must be added to the results in dst to create the final round-to-zero values to emulate the round-to-zero operation, commonly known as the truncate() function. The final results are the one of the two closest integral float values to the input values that is nearer to zero.

Format:  
 [(pred)] rndz[.cmod] (exec\_size) dst src0

### Restriction

Restriction: No accumulator access, implicit or explicit.

### Syntax

[(pred)] rndz[.cmod] (exec\_size) reg reg [(pred)] rndz[.cmod] (exec\_size) reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] =
floor(src0.chan[n]); if ( abs(src0.chan[n]) < abs(dst.chan[n]) ) { dst.chan[n] =
floor(src0.chan[n]) + 1; } else { dst.chan[n] = floor(src0.chan[n]); } } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
F	F

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([Operand Controls][Src0.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_IMM32	
	127:64	<b>RegSource</b>
Exists If: ([Operand Controls][Src0.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG		
63:32		<b>Operand Controls</b>
Format: EU_INSTRUCTION_OPERAND_CONTROLS		
31:0		<b>Header</b>
	Format: EU_INSTRUCTION_HEADER	

rndu - Round Up			
Source:		EuIsa	
Length Bias:		4	
<p>The rndu instruction takes component-wise floating point upward rounding (to the integral float number closer to positive infinity) of src0, commonly known as the ceiling() function.</p> <p>Each result follows the rules in the following tables based on the floating-point mode.</p>			
Format: [(pred)] rndu[.cmod] (exec_size) dst src0			
Restriction			
Restriction: No accumulator access, implicit or explicit.			
Syntax			
[(pred)] rndu[.cmod] (exec_size) reg reg [(pred)] rndu[.cmod] (exec_size) reg imm32			
Pseudocode			
<pre>Evaluate(WrEn); for ( n = 0; n &lt; exec_size; n++ ) { if ( WrEn.chan[n] ) { if ( src0.chan[n] - floor(src0.chan[n]) &gt; 0.0f ) { dst.chan[n] = floor(src0.chan[n]) + 1; } else { dst.chan[n] = src0.chan[n]; } } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y
Src Types	Dst Types		
F	F		
DWord	Bit	Description	
0..3	127:64	ImmSource	
		Exists If:	([Operand Controls][Src0.RegFile]='IMM')
	Format:	EU_INSTRUCTION_SOURCES_IMM32	
	127:64	RegSource	
Exists If:		([Operand Controls][Src0.RegFile]!='IMM')	
Format:	EU_INSTRUCTION_SOURCES_REG		
63:32	Operand Controls		
	Format:	EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	Header		
	Format:	EU_INSTRUCTION_HEADER	

## sel - Select

Source: EuIsa  
 Length Bias: 4

### Description

The sel instruction selectively moves the components in src0 or src1 into the channels of dst based on the predication. On a channel by channel basis, if the channel condition is true, data in src0 is moved into dst. Otherwise, data in src1 is moved into dst.

As the predication is used to select the two sources, it is not included in the evaluation of WrEn. The predicate clause is mandatory if cmod is omitted/0000b. If both predication and the conditional modifier are omitted, the results are undefined.

If the conditional modifier is specified (not 0000b, a compare is performed and the resulting condition flag is used for the sel instruction. Conditional modifiers .ge and .l follow the cmpn rules, and all other conditional modifiers follow the cmp rules. Predication is not allowed in this mode.

A sel instruction with cmod .l is used to emulate a MIN instruction.

A sel instruction with cmod .ge is used to emulate a MAX instruction.

For a sel instruction with a .l or .ge conditional modifier, if one source is NaN and the other not NaN, the non-NaN source is the result. If both sources are NaNs, the result is NaN. For all other conditional modifiers, if either source is NaN then src1 is selected.

A sel instruction without a conditional modifier always copies a denorm source value to a denorm destination value (in the manner of a raw move).

The sel instruction uses any conditional modifier internally and does not update the flag register if a conditional modifier is used.

A sel instruction with a conditional modifier flushes any selected denorm source value to a zero destination value.

Format:  
 (pred) sel[.cmod] (exec\_size) dst src0 src1

### Restriction

Restriction: The maximum execution size is 16. SIMD32 is not supported.

### Syntax

(pred) sel[.cmod] (exec\_size) reg reg reg (pred) sel[.cmod] (exec\_size) reg reg imm32

### Pseudocode

```
Evaluate(WrEn, NoPMask); if (cmod == "0000") { // no CMod Evaluate(PMask); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { if ( PMask.channel[n] ) { dst.chan[n] = src0.chan[n]; } else { dst.chan[n] = src1.chan[n]; } } } } else { // with CMod Evaluate(CMod); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { if ( CMod.chan[n] ) { dst.chan[n] = src0.chan[n]; } else { dst.chan[n] = src1.chan[n]; } } } }
```

<b>sel - Select</b>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y
Src Types	Dst Types		
*B,*W*D	*B,*W,*D		
F	F		
DF	DF		
DWord	Bit	Description	
0..3	127:64	<b>ImmSource</b>	
		Exists If:	((ImmSource)[Src1.RegFile] = 'IMM')
	Format:	EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>	
		Exists If:	((RegSource)[Src1.RegFile] != 'IMM')
	Format:	EU_INSTRUCTION_SOURCES_REG_REG	
	63:32	<b>Operand Controls</b>	
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS
31:0	<b>Header</b>		
	Format:	EU_INSTRUCTION_HEADER	

## send - Send Message

Source: EuIsa  
 Length Bias: 4

### Description

Send a message stored in GRF starting at <src> to a shared function identified by <ex\_desc> along with control from <desc> with a GRF writeback location at <dest>.

The send instruction performs data communication between a thread and external function units, including shared functions (Sampler, Data Port Read, Data Port Write, URB, and Message Gateway) and some fixed functions (e.g. Thread Spawner, who also have an unique Shared Function ID). The send instruction adds an entry to the EU's message request queue. The request message is stored in a block of contiguous GRF registers. The response message, if present, will be returned to a block of contiguous GRF registers. The return GRF writes may be in any order depending on the external function units. <src> is the lead GRF register for request. <dest> is the lead GRF register for response. The message descriptor field <desc> contains the Message Length (the number of consecutive GRF registers) and the Response Length (the number of consecutive GRF registers). It also contains the header present bit, and the function control signals. The extend message descriptor field <ex\_desc> contains the target function ID. WrEn is forwarded to the target function in the message sideband.

The send instruction is the only way to terminate a thread. When the EOT (End of Thread) bit of <ex\_desc> is set, it indicates the end of thread to the EU, the Thread Dispatcher and, in most cases, the parent fixed function.

Message descriptor field <desc> can be a 32-bit immediate, imm32, or a 32-bit scalar register, <reg32a>. GEN restricts that the 32-bit scalar register <reg32a> must be the leading dword of the address register. It should be in the form of a0.0<0;1,0>:ud. When <desc> is a register operand, only the lower 29 bits of <reg32a> are used.

<ex\_desc> is a 6-bit immediate, imm6. The lower 4bits of the <ex\_desc> specifies the SFID for the message. The MSb of the message descriptor, the EOT field, always comes from bit 127 of the instruction word, which is the MSb of imm6. A thread must terminate with a send instruction with EOT turned on.

<src> is a 256-bit aligned GRF register. It serves as the leading GRF register of the request.

<dest> serves for two purposes: to provide the leading GRF register location for the response message if present, and to provide parameters to form the channel enable sideband signals. <dest> signals whether there is a response to the message request. It can be either a null register, a direct-addressed GRF register or a register-indirect GRF register. Otherwise, hardware behavior is undefined.

If <dest> is null, there is no response to the request. Meanwhile, the Response Length field in <desc> must be 0. Certain types of message requests, such as memory write (store) through the Data Port, do not want response data from the function unit. If so, the posted destination operand can be null.

If <dest> is a GRF register, the register number is forwarded to the shared function. In this case, the target function unit must send one or more response message phases back to the requesting thread. The number of response message phases must match the Response Length field in <desc>, which of course cannot be zero. For some cases, it could be an empty return message. An empty return message is defined as a single phase message with all channel enables turned off.

The subregister number, horizontal stride, destination mask and type fields of <dest> are always valid and are used in part to generate on the WrEn. This is true even if <dest> is a null register (this is an exception for null as for most cases these fields are ignored by hardware).

The 16-bit channel enables of the message sideband are formed based on the WrEn. Interpretation of

## send - Send Message

the channel enable sideband signals is subject to the target external function. In general for a 'send' instruction with return messages, they are used as the destination dword write mask for the GRF registers starting at <dest>. For a message that has multiple return phases, the same set of channel enable signals applies to all the return phases.

Thread managed memory coherency: A special usage of using non-null <dest> is to support write-commit signaling for memory write service by the Data Port Write unit. If <post\_dest> is not null for a memory write request, the Data Port along with the Data Cache or Render Cache will wait until all the posted writes for the request have reached the coherent domain before sending back to the requesting thread an empty message to <dest> register. A memory write reaching the coherent domain, also referred to as reaching the global observable state, means that subsequent read to the same memory location, no matter which thread issues the read, must return the data of the write.

The destination dependency control, {NoDDClr}, can be used in this instruction. This allows software to control the destination dependencies for multiple 'read'-type messages similar to that for multiple instructions using EU execution pipeline. As send does not check register dependencies for the post destination, {NoDDChk} should not be used for this instruction.

### Restriction

Restriction: Software must obey the following rules in signaling the end of thread using the send instruction:

The posted destination operand must be null.

No acknowledgement is allowed for the send instruction that signifies the end of thread. This is to avoid deadlock as the EU is expecting to free up the terminated thread's resource.

A thread must terminate with a send instruction with message to a shared function on the output message bus; therefore, it cannot terminate with a send instruction with message to the following shared functions: Sampler unit, NULL function

For example, a thread may terminate with a URB write message or a render cache write message.

A root thread originated from the media (generic) pipeline must terminate with a send instruction with message to the Thread Spawner unit. A child thread should also terminate with a send to TS. Please refer to the Media Chapter for more detailed description.

The send instruction can not update accumulator registers.

Saturate is not supported for send instruction.

ThreadCtrl are not supported for send instruction.

The send with EOT should use register space R112-R127 for <src>. This is to enable loading of a new thread into the same slot while the message with EOT for current thread is pending dispatch

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

DWord	Bit	Description
0..3	127:96	<b>Message</b> Format: EU_INSTRUCTION_OPERAND_SEND_MSG
	95:89	<b>Flags</b> Format: EU_INSTRUCTION_FLAGS
	88:64	<b>Source 0</b> Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] = 'Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1

<b>send - Send Message</b>				
88:64	<b>Source 0</b>			
	<table border="1" style="width: 100%;"> <tr> <td style="width: 15%;">Exists If:</td> <td>(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align16')</td> </tr> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16</td> </tr> </table>	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align16')	Format:
Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] == 'Align16')			
Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16			
63:32	<b>Operand Control</b>			
	<table border="1" style="width: 100%;"> <tr> <td style="width: 15%;">Format:</td> <td>EU_INSTRUCTION_OPERAND_CONTROLS</td> </tr> </table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS	
Format:	EU_INSTRUCTION_OPERAND_CONTROLS			
31:28	<b>Controls B</b>			
	<table border="1" style="width: 100%;"> <tr> <td style="width: 15%;">Format:</td> <td>EU_INSTRUCTION_CONTROLS_B</td> </tr> </table>	Format:	EU_INSTRUCTION_CONTROLS_B	
Format:	EU_INSTRUCTION_CONTROLS_B			
27:24	<b>Shared Function ID (SFID)</b>			
	<table border="1" style="width: 100%;"> <tr> <td style="width: 15%;">Format:</td> <td>SFID</td> </tr> </table>	Format:	SFID	
Format:	SFID			
23:8	<b>Controls A</b>			
	<table border="1" style="width: 100%;"> <tr> <td style="width: 15%;">Format:</td> <td>EU_INSTRUCTION_CONTROLS_A</td> </tr> </table>	Format:	EU_INSTRUCTION_CONTROLS_A	
Format:	EU_INSTRUCTION_CONTROLS_A			
7	<b>Reserved</b>			
	<table border="1" style="width: 100%;"> <tr> <td style="width: 15%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
6:0	<b>Opcode</b>			
	<table border="1" style="width: 100%;"> <tr> <td style="width: 15%;">Format:</td> <td>EU_OPCODE</td> </tr> </table>	Format:	EU_OPCODE	
Format:	EU_OPCODE			



<h2 style="margin: 0;">shl - Shift Left</h2>			
Source:		EuIsa	
Length Bias:		4	
Description			
<p>Perform component-wise logical left shift of the bits in src0 by the shift count indicated in src1, storing the results in dst, inserting zero bits in the number of LSBs indicated by the shift count.</p> <p>Hardware detects overflow properly and uses it to perform any saturation operation on the result, as long as the shifted result is within 33 bits. Otherwise, the result is undefined.</p> <p>Note: For word and DWord operands, the accumulators have 33 bits.</p> <p>The shift count is taken from the low five bits of src1, regardless of the src1 type and treated as an unsigned integer in the range 0 to 31.</p> <p>Format: [(pred)] shl[.cmod] (exec_size) dst src0 src1</p>			
Restriction			
Restriction: Accumulator cannot be destination, implicit or explicit.			
Restriction: Results of saturation in packed-DWord mode are unpredictable.			
Syntax			
[(pred)] shl[.cmod] (exec_size) reg reg reg [(pred)] shl[.cmod] (exec_size) reg reg imm32			
Pseudocode			
<pre>Evaluate(WrEn); for ( n = 0; n &lt; exec_size; n++ ) { if ( WrEn.chan[n] ) { shiftCnt = src1.chan[n] &amp; 0x1F; // Always use low 5 bits for shift count. dst.chan[n] = src0.chan[n] &lt;&lt; shiftCnt; } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y
Src Types	Dst Types		
*B,*W,*D	*B,*W,*D		
DWord	Bit	Description	
0..3	127:64	<b>ImmSource</b>	
	Exists If:		([ImmSource][Src1.RegFile]='IMM')
	Format:		EU_INSTRUCTION_SOURCES_REG_IMM
127:64	127:64	<b>RegSource</b>	
	Exists If:		([RegSource][Src1.RegFile]!='IMM')
	Format:		EU_INSTRUCTION_SOURCES_REG_REG
63:32	63:32	<b>Operand Controls</b>	
	Format:		EU_INSTRUCTION_OPERAND_CONTROLS
31:0	31:0	<b>Header</b>	

## shl - Shift Left

		Format:	EU_INSTRUCTION_HEADER
--	--	---------	-----------------------

## shr - Shift Right

Source: EuI5a

Length Bias: 4

### Description

Perform component-wise logical right shift with zero insertion of the bits in src0 by the shift count indicated in src1, storing the results in dst. Insert zero bits in the number of MSBs indicated by the shift count.

src0 and dst can have different types and can be signed or unsigned.

Note: For word and DWord operands, the accumulators have 33 bits.

Note: For unsigned src0 types, shr and asr produce the same result.

The shift count is taken from the low five bits of src1, regardless of the src1 type and treated as an unsigned integer in the range 0 to 31.

Format:

`[(pred)] shr[.cmod] (exec_size) dst src0 src1`

### Syntax

`[(pred)] shr[.cmod] (exec_size) reg reg reg [(pred)] shr[.cmod] (exec_size) reg reg imm32`

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { shiftCnt = src1.chan[n] & 0x1F; // Always use low 5 bits for shift count. dst.chan[n] = src0.chan[n] >> shiftCnt; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
UB,UW,UD	UB,UW,UD

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: <code>([ImmSource][Src1.RegFile]='IMM')</code>
	Format: <code>EU_INSTRUCTION_SOURCES_REG_IMM</code>	
	127:64	<b>RegSource</b>
Exists If: <code>([RegSource][Src1.RegFile]!='IMM')</code>		
63:32	Format: <code>EU_INSTRUCTION_OPERAND_CONTROLS</code>	<b>Operand Controls</b>
31:0	Format: <code>EU_INSTRUCTION_HEADER</code>	<b>Header</b>

## f32to16 - Single Precision Float to Half Precision Float

Source: EuIsa  
 Length Bias: 4

The f32to16 instruction converts the single precision float in src0 to half precision float and storing in the lower word of each channel in dst.

Because this instruction does not have a 16-bit floating-point type, the destination data type must be Word (W).

Format:  
 [(pred)] f32to16[.cmod] (exec\_size) dst src0

### Restriction

Restriction: The destination must be DWord-aligned and specify a horizontal stride (HorzStride) of 2. The 16-bit result is stored in the lower word of each destination channel and the upper word is not modified.

Restriction: The FP Mode (Single Precision Floating Point Mode in cr0) must be IEEE mode.

Restriction: No accumulator access, implicit or explicit.

### Syntax

[(pred)] f32to16[.cmod] (exec\_size) reg reg [(pred)] f32to16[.cmod] (exec\_size) reg imm32

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { dst.chan[n] =
convert single precision float to half precision float(src0.chan[n]); } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
F	W

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ((Operand Controls)[Src0.RegFile]='IMM')
		Format: EU_INSTRUCTION_SOURCES_IMM32
	127:64	<b>RegSource</b>
		Exists If: ((Operand Controls)[Src0.RegFile]!='IMM')
		Format: EU_INSTRUCTION_SOURCES_REG
	63:32	<b>Operand Controls</b>
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	<b>Header</b>
		Format: EU_INSTRUCTION_HEADER

## SRC\_COPY\_BLT

Source: BlitterCS  
 Length Bias: 2

This BLT instruction performs a color source copy where the only operands involved is a color source and destination of the same bit width.

The source and destination operands may overlap. The command must indicate the horizontal and vertical directions: either forward or backwards to avoid data corruption. The X direction (horizontal) field applies to both the destination and source operands. The source and destination pitches (stride) are signed.

DWord	Bit	Description									
0  BR00	31:29	<b>Client</b>									
		Default Value: 02h 2D Processor Format: Opcode									
	28:22	<b>Instruction Target(Opcode)</b>									
		Default Value: 43h Format: Opcode									
	21:20	<b>32bpp Byte Mask</b> This field is only used for 32bpp.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1xb</td> <td>Write Alpha Channel</td> </tr> <tr> <td>x1b</td> <td>Write RGB Channel</td> </tr> </tbody> </table>	Value	Name	1xb	Write Alpha Channel	x1b	Write RGB Channel			
Value		Name									
1xb	Write Alpha Channel										
x1b	Write RGB Channel										
Reserved											
19:6	Format: MBZ										
5:0	<b>DWord Length</b> Default Value: 04h										
1  BR13	31	<b>Reserved</b> Format: MBZ									
	30	<b>X Direction</b> (1 = written from right to left (decrementing = backwards); 0 = incrementing)									
	29:26	<b>Reserved</b> Format: MBZ									
	25:24	<b>Color Depth</b>									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b
Value		Name									
00b		8 Bit Color									
01b	16 Bit Color(565)										
10b	16 Bit Color(1555)										
11b	32 Bit Color										
23:16	<b>Raster Operation</b>										

<b>SRC_COPY_BLT</b>			
	15:0	<b>Destination Pitch (signed)</b> Destination pitch in bytes (Same as before).	
2  BR14	31:16	<b>Destination Height (in scan lines)</b>	
	15:0	<b>Destination Byte Width (in bytes)</b>	
3  BR09	31:0	<b>Destination Address</b>	
		<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> Address of the first byte to be written.	Format:
Format:	GraphicsAddress[31:0]		
4  BR11	31:16	<b>Reserved</b>	
	15:0	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:
Format:	MBZ		
5  BR12	31:0	<b>Source Pitch</b> (double word aligned and signed)	
		<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> Address of the first byte to be read.	Format:
Format:	GraphicsAddress[31:0]		

<b>STATE_BASE_ADDRESS</b>						
Source:	BSpec					
Length Bias:	2					
<p>The STATE_BASE_ADDRESS command sets the base pointers for subsequent state, instruction, and media indirect object accesses by the GPE. (See Table 4-3. Base Address Utilization for details)</p>						
<b>Programming Notes</b>						
<p>The following commands must be reissued following any change to the base addresses</p> <ul style="list-style-type: none"> <li>• 3DSTATE_CC_POINTERS</li> <li>• 3DSTATE_BINDING_TABLE_POINTERS</li> <li>• 3DSTATE_SAMPLER_STATE_POINTERS</li> <li>• 3DSTATE_VIEWPORT_STATE_POINTERS</li> <li>• MEDIA_STATE_POINTERS</li> </ul> <p>Execution of this command causes a full pipeline flush, thus its use should be minimized for higher performance</p>						
DWord	Bit	Description				
0	31:29	<b>Command Type</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>3h GFXPIPE</td> </tr> </table>	Default Value:	3h GFXPIPE		
	Default Value:	3h GFXPIPE				
	28:27	<b>Command SubType</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0h GFXPIPE_COMMON</td> </tr> </table>	Default Value:	0h GFXPIPE_COMMON		
	Default Value:	0h GFXPIPE_COMMON				
	26:24	<b>3D Command Opcode</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>1h GFXPIPE_NONPIPELINED</td> </tr> </table>	Default Value:	1h GFXPIPE_NONPIPELINED		
	Default Value:	1h GFXPIPE_NONPIPELINED				
	23:16	<b>3D Command Sub Opcode</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>01h STATE_BASE_ADDRESS</td> </tr> </table>	Default Value:	01h STATE_BASE_ADDRESS		
Default Value:	01h STATE_BASE_ADDRESS					
15:8	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					
7:0	<b>DWord Length</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>=n Total Length - 2</td> </tr> </table>	Format:	=n Total Length - 2			
	Format:	=n Total Length - 2				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 55%;">Name</th> <th style="width: 30%;">Description</th> </tr> </thead> <tbody> <tr> <td>8h</td> <td>DWORD_COUNT_n <b>[Default]</b></td> <td>Excludes DWord (0,1)</td> </tr> </tbody> </table>	Value	Name	Description	8h	DWORD_COUNT_n <b>[Default]</b>	Excludes DWord (0,1)
Value	Name	Description				
8h	DWORD_COUNT_n <b>[Default]</b>	Excludes DWord (0,1)				
1	31:12	<b>General State Base Address</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>Specifies the 4K-byte aligned base address for general state accesses. See Table 4-3 for details on where this base address is used.</p>	Format:	GraphicsAddress[31:12]		
	Format:	GraphicsAddress[31:12]				
11:8	<b>General State Memory Object Control State</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <p>Specifies the memory object control state for indirect state using the General State Base Address, with the exception of the stateless data port accesses.</p>	Format:	MEMORY_OBJECT_CONTROL_STATE			
Format:	MEMORY_OBJECT_CONTROL_STATE					

<b>STATE_BASE_ADDRESS</b>											
	<p>7:4 <b>Stateless Data Port Access Memory Object Control State</b></p> <table border="1"> <tr> <td>Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <p>Specifies the memory object control state for stateless data port accesses.</p>	Format:	MEMORY_OBJECT_CONTROL_STATE								
	Format:	MEMORY_OBJECT_CONTROL_STATE									
	<p>3 <b>Stateless Data Port Access Force Write Thru</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>0: If the stateless data port access memory object control indicates L3 cachable the accesses will be write back cacheable. 1: If the stateless data port access memory object control indicates L3 cachable the accesses will be write thru cacheable.</p>	Format:	U1								
	Format:	U1									
<p>2:1 <b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ										
<p>0 <b>General State Base Address Modify Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>The other fields in this dword are updated only when this bit is set.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Ignore the updated address</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Modify the address</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	Ignore the updated address	1h	Enable	Modify the address
Format:	Enable										
Value	Name	Description									
0h	Disable	Ignore the updated address									
1h	Enable	Modify the address									
2	<p>31:12 <b>Surface State Base Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>Specifies the 4K-byte aligned base address for binding table and surface state accesses. See Table 4-3 for details on where this base address is used.</p>	Format:	GraphicsAddress[31:12]								
	Format:	GraphicsAddress[31:12]									
	<p>11:8 <b>Surface State Memory Object Control State</b></p> <table border="1"> <tr> <td>Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <p>Specifies the memory object control state for indirect state using the <b>Surface State Base Address</b>.</p>	Format:	MEMORY_OBJECT_CONTROL_STATE								
	Format:	MEMORY_OBJECT_CONTROL_STATE									
<p>7:1 <b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ										
<p>0 <b>Surface State Base Address Modify Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>The other fields in this dword are updated only when this bit is set.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Ignore the updated address</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Modify the address</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	Ignore the updated address	1h	Enable	Modify the address
Format:	Enable										
Value	Name	Description									
0h	Disable	Ignore the updated address									
1h	Enable	Modify the address									
3	<p>31:12 <b>Dynamic State Base Address</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table>	Format:	GraphicsAddress[31:12]								
Format:	GraphicsAddress[31:12]										



<b>STATE_BASE_ADDRESS</b>												
	<p>Specifies the 4K-byte aligned base address for sampler and viewport state accesses. See Table 4-3 for details on where this base address is used.</p>											
11:8	<p><b>Dynamic State Memory Object Control State</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <p>Specifies the memory object control state for indirect state using the <b>Dynamic State Base Address</b>. Push constants defined in 3DSTATE_CONSTANT_(VS   GS   PS) commands do not use this control state, although they can use the corresponding base address. The memory object control state for push constants is defined within the command.</p>	Format:	MEMORY_OBJECT_CONTROL_STATE									
Format:	MEMORY_OBJECT_CONTROL_STATE											
7:1	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ											
0	<p><b>Dynamic State Base Address Modify Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>The other fields in this dword are updated only when this bit is set.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Ignore the updated address</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Modify the address</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	Ignore the updated address	1h	Enable	Modify the address
Format:	Enable											
Value	Name	Description										
0h	Disable	Ignore the updated address										
1h	Enable	Modify the address										
4	<p>31:12 <b>Indirect Object Base Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>Specifies the 4K-byte aligned base address for indirect object load in MEDIA_OBJECT command. See Table 4-3 for details on where this base address is used.</p>	Format:	GraphicsAddress[31:12]									
	Format:	GraphicsAddress[31:12]										
	<p>11:8 <b>Indirect Object Memory Object Control State</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <p>Specifies the memory object control state for indirect objects using the <b>Indirect Object Base Address</b>.</p>	Format:	MEMORY_OBJECT_CONTROL_STATE									
	Format:	MEMORY_OBJECT_CONTROL_STATE										
<p>7:1 <b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ											
<p>0 <b>Indirect Object Base Address Modify Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>The other fields in this dword are updated only when this bit is set.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Ignore the updated address</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Modify the address</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	Ignore the updated address	1h	Enable	Modify the address	
Format:	Enable											
Value	Name	Description										
0h	Disable	Ignore the updated address										
1h	Enable	Modify the address										
5	<p>31:12 <b>Instruction Base Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 20%;">Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>Specifies the 4K-byte aligned base address for all EU instruction accesses.</p>	Format:	GraphicsAddress[31:12]									
	Format:	GraphicsAddress[31:12]										
<p>11:8 <b>Instruction Memory Object Control State</b></p>												

<b>STATE_BASE_ADDRESS</b>												
	<table border="1"> <tr> <td>Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <p>Specifies the memory object control state for EU instructions using the <b>Instruction Base Address</b>.</p>	Format:	MEMORY_OBJECT_CONTROL_STATE									
Format:	MEMORY_OBJECT_CONTROL_STATE											
7:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ											
0	<p><b>Instruction Base Address Modify Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>The other fields in this dword are updated only when this bit is set.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Ignore the updated address</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Modify the address</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	Ignore the updated address	1h	Enable	Modify the address
Format:	Enable											
Value	Name	Description										
0h	Disable	Ignore the updated address										
1h	Enable	Modify the address										
6	<p><b>31:12 General State Access Upper Bound</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>Specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address for general state accesses. This includes all accesses that are offset from <b>General State Base Address</b> (see Table 4-3). Read accesses from this address and beyond will return UNDEFINED values. Data port writes to this address and beyond will be "dropped on the floor" (all data channels will be disabled so no writes occur). Setting this field to 0 will cause this range check to be ignored.</p> <p>If non-zero, this address must be greater than the General State Base Address.</p>	Format:	GraphicsAddress[31:12]									
Format:	GraphicsAddress[31:12]											
11:1	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ											
0	<p><b>General State Access Upper Bound Modify Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>The bound in this dword is updated only when this bit is set.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Ignore the updated bound</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Modify the bound</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	Ignore the updated bound	1h	Enable	Modify the bound
Format:	Enable											
Value	Name	Description										
0h	Disable	Ignore the updated bound										
1h	Enable	Modify the bound										
7	<p><b>31:12 Dynamic State Access Upper Bound</b></p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>Specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address for dynamic state accesses. This includes all accesses that are offset from <b>Dynamic State Base Address</b> (see Table 4-3). Read accesses from this address and beyond will return UNDEFINED values. Data port writes to this address and beyond will be "dropped on the floor" (all data channels will be disabled so no writes occur). Setting this field to 0 will cause this range check to be ignored.</p>	Format:	GraphicsAddress[31:12]									
Format:	GraphicsAddress[31:12]											

<b>STATE_BASE_ADDRESS</b>													
		If non-zero, this address must be greater than the <b>Dynamic State Base Address</b> .											
	11:1	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td style="width: 100px;">MBZ</td></tr></table>		MBZ									
	MBZ												
	0	<b>Dynamic State Access Upper Bound Modify Enable</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td style="width: 100px;">Enable</td></tr></table> The bound in this dword is updated only when this bit is set. <table border="1" style="margin-top: 5px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Ignore the updated bound</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Modify the bound</td> </tr> </tbody> </table>		Enable	Value	Name	Description	0h	Disable	Ignore the updated bound	1h	Enable	Modify the bound
	Enable												
Value	Name	Description											
0h	Disable	Ignore the updated bound											
1h	Enable	Modify the bound											
8	31:12	<b>Indirect Object Access Upper Bound</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td style="width: 100px;">GraphicsAddress[31:12]</td></tr></table> This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by an indirect object load in a MEDIA_OBJECT command. Indirect data accessed at this address and beyond will appear to be 0. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the <b>Indirect Object Base Address</b> . Hardware ignores this field if indirect data is not present. Setting this field to FFFFh will cause this range check to be ignored.		GraphicsAddress[31:12]									
		GraphicsAddress[31:12]											
	11:1	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td style="width: 100px;">MBZ</td></tr></table>		MBZ									
	MBZ												
0	<b>Indirect Object Access Upper Bound Modify Enable</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td style="width: 100px;">Enable</td></tr></table> The bound in this dword is updated only when this bit is set. <table border="1" style="margin-top: 5px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Ignore the updated bound</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Modify the bound</td> </tr> </tbody> </table>		Enable	Value	Name	Description	0h	Disable	Ignore the updated bound	1h	Enable	Modify the bound	
	Enable												
Value	Name	Description											
0h	Disable	Ignore the updated bound											
1h	Enable	Modify the bound											
9	31:12	<b>Instruction Access Upper Bound</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td style="width: 100px;">GraphicsAddress[31:12]</td></tr></table> This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by an EU instruction. Instruction data accessed at this address and beyond will return UNDEFINED values. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the <b>Instruction Base Address</b> .		GraphicsAddress[31:12]									
		GraphicsAddress[31:12]											
	11:1	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td style="width: 100px;">MBZ</td></tr></table>		MBZ									
	MBZ												
0	<b>Instruction Access Upper Bound Modify Enable</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td style="width: 100px;">Enable</td></tr></table>		Enable										
	Enable												

<b>STATE_BASE_ADDRESS</b>		
		The bound in this dword is updated only when this bit is set.
Value	Name	Description
0h	Disable	Ignore the updated bound
1h	Enable	Modify the bound

<b>STATE_SIP</b>							
Source:	BSpec						
Length Bias:	2						
The STATE_SIP command specifies the starting instruction location of the System Routine that is shared by all threads in execution.							
DWord	Bit	Description					
0	31:29	<b>Command Type</b> Default Value: 3h GFXPIPE					
	28:27	<b>Command SubType</b> Default Value: 0h GFXPIPE_COMMON					
	26:24	<b>3D Command Opcode</b> Default Value: 1h GFXPIPE_NONPIPELINED					
	23:16	<b>3D Command Sub Opcode</b> Default Value: 02h STATE_SIP					
	15:8	<b>Reserved</b> Format: MBZ					
	7:0	<b>DWord Length</b> Format: =n Total Length - 2					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>DWORD_COUNT_n [Default]</td> <td>Excludes DWord (0,1)</td> </tr> </tbody> </table>		Value	Name	Description	0h
Value	Name	Description					
0h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)					
1	31:4	<b>System Instruction Pointer</b> Format: InstructionBaseOffset[31:4]Kernel Specifies the instruction address of the system routine associated with the current context as a 128-bit granular offset from the Instruction Base Address. SIP is shared by all threads in execution. The address specifies the double quadword aligned instruction location.					
	3:0	<b>Reserved</b> Format: MBZ					

## sad2 - Sum of Absolute Difference 2

Source: EuIsa  
 Length Bias: 4

The sad2 instruction takes source data channels from src0 and src1 in groups of 2-tuples. For each 2-tuple, it computes the sum-of-absolute-difference (SAD) between src0 and src1 and stores the scalar result in the first channel of the 2-tuple in dst.

The results are also stored in the accumulator register. The destination operand and the accumulator maintain 16 bits per channel precision.

The destination register must be aligned to even word (DWord). The even words in the destination region will contain the correct data. The odd words are also written but with undefined values.

Format:  
 [(pred)] sad2[.cmod] (exec\_size) dst src0 src1

### Restriction

Restriction: Source operands cannot be accumulators.

Restriction: The execution size cannot be 1 as the computation requires at least two data channels.

### Syntax

```
[(pred)] sad2[.cmod] (exec_size) reg reg reg [(pred)] sad2[.cmod] (exec_size) reg reg imm32
```

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n += 2 ) { if ( WrEn.chan[n] ) { dst.chan[n] = abs(src0.chan[n] - src1.chan[n]) + abs(src0.chan[n+1] - src1.chan[n+1]); } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
B,UB	W,UW

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_IMM	
	127:64	<b>RegSource</b>
Exists If: ([RegSource][Src1.RegFile]!='IMM')		
Format: EU_INSTRUCTION_SOURCES_REG_REG		
63:32	<b>Operand Controls</b>	
	Format: EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	<b>Header</b>	
	Format: EU_INSTRUCTION_HEADER	

## sada2 - Sum of Absolute Difference Accumulate 2

Source: EuIsa  
 Length Bias: 4

The sada2 instruction takes source data channels from src0 and src1 in groups of 2-tuples. For each 2-tuple, it computes the sum-of-absolute-difference (SAD) between src0 and src1, adds the intermediate result with the accumulator value corresponding to the first channel, and stores the scalar result in the first channel of the 2-tuple in dst.

The destination operand and the accumulator maintain 16 bits per channel precision. Higher precision (guide bits) stored in the accumulator allows up to 64 rounds of sada2 instructions to be issued back to back without overflowing the accumulator.

The destination register must be aligned to even word (DWord). The even words in the destination region will contain the correct data. The odd words are also written but with undefined values.

Format:  
 [(pred)] sada2[.cmod] (exec\_size) dst src0 src1

### Restriction

Restriction: Source operands cannot be accumulators.

Restriction: The execution size cannot be 1 as the computation requires at least two data channels.

### Syntax

```
[(pred)] sada2[.cmod] (exec_size) reg reg reg [(pred)] sada2[.cmod] (exec_size) reg reg imm32
```

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n += 2 ) { uwTmp = abs(src0.chan[n] - src1.chan[n]) + abs(src0.chan[n+1] - src1.chan[n+1]); if ( WrEn.chan[n] ) { dst.chan[n] = uwTmp + acc[n]; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
B,UB	W,UW

DWord	Bit	Description
0..3	127:64	<b>ImmSource</b>
		Exists If: ([ImmSource][Src1.RegFile]='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_IMM	
127:64	127:64	<b>RegSource</b>
		Exists If: ([RegSource][Src1.RegFile]!='IMM')
	Format: EU_INSTRUCTION_SOURCES_REG_REG	
63:32		<b>Operand Controls</b>
		Format: EU_INSTRUCTION_OPERAND_CONTROLS

<b>sada2 - Sum of Absolute Difference Accumulate 2</b>						
	31:0	<table border="1"> <tr> <td colspan="2"><b>Header</b></td> </tr> <tr> <td style="width: 30%;">Format:</td> <td>EU_INSTRUCTION_HEADER</td> </tr> </table>	<b>Header</b>		Format:	EU_INSTRUCTION_HEADER
<b>Header</b>						
Format:	EU_INSTRUCTION_HEADER					



<b>SWTESS_BASE_ADDRESS</b>						
Source:	BSpec					
Length Bias:	2					
The SWTESS_BASE_ADDRESS command sets the base pointers for SW Tessellation data read access by the TE unit.						
<b>Programming Notes</b>						
<p>This base address must also be comprehended in the SURFACE_STATE used by the HS kernel to write the SW tessellation data.</p> <p>Execution of this command causes a full pipeline flush, thus its use should be minimized for higher performance.</p>						
DWord	Bit	Description				
0	31:29	<b>Command Type</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>3h GFXPIPE</td> </tr> </table>	Default Value:	3h GFXPIPE		
	Default Value:	3h GFXPIPE				
	28:27	<b>Command SubType</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0h GFXPIPE_COMMON</td> </tr> </table>	Default Value:	0h GFXPIPE_COMMON		
	Default Value:	0h GFXPIPE_COMMON				
	26:24	<b>3D Command Opcode</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>1h GFXPIPE_NONPIPELINED</td> </tr> </table>	Default Value:	1h GFXPIPE_NONPIPELINED		
	Default Value:	1h GFXPIPE_NONPIPELINED				
	23:16	<b>3D Command Sub Opcode</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>03h SWTESS_BASE_ADDRESS</td> </tr> </table>	Default Value:	03h SWTESS_BASE_ADDRESS		
Default Value:	03h SWTESS_BASE_ADDRESS					
15:8	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					
7:0	<b>DWord Length</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>=n Total Length - 2</td> </tr> </table>	Format:	=n Total Length - 2			
	Format:	=n Total Length - 2				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 55%;">Name</th> <th style="width: 30%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>DWORD_COUNT_n <b>[Default]</b></td> <td>Excludes DWord (0,1)</td> </tr> </tbody> </table>	Value	Name	Description	0h	DWORD_COUNT_n <b>[Default]</b>	Excludes DWord (0,1)
Value	Name	Description				
0h	DWORD_COUNT_n <b>[Default]</b>	Excludes DWord (0,1)				
1	31:12	<b>SW Tessellation Base Address</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>Specifies the 4K-byte aligned base address for TE unit SW tessellation data read accesses.</p>	Format:	GraphicsAddress[31:12]		
	Format:	GraphicsAddress[31:12]				
	11:8	<b>SW Tessellation Memory Object Control State</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <p>Specifies the memory object control state used by the TE unit to read SW tessellation data from memory.</p>	Format:	MEMORY_OBJECT_CONTROL_STATE		
Format:	MEMORY_OBJECT_CONTROL_STATE					
7:0	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					

## wait - Wait Notification

Source: EuIsa  
 Length Bias: 4

The wait instruction evaluates the value of the notification count register nreg. If nreg is zero, thread execution is suspended and the thread is put in 'wait\_for\_notification' state. If nreg is not zero (i.e., one or more notifications have been received), nreg is decremented by one and the thread continues executing on the next instruction. If a thread is in the 'wait\_for\_notification' state, when a notification arrives, the notification count register is incremented by one. As the notification count register becomes nonzero, the thread wakes up to continue execution and at the same time the notification register is decremented by one. If only one notification arrived, the notification register value becomes zero. However, during the above mentioned time period, it is possible that more notifications may arrive, making the notification register nonzero again.

When multiple notifications are received, software must use wait instructions to decrement notification count registers for each notification.

Notification register n0:ud is for thread to thread communication (via the Message Gateway shared function) and n1:ud for host to thread communication (through MMIO registers). See the Message Gateway chapter for thread-thread communication.

Format:  
 wait (exec\_size) nreg

### Restriction

Restriction: src0 and dst must be n0, n1, or n2.

Restriction: Execution size must be 1 as the notification registers are scalar.

Restriction: Predication is not allowed.

Restriction: Two back-to-back wait instructions are not allowed. At minimum, a nop instruction must be inserted between two wait instructions

### Syntax

wait (1) n#

### Pseudocode

N/A

Predication	Conditional Modifier	Saturation	Source Modifier
N	N	N	N

Src Types	Dst Types
UD	UD

DWord	Bit	Description
0	127:64	<b>Sources</b> Exists If: ([Operand Control][Src1.RegFile]='IMM') Format: EU_INSTRUCTION_SOURCES_IMM32
	127:64	<b>Sources</b>

<b>wait - Wait Notification</b>			
		Exists If:	(([Operand Control][Src1.RegFile] != 'IMM')
		Format:	EU_INSTRUCTION_SOURCES_REG
	63:32	<b>Operand Control</b>	
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	<b>Header</b>	
		Format:	EU_INSTRUCTION_HEADER

## while - While

Source: EuIsa  
 Length Bias: 4

### Description

The while instruction marks the end of a do-while block. The instruction first evaluates the loop termination condition for each channel based on the current channel enables and the predication flags specified in the instruction. If any channel has not terminated, a branch is taken to a destination address specified in the instruction, and the loop continues for those channels. Otherwise, execution continues to the next instruction. It points to the first instruction with the do label of the do-while block of code. It should be a negative number for the backward referencing. In GEN binary, JIP is at location dst and must be of type W (signed word integer).

If SPF is ON, none of the PcIP are updated.

The following table describes the 16-bit jump target offset JIP. JIP is a signed 16-bit number, added to IP pre-increment, and should point to the first instruction with the do label of the do-while block of code. It should be a negative number for the backward referencing. In GEN binary, JIP is at location src1 and must be of type W (signed word integer).

Format:  
 [(pred)] while (exec\_size) JIP

### Restriction

Restriction: The execution size must be the same for the while instruction and any break and cont instructions of the same code block.

### Syntax

[(pred)] while (exec\_size) imm16

### Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < 32; n++ ) { if (WrEn.chan[n] ) { PcIP[n] = IP + JIP; }
else { PcIP[n] = IP + 1; } } if ( | PMask == 1 ) { // any enabled channel true Jump(IP +
JIP); }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

DWord	Bit	Description
0..3	127:112	<b>Reserved</b> Format: MBZ
	111:96	<b>JIP</b> Format: S15 Jump Target Offset. The relative offset in 64-bit units if a jump is taken for the instruction.
	95:91	<b>Reserved</b>

<b>while - While</b>		
	Format:	MBZ
90	<b>Flag Register Number</b> Added a second flag register	
89	<b>Flag Subregister Number</b> This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.	
88:64	<b>Source 0</b>	
	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align1')
	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1
88:64	<b>Source 0</b>	
	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]='Align16')
	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
63:32	<b>Operand Control</b>	
	Format:	EU_INSTRUCTION_OPERAND_CONTROLS
31:0	<b>Header</b>	
	Format:	EU_INSTRUCTION_HEADER

## XY\_COLOR\_BLT

Source: BlitterCS  
 Length Bias: 2

COLOR\_BLT is the simplest BLT operation. It performs a color fill to the destination (with a possible ROP). The only operand is the destination operand which is written dependent on the raster operation. The solid pattern color is stored in the pattern background register.

This instruction is optimized to run at the maximum memory write bandwidth.

The typical (and fastest) Raster operation code = F0 which performs a copy of the pattern background register to the destination.

DWord	Bit	Description								
0 BR00	31:29	<b>Client</b>								
		Default Value: 02h 2D Processor Format: Opcode								
	28:22	<b>Instruction Target(Opcode)</b>								
		Default Value: 50h Format: Opcode								
	21:20	<b>32bpp Byte Mask</b> This field is only used for 32bpp.								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1xb</td> <td>Write Alpha Channel</td> </tr> <tr> <td>x1b</td> <td>Write RGB Channel</td> </tr> </tbody> </table>	Value	Name	1xb	Write Alpha Channel	x1b	Write RGB Channel		
		Value	Name							
	1xb	Write Alpha Channel								
	x1b	Write RGB Channel								
	19:12	<b>Reserved</b> Format: MBZ								
11	<b>Tiling Enable</b>									
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Tiling Disabled (Linear Blit)</td> <td></td> </tr> <tr> <td>1b</td> <td>Tiling Enabled</td> <td>Tile-X or Tile-Y.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	Tile-X or Tile-Y.
	Value	Name	Description							
0b	Tiling Disabled (Linear Blit)									
1b	Tiling Enabled	Tile-X or Tile-Y.								
10:8	<b>Reserved</b> Format: MBZ									
7:0	<b>DWord Length</b>									
	Default Value: 04h									
1 BR13	31	<b>Reserved</b> Format: MBZ								
		30	<b>Clipping Enabled</b>							
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> </tbody> </table>		Value	Name	0b	Disabled				
Value	Name									
0b	Disabled									

<b>XY_COLOR_BLT</b>												
	1b	Enabled										
	29:26	<b>Reserved</b>										
		Format: MBZ										
	25:24	<b>Color Depth</b>										
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name											
00b	8 Bit Color											
01b	16 Bit Color(565)											
10b	16 Bit Color(1555)											
11b	32 Bit Color											
	23:16	<b>Raster Operation</b>										
	15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.										
BR22	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.										
3	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.										
BR23	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.										
4	31:0	<b>Setup Destination Base Address</b>										
BR09		<table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.	Format:	GraphicsAddress[31:0]								
Format:	GraphicsAddress[31:0]											
5	31:0	<b>Solid Pattern Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]										
BR16												

## XY\_FULL\_BLT

Source: BlitterCS  
 Length Bias: 2

The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The source and pattern operands are the same bit width as the destination operand.

The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access.

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

DWord	Bit	Description	
0  BR00	31:29	<b>Client</b>	
		Default Value:	02h 2D Processor
		Format:	Opcode
	28:22	<b>Instruction Target(Opcode)</b>	
		Default Value:	55h
		Format:	Opcode
	21:20	<b>32bpp Byte Mask</b>	
		This field is only used for 32bpp.	
		<b>Value</b>	<b>Name</b>
		00b	<b>[Default]</b>
1xb		Write Alpha Channel	
	x1b	Write RGB Channel	
19:16	<b>Reserved</b>		
	Format:	MBZ	
15	<b>Src Tiling Enable</b>		



<b>XY_FULL_BLT</b>				
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	Tiling Disabled (Linear Blit)	
		1b	Tiling Enabled	Tile-X or Tile-Y.
	14:12	<b>Pattern Horizontal Seed</b> Pixel of the scan line to start on corresponding to DST X=0.		
	11	<b>Dest Tiling Enable</b>		
		Value	Name	Description
		0b	Tiling Disabled (Linear Blit)	
		1b	Tiling Enabled	Tile-X or Tile-Y.
	10:8	<b>Pattern Vertical Seed</b> Starting scan line of the 8x8 pattern corresponding to DST Y=0.		
	7:0	<b>DWord Length</b>		
		Default Value:		07h
1 BR13	31	<b>Reserved</b>		
		Format:		MBZ
	30	<b>Clipping Enabled</b>		
		Value	Name	
		0b	Disabled	
		1b	Enabled	
	29:26	<b>Reserved</b>		
		Format:		MBZ
	25:24	<b>Color Depth</b>		
		Value	Name	
		00b	8 Bit Color	
		01b	16 Bit Color(565)	
		10b	16 Bit Color(1555)	
		11b	32 Bit Color	
	23:16	<b>Raster Operation</b>		
	15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).		
2 BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.		
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.		
3 BR23	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.		
	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.		

<b>XY_FULL_BLT</b>				
4 BR09	31:0	<p><b>Destination Base Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <p>Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.</p>	Format:	GraphicsAddress[31:0]
		Format:	GraphicsAddress[31:0]	
<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table> <p>Should be programmed all 0's for 48bit addressing.</p>	Format:	MBZ		
Format:	MBZ			
5 BR11	31:16	<p><b>Reserved</b></p> <p>Should be programmed all 0's for 48bit addressing.</p>		
	15:0	<p><b>Source Pitch (double word aligned and signed) and in DWords</b></p> <p>2's complement. For Tiled Src (bit 15 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).</p>		
6 BR26	31:16	<p><b>Source Y1 Coordinate (Top)</b></p> <p>16 bit signed number.</p>		
	15:0	<p><b>Source X1 Coordinate (Left)</b></p> <p>16 bit signed number.</p>		
7 BR12	31:0	<p><b>Source Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <p>Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_15 enabled), this address is limited to 4Kbytes.</p>	Format:	GraphicsAddress[31:0]
		Format:	GraphicsAddress[31:0]	
<p><b>Pattern Base</b></p> <p>(28:06 are implemented ) (Note no NPO2 change here). The pattern data must be located in linear memory.</p>				
8 BR15	31:0	<p><b>Pattern Base</b></p> <p>(28:06 are implemented ) (Note no NPO2 change here). The pattern data must be located in linear memory.</p>		

## XY\_FULL\_IMMEDIATE\_PATTERN\_BLT

Source: BlitterCS  
 Length Bias: 2

The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The source and immediate pattern operands are the same bit width as the destination operand. The immediate data sizes are 64 bytes (16 DWs), 128 bytes (32 DWs), or 256 (64 DWs) for 8, 16, and 32 bpp color patterns. DWL indicates the total number of Dwords of immediate data.

The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access.

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

DWord	Bit	Description	
0  BR00	31:29	<b>Client</b>	
		Default Value:	02h 2D Processor
		Format:	Opcode
	28:22	<b>Instruction Target(Opcode)</b>	
		Default Value:	74h
		Format:	Opcode
	21:20	<b>32bpp Byte Mask</b>	
		This field is only used for 32bpp.	
		<b>Value</b>	<b>Name</b>
		00b	<b>[Default]</b>
1xb		Write Alpha Channel	
	x1b	Write RGB Channel	
19:16		<b>Reserved</b>	

<b>XY_FULL_IMMEDIATE_PATTERN_BLT</b>												
		Format: <span style="float: right;">MBZ</span>										
	15	<b>Src Tiling Enable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 55%;">Name</th> <th style="width: 30%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Tiling Disabled (Linear)</td> <td></td> </tr> <tr> <td>1b</td> <td>Tiling Enabled</td> <td>Tile-X or Tile-Y.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Tiling Disabled (Linear)		1b	Tiling Enabled	Tile-X or Tile-Y.	
	Value	Name	Description									
	0b	Tiling Disabled (Linear)										
	1b	Tiling Enabled	Tile-X or Tile-Y.									
	14:12	<b>Pattern Horizontal Seed</b> (pixel of the scan line to start on corresponding to DST X=0)										
	11	<b>Dest Tiling Enable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 55%;">Name</th> <th style="width: 30%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Tiling Disabled (Linear Blit)</td> <td></td> </tr> <tr> <td>1b</td> <td>Tiling Enabled</td> <td>Tile-X or Tile-Y.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	Tile-X or Tile-Y.	
	Value	Name	Description									
	0b	Tiling Disabled (Linear Blit)										
	1b	Tiling Enabled	Tile-X or Tile-Y.									
10:8	<b>Pattern Vertical Seed</b> Starting scan line of the 8x8 pattern corresponding to DST Y=0.											
7:0	<b>DWord Length</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>06h Excludes DWORD 0,1</td> </tr> </table> 06 + DWL = (Number of Immediate double words)h	Default Value:	06h Excludes DWORD 0,1									
Default Value:	06h Excludes DWORD 0,1											
1 BR13	31	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>										
	30	<b>Clipping Enabled</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled				
	Value	Name										
	0b	Disabled										
	1b	Enabled										
	29:26	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>										
	25:24	<b>Color Depth</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">Value</th> <th style="width: 75%;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
	Value	Name										
00b	8 Bit Color											
01b	16 Bit Color(565)											
10b	16 Bit Color(1555)											
11b	32 Bit Color											
23:16	<b>Raster Operation</b>											
15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).											
2 BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.										
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.										

<b>XY_FULL_IMMEDIATE_PATTERN_BLT</b>				
3 BR23	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.		
	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.		
4 BR09	31:0	<b>Destination Base Address</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> Base address of the destination surface: X=0, Y=0. When Src Tiling is enabled (Bit_15 enabled), this address is limited to 4Kbytes.	Format:	GraphicsAddress[31:0]
	Format:	GraphicsAddress[31:0]		
31:16	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table> Should be programmed all 0's for 48bit addressing.	Format:	MBZ	
Format:	MBZ			
5 BR11	15:0	<b>Source Pitch (double word aligned and signed) and in DWords</b> 2's complement. For Tiled Src (bit 11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).		
	31:16	<b>Source Y1 Coordinate (Top)</b> 16 bit signed number.		
6 BR26	15:0	<b>Source X1 Coordinate (Left)</b> 16 bit signed number.		
	31:0	<b>Source Address</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit 15 enabled), this address is limited to 4Kbytes.	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			
8..n	31:0	<b>Immediate Data 0</b>		

## XY\_FULL\_MONO\_PATTERN\_BLT

Source: BlitterCS  
 Length Bias: 2

The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The pattern operand is monochrome and the source operand is the same bit width as the destination operand.

The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access.

The monochrome pattern transparency mode indicates whether to use the pattern background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the pattern foreground color is used in the ROP operation.

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

Setting both Solid Pattern Select =1 and Mono Pattern Transparency = 1 is mutually exclusive. The device implementation results in NO PIXELS DRAWN.

DWord	Bit	Description	
0  BR00	31:29	<b>Client</b>	
		Default Value:	02h 2D Processor
		Format:	Opcode
	28:22	<b>Instruction Target(Opcode)</b>	
		Default Value:	57h
		Format:	Opcode
21:20	<b>32bpp Byte Mask</b> This field is only used for 32bpp.		

<b>XY_FULL_MONO_PATTERN_BLT</b>											
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td><b>[Default]</b></td> </tr> <tr> <td>1xb</td> <td>Write Alpha Channel</td> </tr> <tr> <td>x1b</td> <td>Write RGB Channel</td> </tr> </tbody> </table>	Value	Name	00b	<b>[Default]</b>	1xb	Write Alpha Channel	x1b	Write RGB Channel	
Value	Name										
00b	<b>[Default]</b>										
1xb	Write Alpha Channel										
x1b	Write RGB Channel										
	19:16	<b>Reserved</b>									
	15	<b>Src Tiling Enable</b> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Tiling Disabled (Linear Blit)</td> <td></td> </tr> <tr> <td>1b</td> <td>Tiling Enabled</td> <td>Tile-X or Tile-Y.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	Tile-X or Tile-Y.
Value	Name	Description									
0b	Tiling Disabled (Linear Blit)										
1b	Tiling Enabled	Tile-X or Tile-Y.									
	14:12	<b>Pattern Horizontal Seed</b> (pixel of the scan line to start on corresponding to DST X=0)									
	11	<b>Dest Tiling Enable</b> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Tiling Disabled (Linear Blit)</td> <td></td> </tr> <tr> <td>1b</td> <td>Tiling Enabled</td> <td>Tile-X or Tile-Y.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	Tile-X or Tile-Y.
Value	Name	Description									
0b	Tiling Disabled (Linear Blit)										
1b	Tiling Enabled	Tile-X or Tile-Y.									
	10:8	<b>Pattern Vectical Seed</b> Starting scan line of the 8x8 pattern corresponding to DST Y=0.									
	7:0	<b>DWord Length</b> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0Ah</td> <td></td> </tr> </tbody> </table>	Value	Name	0Ah						
Value	Name										
0Ah											
1 BR13	31	<b>Solid Pattern Select</b> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>No Solid Pattern</td> </tr> <tr> <td>1</td> <td>Solid Pattern</td> </tr> </tbody> </table>	Value	Name	0	No Solid Pattern	1	Solid Pattern			
	Value	Name									
	0	No Solid Pattern									
	1	Solid Pattern									
	30	<b>Clipping Enabled</b> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled			
	Value	Name									
	0b	Disabled									
1b	Enabled										
29	<b>Reserved</b> Format: _____ MBZ										
28:27	<b>Mono Source Transparency Mode</b> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Use Background</td> </tr> <tr> <td>1</td> <td>Transparency Enabled</td> </tr> </tbody> </table>	Value	Name	0	Use Background	1	Transparency Enabled				
Value	Name										
0	Use Background										
1	Transparency Enabled										
26	<b>Reserved</b> Format: _____ MBZ										
25:24	<b>Color Depth</b>										

<b>XY_FULL_MONO_PATTERN_BLT</b>			
		Value	Name
		00b	8 Bit Color
		01b	16 Bit Color(565)
		10b	16 Bit Color(1555)
		11b	32 Bit Color
	23:16	<b>Raster Operation</b>	
	15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).	
2	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.	
BR22	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.	
3	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.	
BR23	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.	
4	31:0	<b>Destination Base Address</b>	
BR09		Format:	GraphicsAddress[31:0]
		Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.	
5	31:16	<b>Reserved</b>	
BR11		Format:	MBZ
	15:0	<b>Source Pitch (double word aligned and signed) and in DWords</b> 2's complement. For Tiled Src (bit 15 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).	
6	31:16	<b>Source Y1 Coordinate (Top)</b> 16 bit signed number.	
BR26	15:0	<b>Source X1 Coordinate (Left)</b> 16 bit signed number.	
7	31:0	<b>Source Base Address</b>	
BR12		Format:	GraphicsAddress[31:0]
		(base address of the source surface: X=0, Y=0). When Src Tiling is enabled (Bit 15 enabled), this address is limited to 4Kbytes.	
8	31:0	<b>Pattern Background Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]	
BR16			
9	31:0	<b>Pattern Foreground Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]	
BR17			



<b>XY_FULL_MONO_PATTERN_BLT</b>		
10 BR20	31:0	<b>Pattern Data 0</b> (least significant DW)
11 BR21	31:0	<b>Pattern Data 1</b> (most significant DW)

## XY\_FULL\_MONO\_PATTERN\_MONO\_SRC\_BLT

Source: BlitterCS  
 Length Bias: 2

The full BLT provides the ability to specify all 3 operands: destination, source, and pattern. The pattern and source operands are monochrome.

The monochrome source transparency mode indicates whether to use the source background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the source foreground color is used in the ROP operation.

All non-text monochrome sources are word aligned. At the end of a scan line the monochrome source, the remaining bits until the next word boundary are ignored. The Monochrome source data bit position field [2:0] indicates which bit position within the first byte should be used as the first source pixel which corresponds to the destination X1 coordinate.

The monochrome pattern transparency mode indicates whether to use the pattern background color or de-assert the write enables when the bit in the pattern is 0. When the source bit is 1, then the pattern foreground color is used in the ROP operation. The monochrome source transparency mode works identical to the pattern transparency mode.

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

Setting both Solid Pattern Select =1 and Mono Pattern Transparency = 1 is mutually exclusive. The device implementation results in NO PIXELs DRAWN.

Negative Stride (= Pitch) is NOT ALLOWED.

DWord	Bit	Description	
0  BR00	31:29	<b>Client</b>	
		Default Value:	02h 2D Processor
	Format:	Opcode	
	28:22	<b>Instruction Target(Opcode)</b>	

<b>XY_FULL_MONO_PATTERN_MONO_SRC_BLT</b>			
	Default Value:	58h	
	Format:	Opcode	
21:20	<b>32bpp Byte Mask</b> This field is only used for 32bpp.		
	<b>Value</b>	<b>Name</b>	
	00b	<b>[Default]</b>	
	1xb	Write Alpha Channel	
	x1b	Write RGB Channel	
19:17	<b>Monochrome source data bit position of the first pixel within a byte per scan line.</b>		
16:15	<b>Reserved</b>		
	Format:	MBZ	
14:12	<b>Pattern Horizontal Seed</b> (pixel of the scan line to start on corresponding to DST X=0)		
11	<b>Tiling Enable</b>		
	<b>Value</b>	<b>Name</b>	
	0b	Tiling Disabled (Linear Blit)	
	1b	Tiling Enabled	
		Tile-X or Tile-Y.	
10:8	<b>Pattern Vertical Seed</b> Starting scan line of the 8x8 pattern corresponding to DST Y = 0.		
7:0	<b>DWord Length</b>		
	<b>Value</b>	<b>Name</b>	
	0Ah		
1 BR13	31	<b>Solid Pattern Select</b>	
		<b>Value</b>	
		<b>Name</b>	
		0	No Solid Pattern
		1	Solid Pattern
	30	<b>Clipping Enabled</b>	
		<b>Value</b>	<b>Name</b>
		0b	Disabled
		1b	Enabled
	29	<b>Mono Source Transparency Mode</b>	
		<b>Value</b>	<b>Name</b>
		0	Use Background
	1	Transparency Enabled	
28	<b>Mono Pattern Transparency Mode</b>		
	<b>Value</b>	<b>Name</b>	
	0	Use Background	
	1	Transparency Enabled	

<b>XY_FULL_MONO_PATTERN_MONO_SRC_BLT</b>			
	27:26	<b>Reserved</b> Format: <span style="border: 1px solid black; padding: 2px;">MBZ</span>	
	25:24	<b>Color Depth</b>	
		<b>Value</b>	<b>Name</b>
		00b	8 Bit Color
		01b	16 Bit Color(565)
	10b	16 Bit Color(1555)	
	11b	32 Bit Color	
	23:16	<b>Raster Operation</b>	
	15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).	
2 BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.	
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.	
3 BR23	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.	
	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.	
4 BR09	31:0	<b>Destination Base Address</b>	
		Format: <span style="border: 1px solid black; padding: 2px;">GraphicsAddress[31:0]</span> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.	
5 BR12	31:0	<b>Mono Source Address</b>	
		Format: <span style="border: 1px solid black; padding: 2px;">GraphicsAddress[31:0]</span> (address corresponds to DST X1, Y1) (Note no NPO2 change here).	
6 BR18	31:0	<b>Source Background Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]	
7 BR19	31:0	<b>Source Foreground Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]	
8 BR16	31:0	<b>Pattern Background Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]	
9 BR17	31:0	<b>Pattern Foreground Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]	
10	31:0	<b>Pattern Data 0</b>	

<b>XY_FULL_MONO_PATTERN_MONO_SRC_BLT</b>		
BR20		(least significant DW)
11 BR21	31:0	<b>Pattern Data 1</b> (most significant DW)

## XY\_FULL\_MONO\_SRC\_BLT

Source: BlitterCS  
 Length Bias: 2

The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The source operand is monochrome and the pattern operand is the same bit width as the destination.

The monochrome source transparency mode indicates whether to use the source background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the source foreground color is used in the ROP operation.

All non-text and non-immediate monochrome sources are word aligned. At the end of a scan line the monochrome source, the remaining bits until the next word boundary are ignored. The Monochrome source data bit position field [2:0] indicates which bit position within the first byte should be used as the first source pixel which corresponds to the Destination X1 coordinate.

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

Negative Stride (= Pitch) is NOT ALLOWED

DWord	Bit	Description		
0  BR00	31:29	<b>Client</b>		
		Default Value:	02h 2D Processor	
		Format:	Opcode	
	28:22	<b>Instruction Target(Opcode)</b>		
		Default Value:	56h	
		Format:	Opcode	
	21:20	<b>32bpp Byte Mask</b>		
		This field is only used for 32bpp.		
		<b>Value</b>	<b>Name</b>	
00b		<b>[Default]</b>		
1xb		Write Alpha Channel		
x1b	Write RGB Channel			

<b>XY_FULL_MONO_SRC_BLT</b>											
	19:17	<b>Monochrome source data bit position of the first pixel within a byte per scan line.</b>									
	16:15	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td>MBZ</td></tr></table>		MBZ							
		MBZ									
	14:12	<b>Pattern Horizontal Seed</b> (pixel of the scan line to start on corresponding to DST X=0)									
	11	<b>Tiling Enable</b> <table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr><tr><td>1b</td><td>Tiling Enabled</td><td>Tile-X or Tile-Y.</td></tr></tbody></table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	Tile-X or Tile-Y.
	Value	Name	Description								
	0b	Tiling Disabled (Linear Blit)									
	1b	Tiling Enabled	Tile-X or Tile-Y.								
	10:8	<b>Pattern Vertical Seed</b> Starting scan line of the 8x8 pattern corresponding to DST Y = 0.									
	7:0	<b>DWord Length</b> <table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>07h</td><td></td></tr></tbody></table>	Value	Name	07h						
Value	Name										
07h											
1 BR13	31	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td>MBZ</td></tr></table>		MBZ							
		MBZ									
	30	<b>Clipping Enabled</b> <table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Disabled</td></tr><tr><td>1b</td><td>Enabled</td></tr></tbody></table>	Value	Name	0b	Disabled	1b	Enabled			
	Value	Name									
	0b	Disabled									
	1b	Enabled									
	29	<b>Mono Source Transparency Mode</b> <table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Use Background</td></tr><tr><td>1</td><td>Transparency Enabled</td></tr></tbody></table>	Value	Name	0	Use Background	1	Transparency Enabled			
	Value	Name									
	0	Use Background									
	1	Transparency Enabled									
28:26	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td>MBZ</td></tr></table>		MBZ								
	MBZ										
25:24	<b>Color Depth</b> <table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>8 Bit Color</td></tr><tr><td>01b</td><td>16 Bit Color(565)</td></tr><tr><td>10b</td><td>16 Bit Color(1555)</td></tr><tr><td>11b</td><td>32 Bit Color</td></tr></tbody></table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name										
00b	8 Bit Color										
01b	16 Bit Color(565)										
10b	16 Bit Color(1555)										
11b	32 Bit Color										
23:16	<b>Raster Operation</b>										
15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.									

<b>XY_FULL_MONO_SRC_BLT</b>				
BR22	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.		
3	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.		
BR23	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.		
4	31:0	<b>Destination Base Address</b>		
BR09		<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <p>Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.</p>	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			
5	31:0	<b>Mono Source Address</b>		
BR12		<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <p>(address corresponds to DST X1, Y1) (Note no NPO2 change here).</p>	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			
6	31:0	<b>Source Background Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]		
BR18				
7	31:0	<b>Source Foreground Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]		
BR19				
8	31:0	<b>Pattern Base Address</b>		
BR15		<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <p>(28:06 are implemented ) (Note no NPO2 change here). The pattern data must be located in linear memory.</p>	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			



## XY\_FULL\_MONO\_SRC\_IMMEDIATE\_PATTERN\_BLT

Source: BlitterCS  
 Length Bias: 2

The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The source operand is a monochrome and the immediate pattern operand is the same bit width as the destination. The immediate data sizes are 64 bytes (16 DWs), 128 bytes (32 DWs), or 256 (64DWs) for 8, 16, and 32 bpp color patterns.

The monochrome source transparency mode indicates whether to use the source background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the source foreground color is used in the ROP operation.

All non-text monochrome sources are word aligned. At the end of a scan line the monochrome source, the remaining bits until the next word boundary are ignored. The Monochrome source data bit position field [2:0] indicates which bit position within the first byte should be used as the first source pixel which corresponds to the destination X1 coordinate.

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

Negative Stride (= Pitch) is NOT ALLOWED.

DWord	Bit	Description	
0  BR00	31:29	<b>Client</b>	
		Default Value: 02h 2D Processor	
		Format: Opcode	
	28:22	<b>Instruction Target(Opcode)</b>	
		Default Value: 75h	
		Format: Opcode	
	21:20	<b>32bpp Byte Mask</b>	
		This field is only used for 32bpp.	
		<b>Value</b>	<b>Name</b>
		00b	[Default]
	1xb	Write Alpha Channel	

XY_FULL_MONO_SRC_IMMEDIATE_PATTERN_BLT			
	x1b	Write RGB Channel	
19:17	<b>Monochrome source data bit position of the first pixel within a byte per scan line.</b>		
16:15	<b>Reserved</b>		
	Format:	MBZ	
14:12	<b>Pattern Horizontal Seed</b> (pixel of the scan line to start on corresponding to DST X=0)		
11	<b>Tiling Enable</b>		
	<b>Value</b>	<b>Name</b>	
	0b	Tiling Disabled (Linear Blit)	
	1b	Tiling Enabled	
		Tile-X or Tile-Y.	
10:8	<b>Pattern Vertical Seed</b> Starting scan line of the 8x8 pattern corresponding to DST Y=0.		
7:0	<b>DWord Length</b>		
	Default Value:	06h Excludes DWORD 0,1	
	06 + DWL = (Number of Immediate double words)h		
1  BR13	31	<b>Reserved</b>	
		Format:	MBZ
	30	<b>Clipping Enabled</b>	
		<b>Value</b>	<b>Name</b>
		0b	Disabled
		1b	Enabled
	29	<b>Mono Source Transparency Mode</b>	
		<b>Value</b>	<b>Name</b>
		0	Use Background
		1	Transparency Enabled
28:26	<b>Reserved</b>		
	Format:	MBZ	
25:24	<b>Color Depth</b>		
	<b>Value</b>	<b>Name</b>	
	00b	8 Bit Color	
	01b	16 Bit Color(565)	
	10b	16 Bit Color(1555)	
	11b	32 Bit Color	
23:16	<b>Raster Operation</b>		
15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).		

<b>XY_FULL_MONO_SRC_IMMEDIATE_PATTERN_BLT</b>				
2 BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.		
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.		
3 BR23	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.		
	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.		
4 BR09	31:0	<p><b>Destination Base Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <p>Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.</p>	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			
5 BR12	31:0	<p><b>Mono Source Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <p>(address corresponds to DST X1, Y1) (Note no NPO2 change here).</p>	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			
6 BR18	31:0	<b>Source Background Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]		
7 BR19	31:0	<b>Source Foreground Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]		
8..n	31:0	<b>Immediate Data</b>		

## XY\_MONO\_PAT\_BLT

Source: BlitterCS  
 Length Bias: 2

MONO\_PAT\_BLT is used when we have no source and the monochrome pattern is not trivial (is not a solid color only). The monochrome pattern is loaded from the instruction stream.

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

The monochrome pattern transparency mode indicates whether to use the pattern background color or de-assert the write enables when the bit in the pattern is 0. When the pattern bit is 1, then the pattern foreground color is used in the ROP operation.

DWord	Bit	Description	
0  BR00	31:29	<b>Client</b>	
		Default Value: 02h 2D Processor	
		Format: Opcode	
	28:22	<b>Instruction Target(Opcode)</b>	
		Default Value: 52h	
		Format: Opcode	
	21:20	<b>32bpp Byte Mask</b>	
		This field is only used for 32bpp.	
		<b>Value</b>	<b>Name</b>
		00b	<b>[Default]</b>
1xb		Write Alpha Channel	
	x1b	Write RGB Channel	
19:15	<b>Reserved</b>		
	Format: MBZ		
14:12	<b>Pattern Horizontal Seed</b>		
	Pixel of the scan line to start on corresponding to DST X=0.		
11	<b>Tiling Enable</b>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Tiling Disabled (Linear Blit)	
	1b	Tiling Enabled	Tile-X or Tile-Y.

<b>XY_MONO_PAT_BLT</b>											
	10:8	<b>Pattern Vertical Seed</b> Scan line of the 8x8 pattern to start on corresponding to DST Y=0.									
	7:0	<b>DWord Length</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>07h</td> <td></td> </tr> </tbody> </table>	Value	Name	07h						
Value	Name										
07h											
1 BR13	31	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>									
	30	<b>Clipping Enabled</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled			
	Value	Name									
	0b	Disabled									
	1b	Enabled									
	29	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>									
	28	<b>Mono Pattern Transparency Mode</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Use Background</td> </tr> <tr> <td>1</td> <td>Transparency Enabled</td> </tr> </tbody> </table>	Value	Name	0	Use Background	1	Transparency Enabled			
	Value	Name									
	0	Use Background									
	1	Transparency Enabled									
27:26	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>										
25:24	<b>Color Depth</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name										
00b	8 Bit Color										
01b	16 Bit Color(565)										
10b	16 Bit Color(1555)										
11b	32 Bit Color										
23:16	<b>Raster Operation</b>										
15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2 BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.									
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.									
3 BR23	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.									
	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.									
4	31:0	<b>Destination Base Address</b> Format: <span style="float: right;">GraphicsAddress[31:0]</span>									

<b>XY_MONO_PAT_BLT</b>		
BR09		Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit 11 enabled), this address is limited to 4Kbytes.
5 BR16	31:0	<b>Pattern Background Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
6 BR17	31:0	<b>Pattern Foreground Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
7 BR20	31:0	<b>Pattern Data 0</b>
8 BR21	31:0	<b>Pattern Data 1</b>

## XY\_MONO\_PAT\_FIXED\_BLT

Source: BlitterCS  
 Length Bias: 2

MONO\_PAT\_FIXED\_BLT is used when we have no source and the monochrome pattern is not trivial (is not a solid color only). The monochrome pattern is one of 10 fixed patterns described below. The pattern seeds can still be used with the fixed patterns, creating even more fixed patterns. This eliminates 2 doublewords compared to the XY\_MONO\_PAT\_BLT command packet.

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

The monochrome pattern transparency mode indicates whether to use the pattern background color or de-assert the write enables when the bit in the pattern is 0. When the pattern bit is 1, then the pattern foreground color is used in the ROP operation.

DWord	Bit	Description		
0  BR00	31:29	<b>Client</b>		
		Default Value:	02h 2D Processor	
			Format:	Opcode
	28:22	<b>Instruction Target(Opcode)</b>		
		Default Value:	59h	
			Format:	Opcode
	21:20	<b>32bpp Byte Mask</b>		
		This field is only used for 32bpp.		
		<b>Value</b>	<b>Name</b>	
		00b	<b>[Default]</b>	
1xb		Write Alpha Channel		
	x1b	Write RGB Channel		
19	<b>Reserved</b>			
		Format:	MBZ	
18:15	<b>Fixed Pattern</b>			
	<b>Value</b>	<b>Name</b>		
	0000b	HS_HORIZONTAL		
	0001b	HS_VERTICAL		

XY_MONO_PAT_FIXED_BLT			
		0010b	HS_FDIAGONAL
		0011b	HS_BDIAGONAL
		0100b	HS_CROSS
		0101b	HS_DIAGCROSS
		0110b	Reserved
		0111b	Reserved
		1000b	Screen Door
		1001b	SD Wide
		1010b	Walking Bit (one)
		1011b	Walking Zero
		1100b	Reserved
		1101b	Reserved
		1110b	Reserved
		1111b	Reserved
		14:12	<b>Pattern Horizontal Seed</b> Pixel of the scan line to start on corresponding to DST X=0.
	11	<b>Tiling Enable</b>	
		Value	Name
		0b	Tiling Disabled (Linear Blit)
		1b	Tiling Enabled
			Tile-X or Tile-Y.
	10:8	<b>Pattern Vertical Seed</b> Scan line of the 8x8 pattern to start on corresponding to DST Y=0.	
	7:0	<b>DWord Length</b>	
		Value	Name
		05h	
1 BR13	31	<b>Reserved</b>	
		Format:	MBZ
	30	<b>Clipping Enabled</b>	
		Value	Name
		0b	Disabled
		1b	Enabled
	29	<b>Reserved</b>	
		Format:	MBZ
	28	<b>Mono Pattern Transparency Mode</b>	
		Value	Name
	0	Use Background	
	1	Transparency Enabled	
	27:26	<b>Reserved</b>	



<b>XY_MONO_PAT_FIXED_BLT</b>												
		Format: MBZ										
	25:24	<b>Color Depth</b>										
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name											
00b	8 Bit Color											
01b	16 Bit Color(565)											
10b	16 Bit Color(1555)											
11b	32 Bit Color											
	23:16	<b>Raster Operation</b>										
	15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.										
BR22	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.										
3	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.										
BR23	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.										
4	31:0	<b>Destination Base Address</b>										
BR09		<table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <p>Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.</p>	Format:	GraphicsAddress[31:0]								
Format:	GraphicsAddress[31:0]											
5	31:0	<b>Pattern Background Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]										
BR16												
6	31:0	<b>Pattern Foreground Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]										
BR17												

## XY\_MONO\_SRC\_COPY\_BLT

Source: BlitterCS  
 Length Bias: 2

This BLT instruction performs a monochrome source copy where the only operands involved is a monochrome source and destination. The source and destination operands cannot overlap therefore the X and Y directions are always forward.

All non-text monochrome sources are word aligned. At the end of a scan line of monochrome source, all bits until the next word boundary are ignored. The monochrome source data bit position field [2:0] indicates the bit position within the first byte of the scan line that should be used as the first source pixel which corresponds to the destination X1 coordinate.

The monochrome source transparency mode indicates whether to use the source background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the source foreground color is used in the ROP operation. The ROP value chosen must involve source and no pattern data in the ROP operation. Negative Stride (= Pitch) is NOT ALLOWED.

DWord	Bit	Description								
0  BR00	31:29	<b>Client</b>								
		Default Value: 02h 2D Processor								
		Format: Opcode								
	28:22	<b>Instruction Target(Opcode)</b>								
		Default Value: 54h								
		Format: Opcode								
	21:20	<b>32bpp Byte Mask</b> This field is only used for 32bpp.								
		<table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td></tr><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b	Write RGB Channel
		Value	Name							
		00b	[Default]							
		1xb	Write Alpha Channel							
	x1b	Write RGB Channel								
19:17	<b>Monochrome source data bit position of the first pixel within a byte per scan line.</b>									
16:12	<b>Reserved</b>									
	Format: MBZ									
11	<b>Tiling Enable</b>									
	<table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr><tr><td>1b</td><td>Tiling Enabled</td><td>Tile-X or Tile-Y.</td></tr></tbody></table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	Tile-X or Tile-Y.
	Value	Name	Description							
0b	Tiling Disabled (Linear Blit)									
1b	Tiling Enabled	Tile-X or Tile-Y.								
10:8	<b>Reserved</b>									
	Format: MBZ									
7:0	<b>DWord Length</b>									

<b>XY_MONO_SRC_COPY_BLT</b>			
		<b>Value</b>	<b>Name</b>
		06h	
1 BR13	31	<b>Reserved</b>	
		Format:	MBZ
	30	<b>Clipping Enabled</b>	
		<b>Value</b>	<b>Name</b>
		0b	Disabled
		1b	Enabled
	29	<b>Mono Source Transparency Mode</b>	
		<b>Value</b>	<b>Name</b>
		0	Use Background
		1	Transparency Enabled
	28:26	<b>Reserved</b>	
		Format:	MBZ
	25:24	<b>Color Depth</b>	
		<b>Value</b>	<b>Name</b>
		00b	8 Bit Color
		01b	16 Bit Color(565)
		10b	16 Bit Color(1555)
		11b	32 Bit Color
	23:16	<b>Raster Operation</b>	
	15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).	
2 BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.	
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.	
3 BR23	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.	
	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.	
4 BR09	31:0	<b>Destination Base Address</b>	
		Format:	GraphicsAddress[31:0]
		Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.	
5	31:0	<b>Source Address</b>	
		Format:	GraphicsAddress[31:0]

<b>XY_MONO_SRC_COPY_BLT</b>		
BR12		(address corresponding to DST X1,Y1) (Note no NPO2 change here).
6 BR18	31:0	<b>Source Background Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
7 BR19	31:0	<b>Source Foreground Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]

## XY\_MONO\_SRC\_COPY\_IMMEDIATE\_BLT

Source: BlitterCS  
 Length Bias: 2

This instruction allows the Driver to send monochrome data through the instruction stream, eliminating the read latency of the source during command execution.

The IMMEDIATE\_BLT data MUST transfer an even number of doublewords and the exact number of quadwords. DWL indicates the total number of Dwords of immediate data.

All non-text monochrome sources are word aligned. At the end of a scan line of monochrome source, all bits until the next word boundary are ignored. The Monochrome source data bit position field [2:0] indicates the bit position within the first byte of the scan line that should be used as the first source pixel which corresponds to the destination X1 coordinate.

The monochrome source transparency mode indicates whether to use the source background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the source foreground color is used in the ROP operation. The ROP value chosen must involve source and no pattern data in the ROP operation.

The monochrome source data supplied corresponds to the Destination X1 and Y1 coordinates.

Negative Stride (= Pitch) is NOT ALLOWED.

DWord	Bit	Description	
0  BR00	31:29	<b>Client</b>	
		Default Value:	02h 2D Processor
		Format:	Opcode
	28:22	<b>Instruction Target(Opcode)</b>	
		Default Value:	71h
		Format:	Opcode
	21:20	<b>32bpp Byte Mask</b>	
		This field is only used for 32bpp.	
		<b>Value</b>	<b>Name</b>
		00b	<b>[Default]</b>
1xb		Write Alpha Channel	
	x1b	Write RGB Channel	
19:17	<b>Monochrome source data bit position of the first pixel within a byte per scan line.</b>		
16:12	<b>Reserved</b>		

<b>XY_MONO_SRC_COPY_IMMEDIATE_BLT</b>											
		Format: MBZ									
	11	<b>Dest Tiling Enable</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Tiling Disabled (Linear Blit)</td> <td></td> </tr> <tr> <td>1b</td> <td>Tiling Enabled</td> <td>Tile-X or Tile-Y</td> </tr> </tbody> </table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	Tile-X or Tile-Y
Value	Name	Description									
0b	Tiling Disabled (Linear Blit)										
1b	Tiling Enabled	Tile-X or Tile-Y									
	10:8	<b>Reserved</b> Format: MBZ									
	7:0	<b>DWord Length</b> Default Value: 05h Excludes DWORD 0,1 05 + DWL = (Number of Immediate double words)h									
1 BR13	31	<b>Reserved</b> Format: MBZ									
	30	<b>Clipping Enabled</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled			
	Value	Name									
	0b	Disabled									
	1b	Enabled									
	29	<b>Mono Source Transparency Mode</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Transparency Enabled</td> </tr> <tr> <td>1b</td> <td>Use Background</td> </tr> </tbody> </table>	Value	Name	0b	Transparency Enabled	1b	Use Background			
	Value	Name									
0b	Transparency Enabled										
1b	Use Background										
28:26	<b>Reserved</b> Format: MBZ										
25:24	<b>Color Depth</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name										
00b	8 Bit Color										
01b	16 Bit Color(565)										
10b	16 Bit Color(1555)										
11b	32 Bit Color										
23:16	<b>Raster Operation</b>										
	15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).									
2 BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.									
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.									
3	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.									

<b>XY_MONO_SRC_COPY_IMMEDIATE_BLT</b>				
BR23	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.		
4 BR09	31:0	<b>Destination Base Address</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			
5 BR18	31:0	<b>Source Background Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]		
6 BR19	31:0	<b>Source Foreground Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]		
7..n	31:0	<b>Immediate Data</b>		

## XY\_PAT\_BLT\_IMMEDIATE

Source: BlitterCS  
 Length Bias: 2

PAT\_BLT\_IMMEDIATE is used when there is no source and the color pattern is not trivial (is not a solid color only) and the pattern is pulled through the command stream. The immediate data sizes are 64 bytes (16 DWs), 128 bytes (32 DWs), or 256 (64DWs) for 8, 16, and 32 bpp color patterns.

DWL indicates the total number of Dwords of immediate data. All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

DWord	Bit	Description	
0  BR00	31:29	<b>Client</b>	
		Default Value:	02h 2D Processor
		Format:	Opcode
	28:22	<b>Instruction Target(Opcode)</b>	
		Default Value:	72h
		Format:	Opcode
	21:20	<b>32bpp Byte Mask</b>	
		This field is only used for 32bpp.	
		<b>Value</b>	<b>Name</b>
		00b	<b>[Default]</b>
1xb		Write Alpha Channel	
	x1b	Write RGB Channel	
19:15	<b>Reserved</b>		
	Format:	MBZ	
14:12	<b>Pattern Horizontal Seed</b>		
	Pixel of the scan line to start on corresponding to DST X=0.		
11	<b>Tiling Enable</b>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Tiling Disabled (Linear Blit)	
	1b	Tiling Enabled	Tile-X or Tile-Y.
10:8	<b>Pattern Vertical Seed</b>		
	Scan line of the 8x8 pattern to start on corresponding to DST Y=0.		



<b>XY_PAT_BLT_IMMEDIATE</b>											
	7:0	<p><b>DWord Length</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>03h Excludes DWORD 0,1</td> </tr> </table> <p>03 + DWL = (Number of Immediate double)h</p>	Default Value:	03h Excludes DWORD 0,1							
Default Value:	03h Excludes DWORD 0,1										
1 BR13	31	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
	Format:	MBZ									
	30	<p><b>Clipping Enabled</b></p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled			
	Value	Name									
	0b	Disabled									
	1b	Enabled									
29:26	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										
25:24	<p><b>Color Depth</b></p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name										
00b	8 Bit Color										
01b	16 Bit Color(565)										
10b	16 Bit Color(1555)										
11b	32 Bit Color										
23:16	<p><b>Raster Operation</b></p>										
	15:0	<p><b>Destination Pitch in DWords</b>                  2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).</p>									
2 BR22	31:16	<p><b>Destination Y1 Coordinate (Top)</b>                  16 bit signed number.</p>									
	15:0	<p><b>Destination X1 Coordinate (Left)</b>                  16 bit signed number.</p>									
3 BR23	31:16	<p><b>Destination Y2 Coordinate (Bottom)</b>                  16 bit signed number.</p>									
	15:0	<p><b>Destination X2 Coordinate (Right)</b>                  16 bit signed number.</p>									
4 BR09	31:0	<p><b>Destination Base Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <p>Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.</p>	Format:	GraphicsAddress[31:0]							
		Format:	GraphicsAddress[31:0]								
<p><b>Immediate Data</b></p>											
5..n	31:0	<p><b>Immediate Data</b></p>									

## XY\_PAT\_BLT

Source: BlitterCS  
 Length Bias: 2

PAT\_BLT is used when there is no source and the color pattern is not trivial (is not a solid color only).

If clipping is enabled, all scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

DWord	Bit	Description	
0  BR00	31:29	<b>Client</b>	
		Default Value:	02h 2D Processor
		Format:	Opcode
	28:22	<b>Instruction Target(Opcode)</b>	
		Default Value:	51h
		Format:	Opcode
	21:20	<b>32bpp Byte Mask</b>	
		This field is only used for 32bpp.	
		<b>Value</b>	<b>Name</b>
		00b	[Default]
1xb		Write Alpha Channel	
x1b	Write RGB Channel		
19:15	<b>Reserved</b>		
	Format:	MBZ	
14:12	<b>Pattern Horizontal Seed</b>	Pixel of the scan line to start on corresponding to DST X=0.	
11	<b>Tiling Enable</b>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Tiling Disabled (Linear Blit)	
	1b	Tiling Enabled	Tile-X or Tile-Y.
10:8	<b>Pattern Vertical Seed</b>	Scan line of the 8x8 pattern to start on corresponding to DST Y=0.	
7:0	<b>DWord Length</b>		
	Default Value:	04h	

<b>XY_PAT_BLT</b>											
1  BR13	31	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
	Format:	MBZ									
	30	<b>Clipping Enabled</b> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled			
	Value	Name									
	0b	Disabled									
	1b	Enabled									
	29:26	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ										
25:24	<b>Color Depth</b> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name										
00b	8 Bit Color										
01b	16 Bit Color(565)										
10b	16 Bit Color(1555)										
11b	32 Bit Color										
23:16	<b>Raster Operation</b>										
15:0	<b>Destination Pitch in DWords</b> 2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2  BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.									
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.									
3  BR23	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.									
	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.									
4  BR09	31:0	<b>Destination Base Address</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.	Format:	GraphicsAddress[31:0]							
	Format:	GraphicsAddress[31:0]									
31:0	<b>Pattern Base Address</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> (28:06 are implemented) (Note no NPO2 change here) . The pattern data must be located in linear memory.	Format:	GraphicsAddress[31:0]								
Format:	GraphicsAddress[31:0]										
5  BR15	31:0	<b>Pattern Base Address</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> (28:06 are implemented) (Note no NPO2 change here) . The pattern data must be located in linear memory.	Format:	GraphicsAddress[31:0]							
Format:	GraphicsAddress[31:0]										

## XY\_PAT\_CHROMA\_BLT

Source: BlitterCS  
 Length Bias: 2

PAT\_BLT is used when there is no source and the color pattern is not trivial (is not a solid color only).

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

DWord	Bit	Description		
0  BR00	31:29	<b>Client</b>		
		Default Value:	02h 2D Processor	
		Format:	Opcode	
	28:22	<b>Instruction Target(Opcode)</b>		
		Default Value:	76h	
		Format:	Opcode	
	21:20	<b>32bpp Byte Mask</b> This field is only used for 32bpp.		
		<b>Value</b>	<b>Name</b>	
		00b	<b>[Default]</b>	
		1xb	Write Alpha Channel	
		x1b	Write RGB Channel	
	19:17	<b>Transparency Range Mode</b> (chroma-key) - Dst Chroma-key modes ONLY (SRC ILLEGAL)		
16:15	<b>Reserved</b>			
	Format:	MBZ		
14:12	<b>Pattern Horizontal Seed</b> Pixel of the scan line to start on corresponding to DST X=0.			
11	<b>Tiling Enable</b>			
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0b	Tiling Disabled (Linear Blit)		
	1b	Tiling Enabled	Tile-X or Tile-Y.	
10:8	<b>Pattern Vertical Seed</b> Scan line of the 8x8 pattern to start on corresponding to DST Y=0.			
7:0	<b>DWord Length</b>			
	Default Value:	06h		

<b>XY_PAT_CHROMA_BLT</b>											
1  BR13	31	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
	Format:	MBZ									
	30	<b>Clipping Enabled</b> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled			
	Value	Name									
	0b	Disabled									
	1b	Enabled									
29:26	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										
25:24	<b>Color Depth</b> <table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name										
00b	8 Bit Color										
01b	16 Bit Color(565)										
10b	16 Bit Color(1555)										
11b	32 Bit Color										
23:16	<b>Raster Operation</b> 15:0 <b>Destination Pitch in DWords</b> 2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2  BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.									
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.									
3  BR23	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.									
	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.									
4  BR09	31:0	<b>Destination Base Address</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit 11 enabled), this address is limited to 4Kbytes.	Format:	GraphicsAddress[31:0]							
	Format:	GraphicsAddress[31:0]									
31:0	<b>Pattern Base Address</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> (26:06 are used, other bits are ignored) (Note no NPO2 change here). The pattern data must be located in linear memory.	Format:	GraphicsAddress[31:0]								
Format:	GraphicsAddress[31:0]										
5  BR15	31:0	<b>Pattern Base Address</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> (26:06 are used, other bits are ignored) (Note no NPO2 change here). The pattern data must be located in linear memory.	Format:	GraphicsAddress[31:0]							
Format:	GraphicsAddress[31:0]										
6  BR18	31:0	<b>Transparency Color Low</b> (Chroma-key Low = Pixel Greater or Equal)									

<b>XY_PAT_CHROMA_BLT</b>		
7 BR19	31:0	<b>Transparency Color High</b> (Chroma-key High = Pixel Less or Equal)

## XY\_PAT\_CHROMA\_BLT\_IMMEDIATE

Source: BlitterCS  
 Length Bias: 2

PAT\_BLT\_IMMEDIATE is used when there is no source and the color pattern is not trivial (is not a solid color only) and the pattern is pulled through the command stream. The immediate data sizes are 64 bytes (16 DWs), 128 bytes (32 DWs), or 256 (64DWs) for 8, 16, and 32 bpp color patterns.

DWL indicates the total number of Dwords of immediate data. All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

DWord	Bit	Description		
0  BR00	31:29	<b>Client</b>		
		Default Value:	02h 2D Processor	
			Format:	Opcode
	28:22	<b>Instruction Target(Opcode)</b>		
		Default Value:	77h	
			Format:	Opcode
	21:20	<b>32bpp Byte Mask</b> This field is only used for 32bpp.		
		<b>Value</b>	<b>Name</b>	
		00b	[Default]	
		1xb	Write Alpha Channel	
x1b		Write RGB Channel		
19:17	<b>Transparency Range Mode</b> (chroma-key) - Dst Chroma-key modes ONLY (SRC ILLEGAL)			
16:15	<b>Reserved</b>			
	Format:	MBZ		
14:12	<b>Pattern Horizontal Seed</b> Pixel of the scan line to start on corresponding to DST X=0.			
11	<b>Tiling Enable</b>			
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0b	Tiling Disabled (Linear Blit)		
	1b	Tiling Enabled	Tile-X or Tile-Y.	

<b>XY_PAT_CHROMA_BLT_IMMEDIATE</b>											
	10:8	<b>Pattern Vertical Seed</b> Scan line of the 8x8 pattern to start on corresponding to DST Y=0.									
	7:0	<b>DWord Length</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>05h Excludes DWORD 0,1</td> </tr> </table> 05 + DWL = (Number of Immediate double)h	Default Value:	05h Excludes DWORD 0,1							
Default Value:	05h Excludes DWORD 0,1										
1 BR13	31	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
	Format:	MBZ									
	30	<b>Clipping Enabled</b> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled			
	Value	Name									
	0b	Disabled									
	1b	Enabled									
29:26	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										
25:24	<b>Color Depth</b> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name										
00b	8 Bit Color										
01b	16 Bit Color(565)										
10b	16 Bit Color(1555)										
11b	32 Bit Color										
23:16	<b>Raster Operation</b>										
15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2 BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.									
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.									
3 BR23	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.									
	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.									
4 BR09	31:0	<b>Destination Base Address</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.	Format:	GraphicsAddress[31:0]							
Format:	GraphicsAddress[31:0]										
5 BR18	31:0	<b>Transparency Color Low</b> (Chroma-key Low = Pixel Greater or Equal)									



<b>XY_PAT_CHROMA_BLT_IMMEDIATE</b>		
6 BR19	31:0	<b>Transparency Color High</b> (Chroma-key High = Pixel Less or Equal)
7..n	31:0	<b>Immediate Data</b>

# XY\_PIXEL\_BLT

Source: BlitterCS  
 Length Bias: 2

The Destination X coordinate and Destination Y coordinate is compared with the ClipRect registers. If it is within all 4 comparisons, then the pixel supplied in the XY\_SETUP\_BLT instruction is written with the raster operation to (Destination Y Address + (Destination Y coordinate \* Destination pitch) + (Destination X coordinate \* bytes per pixel)).

ROP field must specify pattern or fill with 0's or 1's. There is no source operand.

Negative Stride (= Pitch) specified in the Setup command is Not Allowed

DWord	Bit	Description								
0  BR00	31:29	<b>Client</b>								
		Default Value: 02h 2D Processor Format: Opcode								
	28:22	<b>Instruction Target(Opcode)</b>								
		Default Value: 24h Format: Opcode								
	21:12	<b>Reserved</b> Format: MBZ								
	11	<b>Tiling Enable</b>								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Tiling Disabled (Linear Blit)</td> <td></td> </tr> <tr> <td>1b</td> <td>Tiling Enabled</td> <td>Tile-X or Tile-Y.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled
Value		Name	Description							
0b	Tiling Disabled (Linear Blit)									
1b	Tiling Enabled	Tile-X or Tile-Y.								
10:8	<b>Reserved</b> Format: MBZ									
7:0	<b>DWord Length</b>									
	Default Value: 00h									
1  BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.								
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.								

## XY\_SCANLINES\_BLT

Source: BlitterCS  
 Length Bias: 2

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

Solid pattern should use the XY\_SETUP\_MONO\_PATTERN\_SL\_BLT instruction.

ROP field must specify pattern or fill with 0's or 1's. There is no source operand.

DWord	Bit	Description
0  BR00	31:29	<b>Client</b>
		Default Value: 02h 2D Processor Format: Opcode
	28:22	<b>Instruction Target(Opcode)</b>
		Default Value: 25h Format: Opcode
	21:15	<b>Reserved</b> Format: MBZ
	14:12	<b>Pattern Horizontal Seed</b> Pixel of the scan line to start on corresponding to DST X=0.
	11	<b>Tiling Enable</b>
		<b>Value</b>
<b>Description</b>		
10:8	<b>Pattern Vertical Seed</b> Scan line of the 8x8 pattern to start on corresponding to DST Y=0.	
7:0	<b>DWord Length</b>	
	Default Value: 01h	
1  BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.
2	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.

<b>XY_SCANLINES_BLT</b>		
BR23	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.

## XY\_SETUP\_BLT

Source: BlitterCS

Length Bias: 2

This setup instruction supplies common setup information including clipping coordinates used by the XY commands: XY\_PIXEL\_BLT, XY\_SCANLINE\_BLT, XY\_TEXT\_BLT, and XY\_TEXT\_BLT\_IMMEDIATE.

These are the only instructions that require that state be saved between instructions other than the Clipping parameters. There are 5 dedicated registers to contain the state for the 3 setup BLT instructions (XY\_SETUP\_BLT, XY\_SETUP\_MONO\_PATTERN\_SL\_BLT, and XY\_SETUP\_CLIP\_BLT. All other BLTs use a temporary version of these. The 5 double word registers are: DW1 (Setup Control), DW6 (Setup Foreground color), DW5 (Setup Background color), DW7 (Setup Pattern address), and DW4 (Setup Destination Base Address).

DWord	Bit	Description								
0  BR00	31:29	<b>Client</b>								
		Default Value: 02h 2D Processor								
	Format: Opcode									
	28:22	<b>Instruction Target(Opcod)</b>								
		Default Value: 01h								
	Format: Opcode									
	21:20	<b>32 bpp Byte Mask</b>								
		<table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	1xb	Write Alpha Channel	x1b	Write RGB Channel		
Value		Name								
1xb	Write Alpha Channel									
x1b	Write RGB Channel									
Reserved										
19:12	<b>Reserved</b>									
Format: MBZ										
11	<b>Tiling Enable</b>									
	<table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr><tr><td>1b</td><td>Tiling Enabled</td><td>Tile-X or Tile-Y.</td></tr></tbody></table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	Tile-X or Tile-Y.
	Value	Name	Description							
	0b	Tiling Disabled (Linear Blit)								
1b	Tiling Enabled	Tile-X or Tile-Y.								
Reserved										
Format: MBZ										
10:8	<b>Reserved</b>									
	Format: MBZ									
7:0	<b>DWord Length</b>									
	Default Value: 06h									
1  BR01	31	<b>Reserved</b>								
		Format: MBZ								
	30	<b>Clipping Enabled</b>								
<table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Disabled</td></tr></tbody></table>		Value	Name	0b	Disabled					
Value	Name									
0b	Disabled									

<b>XY_SETUP_BLT</b>												
		1b Enabled										
	29	<b>Mono Source Transparency Mode</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Use Background</td> </tr> <tr> <td>1b</td> <td>Transparency Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Use Background	1b	Transparency Enabled				
Value	Name											
0b	Use Background											
1b	Transparency Enabled											
	28:26	<b>Reserved</b> Format: MBZ										
	25:24	<b>Color Depth</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name											
00b	8 Bit Color											
01b	16 Bit Color(565)											
10b	16 Bit Color(1555)											
11b	32 Bit Color											
	23:16	<b>Raster Operation</b>										
	15:0	<b>Destination Pitch in DWords</b> 2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2	31:16	<b>ClipRect Y1 Coordinate (Top)</b> (30:16 = 15 bit positive number)										
BR24	15:0	<b>ClipRect X1 Coordinate (Left)</b> (14:00 = 15 bit positive number)										
3	31:16	<b>ClipRect Y2 Coordinate (Bottom)</b> (30:16 = 15 bit positive number)										
BR25	15:0	<b>ClipRect X2 Coordinate (Right)</b> (14:00 = 15 bit positive number)										
4	31:0	<b>Setup Destination Base Address</b> Format: GraphicsAddress[31:0] Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.										
BR09												
5	31:0	<b>Setup Background Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0] All										
BR05												
6	31:0	<b>Setup Foreground Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0] (SLB and TB only)										
BR06												
7	31:0	<b>Setup Pattern Base Address for Color Pattern</b> Format: GraphicsAddress[31:0] (26:06 are implemented) (SLB only) (Note no NPO2 change here). The pattern data must be located in linear memory.										
BR07												

<b>XY_SETUP_CLIP_BLT</b>		
Source:	BlitterCS	
Length Bias:	2	
This command is used to only change the clip coordinate registers. These are the same clipping registers as the Setup clipping registers above.		
DWord	Bit	Description
0  BR00	31:29	<b>Client</b>
		Default Value: 02h 2D Processor
		Format: Opcode
	28:22	<b>Instruction Target(Opcode)</b>
		Default Value: 03h
		Format: Opcode
	21:12	<b>Reserved</b>
Format: MBZ		
11	<b>Tiling Enable</b>	
	<b>Value</b>	<b>Name</b>
	0b	Tiling Disabled (Linear Blit)
	1b	Tiling Enabled (Tile-X or Tile-Y
10:8	<b>Reserved</b>	
	Format: MBZ	
7:0	<b>DWord Length</b>	
	Default Value: 01h	
1  BR24	31:16	<b>ClipRect Y1 Coordinate (Top)</b> (30:16 = 15 bit positive number)
	15:0	<b>ClipRect X1 Coordinate (Left)</b> (14:00 = 15 bit positive number)
2  BR25	31:16	<b>ClipRect Y2 Coordinate (Bottom)</b> (30:16 = 15 bit positive number)
	15:0	<b>ClipRect X2 Coordinate (Right)</b> (14:00 = 15 bit positive number)

<b>XY_SETUP_MONO_PATTERN_SL_BLT</b>			
Source:	BlitterCS		
Length Bias:	2		
This setup instruction supplies common setup information including clipping coordinates used exclusively with the following instruction: XY_SCANLINE_BLT (SLB) - 1 scan line of monochrome pattern and destination are the only operands allowed.			
DWord	Bit	Description	
0  BR00	31:29	<b>Client</b>	
		Default Value:	02h 2D Processor
		Format:	Opcode
	28:22	<b>Instruction Target(Opcode)</b>	
		Default Value:	11h
		Format:	Opcode
	21:20	<b>32 bpp Byte Mask</b>	
		<b>Value</b>	<b>Name</b>
		1xb	Write Alpha Channel
		x1b	Write RGB Channel
19:12	<b>Reserved</b>		
	Format:	MBZ	
11	<b>Tiling Enable</b>		
	<b>Value</b>	<b>Name</b>	
	0b	Tiling Disabled (Linear Blit)	
	1b	Tiling Enabled (Tile-X or Tile-Y)	
10:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Default Value:	07h	
1  BR01	31	<b>Solid Pattern Select</b> (SLB and Pixel only)	
		<b>Value</b>	<b>Name</b>
		0	No Solid Pattern
		1	Solid Pattern
	30	<b>Clipping Enabled</b>	
		<b>Value</b>	<b>Name</b>
		0b	Disabled
1b		Enabled	
29	<b>Reserved</b>		
	Format:	MBZ	



<b>XY_SETUP_MONO_PATTERN_SL_BLT</b>												
	28	<b>Mono Pattern Transparency Mode</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Use Background</td> </tr> <tr> <td>1b</td> <td>Transparency Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Use Background	1b	Transparency Enabled				
	Value	Name										
	0b	Use Background										
	1b	Transparency Enabled										
	27:26	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
	Format:	MBZ										
	25:24	<b>Color Depth</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
	Value	Name										
	00b	8 Bit Color										
	01b	16 Bit Color(565)										
10b	16 Bit Color(1555)											
11b	32 Bit Color											
23:16	<b>Raster Operation</b>											
15:0	<b>Destination Pitch in DWords</b> 2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).											
2	31:16	<b>ClipRect Y1 Coordinate (Top)</b> (30:16 = 15 bit positive number)										
BR24	15:0	<b>ClipRect X1 Coordinate (Left)</b> (14:00 = 15 bit positive number)										
3	31:16	<b>ClipRect Y2 Coordinate (Bottom)</b> (30:16 = 15 bit positive number)										
BR25	15:0	<b>ClipRect X2 Coordinate (Right)</b> (14:00 = 15 bit positive number)										
4	31:0	<b>Setup Destination Base Address</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.	Format:	GraphicsAddress[31:0]								
Format:	GraphicsAddress[31:0]											
BR09												
5	31:0	<b>Setup Background Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0] All										
BR05												
6	31:0	<b>Setup Foreground Color</b> 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0] (SLB and TB only)										
BR06												
7	31:0	<b>DW0 (least significant) for a Monochrome Pattern</b>										
BR20												
8	31:0	<b>DW1 (most significant) for a Monochrome Pattern</b>										
BR21												

## XY\_SRC\_COPY\_BLT

Source: BlitterCS  
 Length Bias: 2

This BLT instruction performs a color source copy where the only operands involved is a color source and destination of the same bit width.

The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access.

The ROP value chosen must involve source and no pattern data in the ROP operation.

DWord	Bit	Description	
0  BR00	31:29	<b>Client</b>	
		Default Value:	02h 2D Processor
		Format:	Opcode
	28:22	<b>Instruction Target(Opcode)</b>	
		Default Value:	53h
		Format:	Opcode
	21:20	<b>32bpp Byte Mask</b>	
		This field is only used for 32bpp.	
		<b>Value</b>	<b>Name</b>
		00b	<b>[Default]</b>
1xb		Write Alpha Channel	
	x1b	Write RGB Channel	
19:16	<b>Reserved</b>		
	Format:	MBZ	
15	<b>Src Tiling Enable</b>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Tiling Disabled (Linear)	
	1b	Tiling Enabled	Tile-X or Tile-Y.
14:12	<b>Reserved</b>		
	Format:	MBZ	

<b>XY_SETUP_MONO_PATTERN_SL_BLT</b>											
	11	<b>Dest Tiling Enable</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Tiling Disabled (Linear Blit)</td> <td></td> </tr> <tr> <td>1b</td> <td>Tiling Enabled</td> <td>Tile-X or Tile-Y.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	Tile-X or Tile-Y.
	Value	Name	Description								
	0b	Tiling Disabled (Linear Blit)									
	1b	Tiling Enabled	Tile-X or Tile-Y.								
10:8	<b>Reserved</b> Format: _____ MBZ										
7:0	<b>DWord Length</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>06h</td> <td></td> </tr> </tbody> </table>	Value	Name	06h							
Value	Name										
06h											
1 BR13	31	<b>Reserved</b> Format: _____ MBZ									
	30	<b>Clipping Enabled</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled			
	Value	Name									
	0b	Disabled									
	1b	Enabled									
	29:26	<b>Reserved</b> Format: _____ MBZ									
25:24	<b>Color Depth</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name										
00b	8 Bit Color										
01b	16 Bit Color(565)										
10b	16 Bit Color(1555)										
11b	32 Bit Color										
23:16	<b>Raster Operation</b>										
15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2 BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.									
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.									
3 BR23	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.									
	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.									
4 BR09	31:0	<b>Destination Base Address</b> Format: _____ GraphicsAddress[31:0]									
	Base address of the destination surface: X=0, Y=0. When Dest Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.										

<b>XY_SETUP_MONO_PATTERN_SL_BLT</b>				
5 BR26	31:16	<b>Source Y1 Coordinate (Top)</b> 16 bit signed number.		
	15:0	<b>Source X1 Coordinate (Left)</b> 16 bit signed number.		
6 BR11	31:16	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px; height: 15px;"></td><td style="width: 50px; text-align: center;">MBZ</td></tr></table>		MBZ
		MBZ		
15:0	<b>Source Pitch (double word aligned) and in DWords</b> 2's complement. For Tiled Src (bit 15 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).			
7 BR12	31:0	<b>Source Base Address</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px; height: 15px;"></td><td style="width: 150px; text-align: center;">GraphicsAddress[31:0]</td></tr></table> Base address of the destination surface: X=0, Y=0. When Src Tiling is enabled (Bit_15 enabled), this address is limited to 4Kbytes.		GraphicsAddress[31:0]
		GraphicsAddress[31:0]		

## XY\_SRC\_COPY\_CHROMA\_BLT

Source: BlitterCS  
 Length Bias: 2

This BLT instruction performs a color source copy with chroma-keying where the only operands involved is a color source and destination of the same bit width.

The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access.

The ROP value chosen must involve source and no pattern data in the ROP operation.

DWord	Bit	Description		
0  BR00	31:29	<b>Client</b>		
		Default Value:	02h 2D Processor	
		Format:	Opcode	
	28:22	<b>Instruction Target(Opcod)</b>		
		Default Value:	73h	
		Format:	Opcode	
	21:20	<b>32bpp Byte Mask</b>		
		This field is only used for 32bpp.		
		<b>Value</b>	<b>Name</b>	
		00b	[Default]	
1xb		Write Alpha Channel		
	x1b	Write RGB Channel		
19:17	<b>Transparency Range Mode</b> (chroma-key)			
16	<b>Reserved</b>			
	Format:	MBZ		
15	<b>Src Tiling Enable</b>			
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0b	Tiling Disabled (Linear)		
	1b	Tiling Enabled	Tile-X or Tile-Y.	
14:12	<b>Reserved</b>			
	Format:	MBZ		

<b>XY_SRC_COPY_CHROMA_BLT</b>												
	11	<b>Dest Tiling Enable</b>										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Tiling Disabled (Linear Blit)</td> <td></td> </tr> <tr> <td>1b</td> <td>Tiling Enabled</td> <td>Tile-X or Tile-Y.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	Tile-X or Tile-Y.	
		Value	Name	Description								
	0b	Tiling Disabled (Linear Blit)										
1b	Tiling Enabled	Tile-X or Tile-Y.										
10:8	<b>Reserved</b>											
	Format:	MBZ										
	7:0	<b>DWord Length</b>										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>08h</td> <td></td> </tr> </tbody> </table>	Value	Name	08h							
		Value	Name									
08h												
1 BR13	31	<b>Reserved</b>										
		Format:										
		MBZ										
	30	<b>Clipping Enabled</b>										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled				
	Value	Name										
	0b	Disabled										
1b	Enabled											
29:26	<b>Reserved</b>											
	Format:											
	MBZ											
25:24		<b>Color Depth</b>										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
		Value	Name									
		00b	8 Bit Color									
		01b	16 Bit Color(565)									
		10b	16 Bit Color(1555)									
11b	32 Bit Color											
23:16	<b>Raster Operation</b>											
15:0	<b>Destination Pitch in DWords</b>											
	2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).											
2 BR22	31:16	<b>Destination Y1 Coordinate (Top)</b>										
		16 bit signed number.										
	15:0	<b>Destination X1 Coordinate (Left)</b>										
		16 bit signed number.										
3 BR23	31:16	<b>Destination Y2 Coordinate (Bottom)</b>										
		16 bit signed number.										
	15:0	<b>Destination X2 Coordinate (Right)</b>										
		16 bit signed number.										
4 BR09	31:0	<b>Destination Base Address</b>										
		Format:										
		GraphicsAddress[31:0]										
		Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.										

<b>XY_SRC_COPY_CHROMA_BLT</b>				
5 BR26	31:16	<b>Source Y1 Coordinate (Top)</b> 16 bit signed number.		
	15:0	<b>Source X1 Coordinate (Left)</b> 16 bit signed number.		
6 BR11	31:16	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"> </td><td>MBZ</td></tr></table>		MBZ
		MBZ		
15:0	<b>Source Pitch (double word aligned) and in DWords</b> 2's complement. For Tiled Src (bit 15 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).			
7 BR12	31:0	<b>Source Base Address</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"> </td><td>GraphicsAddress[31:0]</td></tr></table> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_15 enabled), this address is limited to 4Kbytes.		GraphicsAddress[31:0]
			GraphicsAddress[31:0]	
8 BR18	31:0	<b>Transparency Color Low</b> (Chroma-key Low = Pixel Greater or Equal)		
9 BR19	31:0	<b>Transparency Color High</b> (Chroma-key High = Pixel Less or Equal)		

## XY\_TEXT\_BLT

Source: BlitterCS  
 Length Bias: 2

All source scan lines and pixels that fall within the ClipRect Y and X coordinates are written. The source address corresponds to Destination X1 and Y1 coordinate.

Text is either bit or byte packed. Bit packed means that the next scan line starts 1 pixel after the end of the current scan line with no bit padding. Byte packed means that the next scan line starts on the first bit of the next byte boundary after the last bit of the current line.

Source expansion color registers are always in the SETUP\_BLT.

Negative Stride (= Pitch) is NOT ALLOWED.

DWord	Bit	Description								
0  BR00	31:29	<b>Client</b>								
		Default Value: 02h 2D Processor								
		Format: Opcode								
	28:22	<b>Instruction Target(Opcode)</b>								
		Default Value: 26h								
		Format: Opcode								
	21:17	<b>Reserved</b>								
		Format: MBZ								
	16	<b>Bit / Byte Packed</b> Byte packed is for the NT driver.								
		<table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Bit</td></tr><tr><td>1</td><td>Byte</td></tr></tbody></table>	Value	Name	0	Bit	1	Byte		
Value		Name								
0		Bit								
1	Byte									
<b>Reserved</b>										
Format: MBZ										
11	<b>Tiling Enable</b>									
	<table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr><tr><td>1b</td><td>Tiling Enabled</td><td>Tile-X or Tile-Y.</td></tr></tbody></table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	Tile-X or Tile-Y.
	Value	Name	Description							
	0b	Tiling Disabled (Linear Blit)								
	1b	Tiling Enabled	Tile-X or Tile-Y.							
<b>Reserved</b>										
Format: MBZ										
7:0	<b>DWord Length</b> Default Value: 02h									
1	31:16	<b>Destination Y1 Coordinate (Top)</b>								



<b>XY_TEXT_BLT</b>				
		16 bit signed number.		
BR22	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.		
2	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.		
BR23	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.		
3	31:0	<b>Source Address</b>		
BR12		<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <p>(address of the first byte on scan line corresponding to Dst X1,Y1). (Note no NPO2 change here)</p>	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			

## XY\_TEXT\_IMMEDIATE\_BLT

Source: BlitterCS  
 Length Bias: 2

This instruction allows the Driver to send data through the instruction stream that eliminates the read latency of reading a source from memory.

If an operand is in system cacheable memory and either small or only accessed once, it can be copied directly to the instruction stream versus to graphics accessible memory. The IMMEDIATE\_BLT data MUST transfer an even number of doublewords.

The BLT engine will hang if it does not get an even number of doublewords. All source scan lines and pixels that fall within the ClipRect X and Y coordinates are written. The source data corresponds to Destination X1 and Y1 coordinate.

Source expansion color registers are always in the SETUP\_BLT. NEGATIVE STRIDE (= PITCH) IS NOT ALLOWED.

DWord	Bit	Description	
0  BR00	31:29	<b>Client</b>	
		Default Value:	02h 2D Processor
		Format:	Opcode
	28:22	<b>Instruction Target(Opcode)</b>	
		Default Value:	31h
		Format:	Opcode
	21:17	<b>Reserved</b>	
		Format:	MBZ
	16	<b>Bit / Byte Packed</b>	
		Byte packed is for the NT driver.	
<b>Value</b>		<b>Name</b>	
0		Bit	
1		Byte	
15:12	<b>Reserved</b>		
	Format:	MBZ	
11	<b>Tiling Enable</b>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Tiling Disabled (Linear Blit)	
	1b	Tiling Enabled	Tile-X or Tile-Y.
10:8	<b>Reserved</b>		
	Format:	MBZ	

<b>XY_TEXT_IMMEDIATE_BLT</b>				
	7:0	<b>DWord Length</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>01h Excludes DWORD 0,1</td> </tr> </table> 01 + DWL = (Number of Immediate double words)h	Default Value:	01h Excludes DWORD 0,1
Default Value:	01h Excludes DWORD 0,1			
1  BR22	31:16	<b>Destination Y1 Coordinate (Top)</b> 16 bit signed number.		
	15:0	<b>Destination X1 Coordinate (Left)</b> 16 bit signed number.		
2  BR23	31:16	<b>Destination Y2 Coordinate (Bottom)</b> 16 bit signed number.		
	15:0	<b>Destination X2 Coordinate (Right)</b> 16 bit signed number.		
3..n	31:0	<b>Immediate Data</b>		