

## Intel<sup>®</sup> Open Source HD Graphics

### **Programmer's Reference Manual**

For the 2016 Intel Atom<sup>™</sup> Processors, Celeron<sup>™</sup> Processors, and Pentium<sup>™</sup> Processors based on the "Apollo Lake" Platform (Broxton Graphics)

Volume 2a: Command Reference: Instructions (Command Opcodes)

May 2017, Revision 1.0



### **Creative Commons License**

**You are free to Share** - to copy, distribute, display, and perform the work under the following conditions:

- **Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).
- No Derivative Works. You may not alter, transform, or build upon this work.

### **Notices and Disclaimers**

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\* Other names and brands may be claimed as the property of others.

**Copyright © 2017, Intel Corporation. All rights reserved.** 



### **Table of Contents**

3DSTATE_DS	1
3DSTATE_GS	10
3DSTATE_HS	21
3DSTATE_URB_DS	28
3DSTATE_URB_GS	30
3DSTATE_URB_HS	32
3DSTATE_URB_VS	34
HCP_BSD_OBJECT	36
HCP_PIC_STATE	38
HCP_PIPE_MODE_SELECT	54
HCP_SLICE_STATE	57
HCP_SURFACE_STATE	68
HUC_PIPE_MODE_SELECT	71
HUC_STREAM_OBJECT	73
MEDIA_OBJECT_GRPID	76
MEDIA_POOL_STATE	80
MEDIA_POOL_STATE MEDIA_STATE_FLUSH	
	83
MEDIA_STATE_FLUSH	83 86
MEDIA_STATE_FLUSH MFD_VC1_LONG_PIC_STATE	83 86 
MEDIA_STATE_FLUSH MFD_VC1_LONG_PIC_STATE MFD_VC1_SHORT_PIC_STATE	83 86 100 109
MEDIA_STATE_FLUSH MFD_VC1_LONG_PIC_STATE MFD_VC1_SHORT_PIC_STATE MFX_AVC_IMG_STATE	83 
MEDIA_STATE_FLUSH MFD_VC1_LONG_PIC_STATE MFD_VC1_SHORT_PIC_STATE MFX_AVC_IMG_STATE MFX_AVC_SLICE_STATE	83 
MEDIA_STATE_FLUSH MFD_VC1_LONG_PIC_STATE MFD_VC1_SHORT_PIC_STATE MFX_AVC_IMG_STATE MFX_AVC_SLICE_STATE MFX_BSP_BUF_BASE_ADDR_STATE	83 
MEDIA_STATE_FLUSH MFD_VC1_LONG_PIC_STATE MFD_VC1_SHORT_PIC_STATE MFX_AVC_IMG_STATE MFX_AVC_SLICE_STATE MFX_BSP_BUF_BASE_ADDR_STATE MI_ATOMIC	83 



# **3DSTATE\_DS**

		3DS	ΤΑΤΙ	E_DS					
Source:		RenderCS							
Length Bias: 2									
The state used by DS is defined with this inline state packet									
DWord	Bit		D	Descriptio	on				
0	31:29	Command Type							
		Default Value:			3h G	FXPIPE			
		Format:			ОрС	ode			
	28:27	Command SubType							
		Default Value:		3h GF	XPIPE	E_3D			
		Format:	ormat:						
	26:24	3D Command Opcode							
		Default Value:	0h 3D'	0h 3DSTATE_PIPELINED					
		Format:	OpCode						
	23:16	3D Command Sub Opcode							
		Default Value:		1Dh 3DS	TATE	DS			
		Format:		OpCode					
	15:8	Reserved							
		Format:				MBZ			
	7:0	DWord Length							
		Default Value:	9h Excl	udes DW	ord ((	0,1)			
		Format:	=n Tot	al Length	- 2				
12	63:6	Kernel Start Pointer							
		Format: InstructionBaseC	Offset[6	3:6]Kerne	el				
This field specifies the starting location of the kernel program run by threads s unit. It is specified as a 64-byte-granular offset from the Instruction Base Address. This field is ignored if DS Function Enable is DISABLED.									
	5:0	Reserved							
		Format:				MBZ			
3	31	Reserved		,					
		Format:		MBZ					



			30	<b>STA</b>	TE_DS				
30	Vector Mask Enable								
	Format: U1 Enumerated Type								
		•	•		this bit is loaded into the EU's Vector Mask Enable (VI entation for the definition and use of VME state.				
	Value	Name			Description				
	0h	Dmask	k The EU will use the Dispatch Mask (supplied by the DS stage) for instruction execution.						
	1h	Vmask	The EU will use th execution.	ne Vecto	or Mask (derived from the Dispatch Mask) for instructi				
				Pro	gramming Notes				
	appropr SIMD4x EU wou	riate to s 2 threac ld use a	SIMD4x2 or SIMD8 d execution, the D	8 threac S stage . For SI	y DMask, as the DS stage will provide a Dispatch Masl I execution (as a function of dispatch mode). E.g., for will generate a Dispatch Mask that is equal to what th MD8 execution there is no known usage model for us s).				
29:27	Sampler	Count							
	Format:				U3				
	associate This field	ed samp d is igno	nany samplers (in i iler state entries. pred if DS Functior		es of 4) the kernel uses. Used only for prefetching the				
	Value	9	Name		Description				
	0h	No	Samplers	١	No samplers used				
	1h	1-4	Samplers	k	between 1 and 4 samplers used				
	2h	5-8	Samplers	k	between 5 and 8 samplers used				
	3h	9-1	2 Samplers	k	between 9 and 12 samplers used				
	4h	13-	16 Samplers	k	between 13 and 16 samplers used				
26	Reserve	d							
	Format:				MBZ				
25:18	Binding	Table E	Intry Count						
	Format:				U8				
	When HW Generated Binding Table is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. <b>Note:</b> For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache. This field is ignored if DS Function Enable is DISABLED.								

Ē



			<b>3DSTA</b>	re_c	S				
		When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) shoul fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding entries of each 32 Binding Table entry section prefetched will have its surface state prefet							
			Value		Name				
		[0,255]							
			Dree		ning Natas				
		When HW binding generated at JIT tim	table bit is set, it is ass		ning Notes that the Binding Table Entry Count 1	field will be			
-	17	Thread Dispatch Pr							
		Format:	U1 Enumerate	ed Typ	0e				
		This field is ignored	y of the thread for disp if DS Function Enable		ABLED.	1			
		Value	Name		Description				
		Oh	Normal		Normal Priority				
-		1h     High     High Priority							
	16	Floating Point Mode							
		Format: U1 Enumerated Type							
		Specifies the initial floating point mode used by the dispatched thread. This field is ignored if DS Function Enable is DISABLED.							
		Value Name			Description				
		0h I	EEE-754	U	se IEEE-754 Rules				
		1h /	Alternate	Us					
-	15	Reserved							
		Format:		MBZ					
	14	Accesses UAV							
		Format:		Enabl					
		This bit gets loaded Execution Environme		te the	bit # difference). See Exceptions and	d ISA			
			Prog	gramn	ming Notes				
		This field must not	be set when DS Function	on Ena	able is disabled.				
	13	Illegal Opcode Exce	eption Enable						
		Format:		Enabl					
		Execution Environme			bit # difference). See Exceptions and ABLED.	d ISA			



			3DSTATE_DS					
	12:8	Reserved						
		Format:	MBZ					
	7	Software Exception Enable						
		Format:	Enable					
		Execution Environ	ed into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA ment. ed if DS Function Enable is DISABLED.					
	6:0	Reserved						
		Format:	MBZ					
45	63:10	Scratch Space Bas	se Pointer					
		Format:	GeneralStateOffset[63:10]ScratchSpace					
		Specifies the starting location of the scratch space area allocated to this FF unit as a 1K-byte aligned offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space. The computed offset of the thread-specific portion will be passed in the thread payload as Scratch Space Offset. The thread is expected to utilize "stateless" DataPort read/write requests to access scratch space, where the DataPort will cause the General State Base Address to be added to the offset passed in the request header. This field is ignored if DS Function Enable is DISABLED.						
	9:4	Reserved						
		Format:	MBZ					
	3:0	Per-Thread Scratch Space						
		Format:	U4 power of 2 Bytes over 1K Bytes					
		Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit.Th driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space. This field is ignored if DS Function Enable is DISABLED.						
		Value	Name					
		[0,11]	indicating [1K Bytes, 2M Bytes]					
			Programming Notes					
		This amount is available to the kernel for information only. It will be passed verbatim (if not altered by the kernel) to the Data Port in any scratch space access messages, but the Data Port will ignore it.						
C	31:25	Reserved						
6								



	3DSTATE_DS								
24:2	4:20 Dispatch GRF Start Register For URB Data								
	Format:	GR	FRegister[4:	0]					
	payload. This field When SIMD8_SIN	Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. This field is ignored if DS Function Enable is DISABLED. When SIMD8_SINGLE_OR_DUAL_PATCH dispatch mode is selected, HW shall increment the GRF start register by 1 when a dual patch simd8 thread is dispatched.							
	Value	Name		Description					
	[0,31]		indicating	GRF [R0, R31]					
				· · ·					
			Program	ming Notes					
			•	ch mode is selected, SW shall program this field er the DUAL_PATCH or SIMD8_SINGLE_PATCH					
19:	8 Reserved								
	Format:		MBZ						
17:	1 Patch URB Entry	Patch URB Entry Read Length							
	Format:		U7						
	the DS thread pay			be read from the Patch URB entry and passed in ABLED.					
		Value		Name					
	[0,64]								
10	Reserved								
	Format:		MBZ						
9:4	Patch URB Entry	Patch URB Entry Read Offset							
	Format:		U6						
	being included in	Specifies the offset (in 256-bit units) at which Patch URB data is to be read from the URB before being included in the thread payload. This field is ignored if DS Function Enable is DISABLED.							
		Value		Name					
	[0,63]								
3:0	Reserved								
	Format:		MBZ						
7 31	Reserved								
	Format:		MBZ						
30	Reserved								
	Format MBZ :								



3DSTATE_DS											
29:21											
	Format: U9-1 Thread Count										
	Specifies the maximum number of simultaneous DS threads allowed to be active. U using up the scratch space. Programming the value of the max threads over the num threads based off number of threads supported in the execution units may improve since the architecture allows threads to be buffered between the check for max threa actual dispatch into the EU. Programming the max values to a number less than the threads supported in the execution units may reduce performance. This field is ignored if DS Function Enable is DISABLED.										
	1	alue	Name			iption					
	[0,111]			indic	cating thread count of [1,	-					
20:11	Reserve	ed									
	Format	:			MBZ						
10	Statisti	cs Enable									
	Format	:			Enable						
	This fiel	LED, statisti d is ignored	cs information ass if DS Function Ena		ed with this FF stage will l s DISABLED.	be left unchanged.					
9:5	Reserve										
	Format	•			MBZ						
4:3		h Mode									
	Format: U2										
	This field specifies how the DS stage generates DS thread requests, and correspondingly impacts the DS thread payload. The setting of this field must agree with how the DS kernel was compiled. This field is ignored if DS Function Enable is DISABLED.										
	Value		Name		Description	Programming Notes					
	Oh	SIMD4X2		patch input verte kerne to ru mod KSP i <b>Dom</b> field singl	hreads are passed one h, up to 2 domain point ts, and up to two output ex handles. The DS el (at KSP) is expected n in SIMD4x2 execution e. The DUAL_PATCH is ignored. The <b>Single</b> <b>tain Point Dispatch</b> can be used to force e domain point atches.						



		3DS	TATE_DS						
1	h	SIMD8_SINGLE_PATCH	DS threads are passed one patch, up to 8 domain point inputs, and up to 8 output vertex handles. All the domain points are associated with the single input patch. The DS kernel (at KSP) is expected to run in SIMD8 execution mode. The DUAL_PATCH KSP is ignored.						
2	'h	SIMD8_SINGLE_OR_DUAL_P ATCH	SIMD8_SINGLE_OR_DUAL_P ATCH This mode enables use of both the KSP and the DUAL_PATCH KSP. The KSP kernel operates just like in SIMD8_SINGLE_PATCH mode. See DUAL_PATCH Thread Execution for a discussion of how the DUAL_PATCH KSP is used.	At least 2 HS URB handles must be allocated in order to enable this mode. SIMD8_SINGLE_OR_DUAL_P ATCH must not be used if the domain shader kernel uses primitive id.					
3	h	Reserved							
2 <b>C</b>	omput	e W Coordinate Enable							
F	Format: Enable								
as Ti re ot	If ENABLED, the DS unit will (for each domain point) compute $W = 1 - (U + V)$ and pass the as a floating point value in the DS thread payload. If DISABLED, 0.0 will be passed. This field must only be ENABLED for the tessellation of TRI domains, where UVW coordinate required. This field must be DISABLED for other domains (as they only require UV coordinate otherwise the computed W coordinate is UNDEFINED. This field is ignored if DS Function Enable is DISABLED.								
1 <b>C</b> a	ache D	lisable							
	ormat:		Disable						
DI If In If nc T	This bit controls the operation of the DS Cache. This field is ignored if DS Function Enable is DISABLED. If the DS Cache is DISABLED and the DS Function is ENABLED, the DS Cache is not used and all incoming domain points will be passed to DS threads. If the DS Cache is ENABLED and the DS Function is ENABLED, incoming domain points that do not hit in the DS Cache will be passed to DS threads. The DS Cache is invalidated whenever the DS Cache becomes DISABLED , whenever the DS Function Enable toggles, and between patches.								



		3DSTATI	E_C	DS							
	0	Function Enable									
		Format: Enable									
		If ENABLED, DS threads will be spawned to process incoming domain points which mis									
		cache.									
		If DISABLED, the DS stage goes into pass-th This field is always used.	roug	h mode and performs no specific processing.							
		Programming Notes									
		The tessellation stages (HS, TE and DS) must commands can only be issued if all three sta otherwise the behavior is UNDEFINED.		enabled/disabled as a group. I.e., draw are enabled or all three stages are disabled,							
8	31:27	Reserved									
		Format: N	ЛВZ								
	26:21	Vertex URB Entry Output Read Offset									
		Format: U									
		Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the U									
		Value		Name							
		[0,63]									
	20:16	Vertex URB Entry Output Length									
		Format: U	J5								
		Specifies the amount of URB data written fo increments.	or ead	ch Vertex URB entry, in 256-bit register							
		Value		Name							
		[1,16]									
		Programming Notes									
		This length does not include the vertex header.									
	15:8	User Clip Distance Clip Test Enable Bitmas	sk								
		Format: U	J8								
		This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept / must clip determination needs to be made. DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.									
	7.0			la cui Distance test oi up to o distances.							
	7:0	User Clip Distance Cull Test Enable Bitmas	<b>5к</b> J8								
		accept determination needs to be made (doe DX10 allows simultaneous use of ClipDistan	es no								



	3DSTATE_DS										
910	63:6	DUAL_PATCH Kern	el Start Pointer								
		Format:	InstructionBaseOffset[63	:6]Kernel							
		spawned by this FF It is specified as a 6 if DS Function Enabl	unit. 4-byte-granular offset fro le is DISABLED.	e DUAL_PATCH kernel program run by threads m the Instruction Base Address. This field is ignored cussion of how the DUAL_PATCH KSP is used.							
	5:0	Reserved									
		Format:		MBZ							



# **3DSTATE\_GS**

	3DSTATE_GS									
Source:		RenderCS								
Length E	Bias:	2								
Control	Controls the GS stage hardware.									
DWord	Bit			De	scription					
0	31:29						1			
		Default Value: 3h GFXPIPE								
		Format:			O	pCode				
	28:27	Command SubType								
		Default Value:			3h GFXP	PIPE_3D				
		Format:			OpCode	2				
	26:24	3D Command Op	code	1						
		Default Value:		0h 3DS	TATE_PIPEL	LINED				
		Format:		OpCode	9					
	23:16	3D Command Su	•							
		Default Value:			11h 3DSTA	TE_GS				
		Format:		(	OpCode					
	15:8	Reserved								
		Format:				MBZ				
	7:0	DWord Length					[]			
		Format:					=n			
		Value			N	lame				
		8h	Excludes DWord (0	).1) <b>[Def</b> a						
12	63:6	Kernel Start Poin	-							
	00.0	Format:	InstructionBase	Offset[63	:6]Kernel					
		This field specifie			-	instruction	) of the kernel program run by			
			l as a 64-b	yte-granula	ar offset from the Instruction					
		Base Address.								
	5:0	Reserved				NAD7				
		Format:				MBZ				

E C



					31	DST	ATE_GS			
3	31	<b>Single Program Flow</b> Specifies the initial condition of the kernel program as either a single program flow (SIMDnxm with $m = 1$ ) or as multiple program flows (SIMDnxm with $m > 1$ ). See CR0 description in ISA Execution Environment.								
		Va	lue	Nai	ne			Descrip	otion	
		0h		Disable		Single	e Program Flow disabled			
		1h		Enable		Single	Program Flow e	enabled		
	30	Vector	Mask E	nable						
		Format	t:		Enable	Enume	rated Type			
		Upon subsequent GS thread dispatches, this bit is loaded into the EU's Vector Mask Enable (VME, cr0.0[3]) thread state. Refer to EU documentation for the definition and use of VME st								
		Value	Name				Desci	ription		
		0h	Dmask	The EU v executio		he Disp	oatch Mask (supp	olied by the	e GS stage) for instruction	
		1h	Vmask		The EU will use the Vector Mask (derived from Dispatch Mask) for instruction execution.					
		Programming Notes								
		Under normal conditions SW shall specify DMask, as the GS stage will provide a Dispatch Mask appropriate to SIMD4x2 or SIMD8 thread execution (as a function of dispatch mode). E.g., for SIMD4x2 execution, the GS stage will generate a Dispatch Mask that is equal to what the EU would use as the Vector Mask. For SIMD8 execution there is no known usage model for use of Vector Mask (as there is for PS shaders).								
	29:27	Sample	er Count	t						
		Format	t:						U3	
				many sam associate				ometry shad	der kernel uses. Used only for	
		Valu	le	N	ame			Dese	cription	
		0h	No	Sampler	S		No Samplers us	ed		
		1h	1-4	4 Sampler	S		Between 1 and	4 samplers	used	
		2h	5-8	3 Sampler	S		Between 5 and	8 samplers	used	
		3h	9-1	12 Sample	ers		Between 9 and	12 sampler	rs used	
		4h	13	-16 Samp	lers		Between 13 and	l 16 sample	ers used	
		5h-7h	Re	served						
	26	Reserve	ed							



	r	3	DSTATE	_GS						
25:18	<b>Binding Table</b>	Entry Count								
	Format: U8									
	When <b>HW Generated Binding Table</b> is disabled:									
	Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state.									
	0			nding table entries, it may be wise to set this field to						
		5 5		nd thrashing the state cache.						
		nerated Binding								
				units - 32 Binding Table Entry section) should be						
			•	a cache line. Only the 1st 4 non-zero Binding Table						
		SZ BINUING TADIE		n prefetched will have its surface state prefetched. mming Notes						
		dia a table bit is a	-							
	generated at J	5	set, it is assum	ed that the Binding Table Entry Count field will be						
17	Thread Dispat									
	Specifies the priority of the thread for dispatch.									
	Value	Name	Description							
	0h	Normal	Normal thread dispatch priority							
	1h	High	High thread dispatch priority							
16	Floating Point Mode									
	Specifies the initial floating point mode used by the dispatched thread.									
	Value Na		ime	Description						
	0	IEEE-754		Use IEEE-754 Rules						
	0h		Use alternate rules							
	1h	Alternate		Use alternate rules						
15:14	1h	Alternate		Use alternate rules						
15:14	1h	Alternate		Use alternate rules MBZ						
15:14	1h Reserved Format:	Alternate	ble							
	1h Reserved Format:		ble							
	1h Reserved Format: Illegal Opcode Format:	e Exception Enak		MBZ						
	1h Reserved Format: Illegal Opcode Format:	e Exception Enat		MBZ Enable						
	1h         Reserved         Format:         Illegal Opcode         Format:         This bit gets log	e Exception Enat		MBZ Enable						
13	1hReservedFormat:Illegal OpcodeFormat:This bit gets loExecution Envir	e Exception Enat		MBZ Enable						
13	1hReservedFormat:Illegal OpcodeFormat:This bit gets loExecution EnvirAccesses UAVFormat:	e Exception Enat	0.1[12] (note	MBZ Enable the bit # difference). See <i>Exceptions and ISA</i> Enable						
13	1hReservedFormat:Illegal OpcodeFormat:This bit gets loExecution EnvirAccesses UAVFormat:	e Exception Enak baded into EU CR conment.	0.1[12] (note t has a UAV ac	MBZ Enable the bit # difference). See <i>Exceptions and ISA</i> Enable						
13	1h         Reserved         Format:         Illegal Opcode         Format:         This bit gets loc         Execution Envir         Accesses UAV         Format:         This field must	e Exception Enat	0.1[12] (note t has a UAV ac Progra	MBZ Enable the bit # difference). See <i>Exceptions and ISA</i> Enable cess.						
13	1h         Reserved         Format:         Illegal Opcode         Format:         This bit gets loc         Execution Envir         Accesses UAV         Format:         This field must         This field must         This field must	e Exception Enat	0.1[12] (note t has a UAV ac Progra	MBZ Enable the bit # difference). See <i>Exceptions and ISA</i> Enable cess. mming Notes						
13 12	1h         Reserved         Format:         Illegal Opcode         Format:         This bit gets loc         Execution Envir         Accesses UAV         Format:         This field must         This field must         This field must	e Exception Enat baded into EU CR conment. t be set when GS t not be set when	0.1[12] (note t has a UAV ac Progra	MBZ Enable the bit # difference). See <i>Exceptions and ISA</i> Enable cess. mming Notes						



			3	BDSTATE_	GS								
	10:8	Reserved											
		Format:			MBZ								
	7	Software Exception Enable											
		Format:			Enable	e							
	This bit gets loaded into EU CR0.1[13] (note the bit # difference). See <i>Exceptions</i> of												
		Execution Enviro	Execution Environment.										
	6	Reserved				1							
		Format:				MBZ							
	5:0	Expected Verte	ex Count										
		Format:				U6							
					ct expected	d by the GS thread. Input topologies							
		not matching the	•		(eq if th	e value programmed is 3 and							
						pologies are <u>not</u> discarded as they will							
		-	object to the GS										
			Value			Name							
		[1,32]											
45	63:10	Scratch Space											
		Format:	Format: GeneralStateOffset[63:10]ScratchSpace										
			0	•		located to this FF unit as a 1K-byte							
		-			•	uired, each thread spawned by this FF ied by Per-Thread Scratch Space. The							
			•	•	•	sed in the thread payload as Scratch							
				• •	•	DataPort read/write requests to access							
		-			General S	tate Base Address to be added to the							
		offset passed in This field is ign	•	ader. tion Enable is DIS									
	9:4	Reserved			ADLLD.								
	5.4	Format:				MBZ							
	3:0	Per-Thread Scr	atch Snace										
	5.0	Format:	· ·	of 2 Bytes over 1I	( Bytes								
			· ·	,		each thread spawned by this FF unit.							
		•		•		e, starting at the Scratch Space Base							
						can each get Per-Thread Scratch Space							
		size without exc	0	er-allocated scra		Description							
			Name	in direction of [1]/, Dr		Description							
		[0,11]		indicating [1K By	ytes, ZIVI By	ytesj							
6	31	Reserved Format:											
	MBZ												



	3DSTATE_GS	S							
30:29	Dispatch GRF Start Register For URB Data [5:4]								
	Format:	U2							
	Specifies bit [5:4] of the starting GRF register num of the thread payload. The <b>Dispatch GRF Start Re</b> specify bits [3:0] of the starting GRF register numb	gister For URB Data [3:0] field is used to							
28:23									
	Format:	U6							
	[0,63] indicating [1,64] 16B units								
	Specifies the size of each vertex stored in the GS output entry (following any Control Header data) as a number of 128-bit units (minus one).								
	Programming Notes								
	Programming Restrictions: The vertex size must be programmed as a multiple of 32B units with the following exception: Rendering is disabled (as per SOL stage state) and the vertex size output by the GS thread is 16B. If rendering is enabled (as per SOL state) the vertex size must be programmed as a multiple of 32B units. In other words, the only time software can program a vertex size with an odd number of 16B units is when rendering is disabled.								
22:17	Output Topology								
	Format: 3D_Prim_Topo_Type								
	This field specifies the topology type (3DPrimType) to be associated with GS-thread output vertices (if any).								
16:11	Vertex URB Entry Read Length Specifies the amount of URB data read and passed in the thread payload for each Vertex URB entry, in 256-bit register increments.								
	Programming Notes								
	Programming Restriction: This field must be a non-zero value if Include Vertex Handles is cleared to zero.								
10	Include Vertex Handles								
	Format: Bc	oolean							
	If set, all the input Vertex URB handles are include model" URB handles, as the thread will use them to								
	Programmi	ng Notes							
	Programming Restriction: This field must be set if Vertex URB Entry Read Length is cleared to zero.								



			3DS	STATE_GS							
	9:4	Vertex URB Entry	/ Read Offset								
		Format: U6									
		Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread.									
	3:0	Dispatch GRF Start Register For URB Data									
		Format:	U4								
		Specifies the start thread payload.	ting GRF register r	number for the URB portion (Constant + Vertices) of the							
		Value	Name	Description							
		[0,15]		indicating GRF [R0, R15]							
				Programming Notes							
		For simd4x2:	Handles is enabled	d (pull or hybrid handles case), then							
			T dispatch mode t	his field should be:							
		For DUAL_OBJECT dispatch mode this field should be: (((2*numVerticesPerObject) + 8 - 1)/8) + 1									
		For SINGLE and DUAL_INSTANCE dispatch modes this field should be:									
		((numVerticesPerObject +8 - 1)/8) + 1 If Include Primitive ID is set, then add 1 to the value obtained by using the above									
		If Include Vertex Handles is enabled (pull or hybrid handles case), then									
		For SKL simd8:									
		For InstanceCount == 1:									
		numVerticesPerObject 2 For InstanceCount > 1:									
		((numVerticesPerObject 8 - 1)/8) 2									
		If Include Primitive ID is set, then add 1 to the value obtained by using the above									
		objects, pushed v start in the payloa	ertex data and/or ad beyond the rar	t for non-instanced SIMD8 dispatch of PATCHLIST_1432 pushed constants cannot be used as they would need to nge of this field (i.e., beyond R15). When Include PrimitiveID n-instanced SIMD8 dispatch of PATCHLIST_1332 objects.							
7	31:26	Reserved		· · · · · · · · · · · · · · · · · · ·							
		Format:		MBZ							
	25:24	Reserved									
		Format:		MBZ							
	23:20	Control Data Hea	ader Size								
		Format:		U4							
		entry. The value 0 Software must en	indicates there is sure that the Con	of control data header located at the start of the GS URB no control data header, and Control Data Format is ignored. trol Data Header Size is sufficient to accommodate the It by the GS thread. It is UNDEFINED for a GS thread to report							



			3	DST	ATE_GS					
		more output vertices than can be accommodated in a non-zero-sized header. (If the header s is zero, by definition neither cut nor StreamID bits are defined.								
			/alue			Name				
	[0,8]				32B Units					
19:15	Instanc	ce Contro		1						
	Forma				#Instances					
	Specifies the number of instances (minus one) for each input object. To avoid confusion, this document uses the term <b>"InstanceCount"</b> to refer to InstanceControl+1, with a range of [1,32] If <b>InstanceCount&gt;1</b> , DUAL_OBJECT mode is invalid. Software will likely want to use DUAL_INSTANCE mode for higher performance, but SINGLE mode is also supported. When <b>InstanceCount=1</b> (one instance per object), software can decide which dispatch mode t use. DUAL_OBJECT mode would likely be the best choice for performance, followed by SINGLE									
				not re	commended but is suppo					
	-	alue	Name		Cating [1,31] instances	cription				
	[0,31]			Indi						
14:13	Default Stream Id									
	Forma			U2 reamID bits in the control						
12:11										
	Format:         U2           This field specifies how the GS unit dispatches multiple instances and/or multiple objects.									
	Value	1		De	Programming Notes					
	0h	Single	Each thread sh object.		single instance of one					
	1h	Dual Instance	one object. If t trailing dispate made for each recommended kernel optimiz dispatch would	he Inst ch of o object if Inst ed for d outp	possibly two instances of tanceCount is odd, a nly one instance will be t received. Not anceCount = 1, assuming SINGLE or DUAL_OBJECT erform a kernel compiled but only passed one					
	2h	Dual Object	Each thread sh two objects. Th together into c circumstances dispatched (as generated by t	ne GS ( one dis only o contro	ĸ					



	3h	SIMD8	if InstanceC per object). Each thread (if InstanceC	han 16 vertices per object. Not valid ount > 1 (more than one instance shades up to 8 different objects or count > 1) 8 instances of a single	The driver must send pipe					
	3h	SIMD8	(if Instance		The driver must send pipe					
			Each thread shades up to 8 different objects or (if InstanceCount >1) 8 instances of a single object.       The driver must send pip control with a cs stall aft 3dstate_gs state change the Dispatch Mode is sin and the number of hand allocated to gs is less that 16.							
	The CC			Programming Notes						
		l Object n		east two URB handles or behavior is	UNDEFINED for Dual Instance					
10	Statistics Enable									
	Format: Enable									
	This bit controls whether GS-unit-specific statistics register(s) can be incremented.									
	Value	Name	Description							
	0h	Disable	GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT cannot increment							
	1h	Enable	GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT can increment							
9:5	Invocations Increment Value									
	Format: U5									
	Specifies how much to increment the GS_INVOCATIONS_COUNT for each instance of each object. This control is provided to allow software to process multiple instances (from an API POV) in a single kernel invocation. In SINGLE dispatch mode, the counter will increment by this value for each dispatch (as it's only one instance of one object). In DUAL_INSTANCE mode, the counter will be incremented by the value if only one instance is included in the dispatch (i.e., the last odd instance), otherwise the counter will be incremented by twice this value. In DUAL_OBJECT dispatch mode, the counter will be incremented by the value if only one object is included in the dispatch (i.e., a forced dispatch of one object), otherwise the counter will be incremented by twice this value.									
	Val	ue	Name	Descripti	ion					
	[0,31]			indicating an increment of [1,32]						
4	1	Primitiv	e ID							
	Format			Boolean						
		R1 of the payload is written with Primitive ID value(s). , these Primitive ID values are not included in the payload R1.								



			3DSTATE_GS						
3	Hint								
	Format: U1								
			nply passed in GS thread payloads for use by the GS kernel - it has no other re operation.						
2	<b>Reorder Mode</b> This bit controls how vertices of triangle objects resulting from TRISTRIP[_ADJ][_REV] topologies are [re]ordered when passed in the GS thread payload See Object Vertex Ordering table (below).								
	Value	Name	Description						
	0h	LEADING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.						
	1h	TRAILING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.						
1	Discard	Adjacenc	Y						
	Format		Enable						
	withou used th variant silently When o primitiv adjacer must cl PATCH	t-adjacency nat <u>does no</u> s of the pri discard an clear, adjac ve type. So nt vertices. lear this bit LIST_n obje	tead, only the non-adjacent vertices will be passed in the same fashion as the y form of the primitive. Software should set this bit whenever a GS kernel is <u>st expect</u> adjacent vertices. This allows both with-adjacency/without-adjacency mitive to be submitted to the pipeline (via 3DPRIMITIVE) - the GS unit will y adjacent vertices and present the GS thread with only the internal object. ent vertices <u>will be passed</u> to the GS thread, as dictated by the incoming ftware should only clear this bit when a GS kernel is used that does expect E.g., if the GS kernel is compiled to expect a TRIANGLE_ADJ object, software . Software should also clear this bit if the GS kernel expects a POINT or ect (which don't have with-adjacency variants).						
	The only hardware assistance is to allow the submission of a with-adjacency variant of a primitive when operating with a GS kernel that expects the without-adjacency variant of the object. (E.g., when the GS kernel is compiled to expect a TRIANGLE object, software should set this bit just in case a TRILIST_ADJ is submitted to the pipeline.) Note that the GS unit is otherwise not aware of the object type that is expected by the GS kernel. It is up to software to ensure that the submitted primitive type (in 3DPRIMITIVE) is otherwise compatible with the object type expected by the GS kernel. (E.g., if the GS kernel expects a LINE_ADJ object, only LINELIST_ADJ or LINESTRIP_ADJ should be submitted, otherwise the GS kernel will produce unpredictable results.) Also note that it is possible to craft a GS kernel which can accept any object type that's thrown at it by first examining the PrimType passed in the payload.								
0	Enable								
	Format		Enable						
	Specifie	es whether	the GS stage is enabled or disabled (pass-through).						



					3DSTATE_GS					
8	31	Contro	l Data F	ormat		,				
		Forma	t:		U1					
	t of the control data header (if any).									
		Value	Name	Description						
		0h	CUT	ata header contains cut bits.						
		1h	SID	The control data header contains StreamID bits Output Topology must be set to POINTLIST, or behavior is UNDEFINED.						
	30	Static (	Output							
		Forma	t:		Enable					
		Specifies whether the GS shader outputs a static number of vertices per invocation. If this bit is clear, the number of vertices output by each GS shader invocation is stored by the GS thread at the very beginning of the output URB entry (see GS URB Entry section below).								
	29:27	Reserv	ed							
		Forma	t:		MBZ					
	26:16	Static (	Output '	Vertex Count						
		Forma	t:	U11 Co	ount of object vertices					
					Dutput is set, this field specifies the total number of vertices output	ut				
		each GS shader invocation. If <b>GSEnable</b> is set and StaticOutput is clear (variable GS output), the total number of vertices								
		output by a GS shader invocation is stored by the thread at the very beginning of the output URB entry. This field is then ignored. (See GS URB Entry below).								
	15:9	Reserved								
		Forma	t:	MBZ						
	8:0	Maxim	um Nu	nber of Thread	nds					
		Forma	t:		U9-1 Thread count					
		using u threads since th actual c	p the sc based o e archit dispatch	ratch space. Pro off number of tl ecture allows th into the EU. Pro	ber of simultaneous threads allowed to be active. Used to avoid rogramming the value of the max threads over the number of threads supported in the execution units may improve performar threads to be buffered between the check for max threads and the rogramming the max values to a number less than the number of cution units may reduce performance.	ne				
			lue	Name	Description					
		[7,111]			Indicating thread count of [8,112]					
9	31:27	Reserv	ed	•	·	d				
		Forma			MBZ					
	26:21	Vertex	URB En	try Output Rea	ead Offset					
		Forma			U6					
			pecifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB by							



	3DSTATE_	GS						
	Value	Name						
	[0,63]							
20:16	Vertex URB Entry Output Length							
	Format:	U5						
	Specifies the amount of URB data written for ea increments.	ach Vertex URB entry, in 256-bit register						
	Value	Name						
	[1,16]							
	Programming Notes							
	This length does not include the vertex header.							
15:8	User Clip Distance Clip Test Enable Bitmask							
	Format: En	able[8]						
	This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept / must clip determination needs to be made.							
7.0	DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.							
7:0	User Clip Distance Cull Test Enable Bitmask	abla[0]						
	Format:Enable[8]This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept determination needs to be made (does not cause a must clip).							
	DX10 allows simultaneous use of ClipDistance a	and Cull Distance test of up to 8 distances.						



## **3DSTATE\_HS**

3DSTATE_HS												
Source:		Rende	erCS									
Length E	Bias:	2										
Control	ntrols the HS stage hardware.											
DWord	Bit	Description										
0	31:29	Command Type										
		Default Valu	ue:				3h GFXPIPE					
		Format:					OpCode					
	28:27	Command S	SubTy	уре								
		Default Valu	ue:			3h GF	XPIPE_3D					
		Format:				OpCo	ode					
	26:24	3D Comma	nd Op	ocode								
		Default Valu	ue:		0h 3D	STATE_PI	PELINED					
		Format:			ОрСо	de						
	23:16	3D Comma	nd Su	b Opcode				1				
		Default Valu	ue:			1Bh 3DS	STATE_HS					
		Format:				OpCode						
	15:8	Reserved										
		Format:					MBZ					
	7:0	DWord Len	gth					I				
		Format:						=n				
		Value					News					
		7		Excludes DWord (0	1) <b>[D</b>	Name Defaulti						
1	21.20			Excludes DWold (0	, 1) [De	aang						
1	31:30	Reserved Format:					MBZ					
	20.27						IVIDZ					
	29:27	Sampler Co Format:	unt					U3				
			ow ma	ny samplers (in mu	tiples	of 4) the l	HS kernels us	e. Used only for prefetching				
		•		npler state entries.	·							
		Value		Name			Des	scription				
		0h	No Sa	amplers	no	samplers	used					
		1h	1-4 S	amplers	bet	ween 1 a	nd 4 sampler	s used				
		2h	5-8 S	amplers	bet	ween 5 a	nd 8 sampler	s used				



			3DST	ATE_H	IS					
	3h 9	9-12 San	nplers	betwee	n 9 and 12	2 samplers used				
	4h <sup>.</sup>	13-16 Sa	mplers	between 13 and 16 samplers used						
5h-7h Reserved			Reserve	d						
26	Reserved									
	Format: MBZ									
25:18	Binding Tab	e Entry	Count			·				
	Format:					U8				
	Specifies how binding table Note: For ke	v many l entries mels usi	and associated sur	es the ke face stat of bindi	ernel uses. e. ng table e	Used only for prefetching of the ntries, it may be wise to set this field to the state cache.				
					ning Note					
	When HW bigenerated at	0	able bit is set, it is a			Binding Table Entry Count field will be				
17	Thread Dispa Specifies the		ority of the thread for c	lispatch	ſ					
	Value Name				Description					
	0h		Normal		Normal P	Priority				
	1h	High			High Priority					
16	Floating Point Mode Specifies the initial floating point mode used by the dispatched thread.									
	Value		Name		Description					
	0h	IE	EE-754	Use IEEE-754 Rules		4 Rules				
	1h	al	ternate	Use alternate rules						
15:14	Reserved					T				
	Format:					MBZ				
13	Illegal Opco	Illegal Opcode Exception Enable								
	Format:				Enable					
	This bit gets Execution Env			note the	bit # diffe	erence). See Exceptions and ISA				
	Software Exc	eption	Enable							
12	Format:     Enable       This bit gets loaded into EU CRO1[13] (note the bit # difference). See Exceptions and ISA									
12				note the	bit # diffe	erence). See Exceptions and ISA				
12	This bit gets			note the	bit # diffe	erence). See Exceptions and ISA				
	This bit gets Execution Env			note the	bit # diffe	erence). See Exceptions and ISA				



				BDSTATE_HS						
		Format:				MBZ				
2	31	Enable								
		Format:		Enable	9					
		Specifies whether the HS function is enabled or disabled (pass-through). If ENABLED MI_TOPOLOGY_FILTER must be used to silently discard any topologies that the HS kernel expecting. E.g., if the HS kernel is expecting PATCHLIST_32 topologies, MI_TOPOLOGY_FIL must be set to PATCHLIST_32 so only those topologies can reach the enabled HS.								
				Programming	g Note	25				
		The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.								
	30	Reserved								
		Format:				MBZ				
	29	<b>Statistics Enabl</b>	e							
		Format:			Enable	2				
		This bit controls	s whether HS-ւ	unit-specific statistics	registe	er(s) will increment (for each patch).				
	28:27	Reserved								
		Format:				MBZ				
	26:18	Reserved								
		Format:				MBZ				
	17	Reserved								
		Format:				MBZ				
	16:8	Maximum Nun	nber of Thread	ds						
		Format:				U9-1				
		using up the scr threads based o since the archite actual dispatch	atch space. Pro ff number of tl ecture allows th into the EU. Pro	ogramming the value hreads supported in t hreads to be buffered	of the he exe betwe values t	allowed to be active. Used to avoid max threads over the number of cution units may improve performance en the check for max threads and the to a number less than the number of prmance.				
		Value	Name			Description				
		[0,335]		indicating thread cou	unt of	[1,336]				
	7:5	Reserved								
		Format:				MBZ				
	4	Reserved								
		Format:				MBZ				
	3:0	Instance Count								
		Format:				U4-1				



				3	DSTATE HS					
		If the HS ker	nel use at can	s a barrier f be simultane	Der of threads (minus one) spawned per input patch. unction, software must restrict the <b>Instance Count</b> to the number eously active within a subslice. Factors which must be considered bility.					
		Value		Name	Description					
		[0,15]		representing [1,16] instances						
					Programming Notes					
		Instance Cou to DUAL_PA		st be progra	ammed to 0 (1 instance) whenever DispatchMode is programmed					
		0 (no instand	ing) to	>0 (instand	st be sent whenever the HS_STATE.InstanceCount changes from cing) or when there is transition from HS_STATE.Enabled = false & InstanceCount > 0 ).					
34	63:6	Kernel Start	Pointe	r						
		Format:		Instruction	BaseOffset[63:6]Kernel					
		•	ned by		location (1st GEN core instruction) of the kernel program run by the specified as a 64-byte-granular offset from the Instruction					
	5:0	Reserved								
		Format:			MBZ					
56	63:10	Scratch Space	e Base	Pointer						
		Format:		Genera	alStateOffset[63:10]					
		Value Nam	e		Description					
		[0,31]	Spe as a thre	1KB-granul ad spawned	cation of the scratch space area allocated to this FF unit, specified ar offset from the General State Base Address. If required, each I by this FF unit will be allocated some portion of this space, as -Thread Scratch Space.					
	9:4	Reserved								
		Format: MBZ								
	3:0	Per-Thread S	cratch	Space						
		Format: U4 power of 2 Bytes over 1K Bytes								
		The driver m Pointer, to en	Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space.							
		Value		Name	Description					
		[0,11]			Indicating[1K Bytes, 2M Bytes					
7	31:29	Reserved								



			31	DSTATE_H	HS		
	Forma	t:			MBZ		
28	Dispatch GRF Start Register For URB Data [5]         Format:       U1         Specifies bit [5] of the starting GRF register number for the URB portion (Constant + Vertices) of						
	the thread payload. The <b>Dispatch GRF Start Register For URB Data [4:0]</b> field is used to specify bits [4:0] of the starting GRF register number.						
27	-	Program	n Flow		Enable		
	with m	es the ir	as multiple progra		gram as either a single program flow (SIMDnxr Dnxm with m > 1). See CR0 description in <i>ISA</i>	n	
	Va	lue	Name		Description		
	0h		Reserved				
	1h		Enable	Single Prog	gram Flow Enabled		
26	Vector	Mask E	nable				
	Forma	t:	U1 E	numerated Typ	ре		
	Upon subsequent HS thread dispatches, this bit is loaded into the EU's Vector Mask Enable (VME, cr0.0[3]) thread state. Refer to the EU documentation for the definition and use of VME state.						
	Value	Name			Description		
	0h	Dmask	The EU will use the execution.	ne Dispatch Ma	ask (supplied by the HS stage) for instruction		
	1h	Vmask	The EU will use the instruction execution execution is the second		k (derived from the Dispatch Mask) for		
				Programn	ming Notes		
	Under normal conditions SW shall specify DMask, as the HS stage will provide a Dispatch Mask appropriate to SIMD4x2 or SIMD8 thread execution (as a function of dispatch mode). E.g., for SIMD4x2 thread execution, the HS state will generate a Dispatch Mask that is equal to what the EU would use as a Vector Mask. For SIMD8 execution there is no known usage model for use of Vector Mask (as there is for PS shaders).						
25	Access	es UAV					
	Forma	t:			Enable		
	This fie	eld must	be set when HS h	as a UAV acces	255		
				-	ming Notes		
	This fie	eld must	not be set when	HS Function Ena	nable is disabled.		
24	Include	e Vertex	Handles		[		
	Forma				Boolean		
	lf set, a	all the in	put Vertex URB ha	andles are inclue	uded in payloads.		



			3DS	STATE_HS			
	This fie	ld is ignored if	HS Function	Enable is DISABLED.			
				Programming Notes			
	<b>Programming Restriction:</b> This field must be set if value if <b>Vertex URB Entry Read Length</b> is cleared to zero.						
23:19	Dispatch GRF Start Register For URB Data						
	Format	t:		U5			
	thread	payload.	5	number for the URB portion (Constant + Vertices) of the <b>Enable</b> is DISABLED.			
		alue	Name	Description			
	[0,31]			indicating GRF [R0, R31]			
				Programming Notes			
	objects start in	Vhen Include Vertex Handles is set for non-instanced 8_PATCH dispatch of PATCHLIST_3032 bjects, pushed vertex data and/or pushed constants cannot be used as they would need to tart in the payload beyond the range of this field (i.e., beyond R31). When Include PrimitiveID is also set, this issue extends to non-instanced 8_PATCH dispatch of PATCHLIST_2932 objects.					
18:17							
	Format: U2						
	This field is unused to set the current thread dispatch mode for the HS stage.						
	This fie	ld is unused to	set the curre	nt thread dispatch mode for the HS stage.			
	This fie Value		set the curre	nt thread dispatch mode for the HS stage. Description			
		Name		Description are passed inputs and an output handle associated with a			
	Value	Name	HS threads single input HS threads to) two inp while Patch Restriction (PATCHLIST to ensure o	Description are passed inputs and an output handle associated with a t patch. are passed inputs and an output handle associated with (up ut patches. Patch 0 data is passed in the four lower channels 1 data (if present) is passed in the four upper channels. s: Only valid for 4 or fewer input control points			
	Value 0h	Name SINGLE_PATCH	HS threads single input HS threads to) two inp while Patch Restriction (PATCHLIST to ensure of the pipeline HS threads	Description are passed inputs and an output handle associated with a t patch. are passed inputs and an output handle associated with (up ut patches. Patch 0 data is passed in the four lower channels 1 data (if present) is passed in the four upper channels. s: Only valid for 4 or fewer input control points [-4 and below]. SW is expected to use MI_TOPOLOGY_FILTER only patches with the expected # of ICPs are processed by			



		3DSTATE_I	IS					
	16:11	Vertex URB Entry Read Length						
		Format: U6						
		Specifies the amount of URB data read and passed in the thread payload <u>for each Vertex URB</u> <u>entry</u> , in 256-bit register increments. This field is ignored if HS Function Enable is DISABLED.						
		Value		Name				
		[0,63]						
		Program	ning Note	25				
		<b>Programming Restriction:</b> This field must be a non-zero value if <b>Include</b>	Vertex Ha	<b>ndles</b> is cleared to zero.				
	10	Reserved						
		Format:		MBZ				
	9:4	Vertex URB Entry Read Offset						
		Format:		U6				
		Specifies the offset (in 256-bit units) at which V being included in the thread payload. This offse thread. This field is ignored if HS Function Enable is DIS	t applies to					
		Value		Name				
		[0,63]						
	3:1	Reserved						
		Format:		MBZ				
	0	Include Primitive ID						
		Format:	Enable	e				
		If set, R1 of the payload is written with Primitive ID value(s). If clear, these Primitive IDs are not included in the payload R1.						
		Programming Notes						
		This field is only used when DUAL_PATCH Dispa single Primitive ID is always passed in R0.	atchMode	is specified. In SINGLE_PATCH, the				
8	31:0	Reserved						
		Format:		MBZ				



# 3DSTATE\_URB\_DS

		3DSTA	TE_UR	B_C	S			
Source:		RenderCS						
Length E	Bias:	2						
		De	scription					
3DSTAT 3DSTAT The URI enablec based c slices. S	This command may not overlap with the push constants in the URB defined by the 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, and 3DSTATE_PUSH_CONSTANT_ALLOC_GS commands. The URB Starting Address and Number of URB Entries fields shall be programmed as if there is only one slice enabled. When more than one slice is enabled, hardware will (a) recompute the actual URB Starting Address based on the number of enabled slices and (b) multiply the Number of URB Entries by the number of enabled slices. Software shall ensure that the values programmed do not exceed the URB capacity of a single slice. Refer to the L3 allocation and programming guide for valid URB configurations.							
		Program	mming N	otes				
	-	mming DS URB state for the RCS 3D pip _GS must also be programmed in orde	be, 3DSTA	TE_UR				
DWord	Bit		Desc	riptio	n			
0	31:29	Command Type						
		Default Value:			3h GFXPIPE			
		Format:		OpCode				
	28:27	Command SubType						
		Default Value:		3h GFXPIPE_3D				
		Format:		ОрСо	de			
	26:24	3D Command Opcode						
		Default Value:	0h 3DSTA	TE_PI	PELINED			
		Format:	OpCode					
	23:16	3D Command Sub Opcode						
		Default Value:	32h 3DS	TATE_	URB_DS			
		Format:	OpCode					
	15:8	Reserved						
		Format:			MBZ			
	7:0	DWord Length	1					
		Default Value:	0h DWO	RD_C	OUNT_n			
		Format:	=n					



				ATE_UR	B_DS			
1	31:25	DS URB Starting	J Address					
		Format:		U7				
		Offset from the start of the URB memory where DS starts its allocation, specified in multiples of 8 KB.						
		Value	Name		Exis	sts If		
		[0,48]		Device[Slice	eCount] == 1			
		[4,48]		Device[Slic	eCount] GT 1			
	24:16	DS URB Entry A	llocation Size					
		Format:	U9-1 Count	of 512-bit u	nits			
		Specifies the len Function Enable i	0	ntry owned b	y DS. This field is a	lways used (even if DS		
			Value			Name		
		[0,9]						
	15:0	DS Number of URB Entries						
		Description						
		Specifies the number of URB entries that are used by DS, based on only 1 slice enabled. When multiple slices are enabled, HW will multiply the value programmed by the number of slices in order to determine the total number of entries. SW shall ensure that the total number of entries does not exceed the relevant ValidValue range listed below. This field is always used (even if DS Function Enable is DISABLED).						
		If Domain Shade be allocated is 3	•	is Enabled th	nen the minimum r	number of handles that must		
			Value			Name		
		[0,416]						
				Program	ning Notes			
						ntry Allocation Size is es. "2:0" = reserved "000"		



# 3DSTATE\_URB\_GS

		3DSTA	TE_UF	B_G	S			
Source:		RenderCS						
Length E	Bias:	2						
		De	scription					
This cor	nmand	I may not overlap with the push consta			lefined by the			
3DSTAT	3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS,							
3DSTAT	3DSTATE_PUSH_CONSTANT_ALLOC_HS, and 3DSTATE_PUSH_CONSTANT_ALLOC_GS commands.							
enablec based c slices. S	The URB Starting Address and Number of URB Entries fields shall be programmed as if there is only one slice enabled. When more than one slice is enabled, hardware will (a) recompute the actual URB Starting Address based on the number of enabled slices and (b) multiply the Number of URB Entries by the number of enabled slices. Software shall ensure that the values programmed do not exceed the URB capacity of a single slice. Refer to the L3 allocation and programming guide for valid URB configurations							
		Progra	mming N	otes				
		nming GS URB state for the RCS 3D pip						
3DSTAT	E_URB	_DS must also be programmed in orde	er for the	orogra	mming of this state to be valid.			
DWord	Bit		Des	criptio	n			
0	31:29							
		Default Value:			3h GFXPIPE			
		Format:			OpCode			
	28:27	Command SubType						
		Default Value:		3h GF	XPIPE_3D			
		Format:		ОрСо	de			
	26:24	3D Command Opcode						
		Default Value:	0h 3DST	ATE_PIF	PELINED			
		Format:	OpCode					
	23:16	3D Command Sub Opcode						
		Default Value:	33h 3D	STATE_	URB_GS			
		Format:	OpCode	è				
	15:8	Reserved						
		Format:			MBZ			
	7:0	DWord Length						
		Default Value:	0h DWC	ORD_CO	DUNT_n			
		Format:	=n					



1	31.25	GS LIPB Starting	3DSTATE_URB_GS GS URB Starting Address							
	51.25	Format:	U7							
		Offset from the start of the URB memory where GS starts its allocation, specified in multiples or 8 KB.								
		Value	Name		Exists If					
		[0,48]		Device[SliceC	ount] == 1					
		[4,48]		Device[SliceC	ount] GT 1					
	24:16	GS URB Entry Al	location Size							
		Format:	U9-	1 512-bit units						
		Specifies the length of each URB entry owned by GS. This field is always used (even if GS Function Enable is DISABLED).								
		multiple slices are	e enabled, HW will	multiply the va	alue programmed	only 1 slice enabled. When by the number of slices in				
		multiple slices are order to determin does not exceed This field is alway	e enabled, HW will	multiply the va er of entries. SV /alue range list	alue programmed W shall ensure the ed below.	5				
		multiple slices are order to determin does not exceed	e enabled, HW will ne the total numbe the relevant Valid <sup>1</sup> rs used (even if GS	multiply the va er of entries. SV /alue range list	alue programmed W shall ensure the ed below.	d by the number of slices ir at the total number of entr				
		multiple slices are order to determin does not exceed This field is alway	e enabled, HW will ne the total numbe the relevant Valid <sup>1</sup> rs used (even if GS	multiply the va er of entries. SV /alue range list	alue programmed W shall ensure the ed below. le is DISABLED).	d by the number of slices ir at the total number of entr				
		multiple slices are order to determin does not exceed This field is alway [0,256] Only if GS is disa programmed to programmed to	e enabled, HW will ne the total numbe the relevant Valid rs used (even if GS Value bled can this field a value greater tha	multiply the va er of entries. SV /alue range list Function Enab Programmi be programme an 0. For GS Dis an or equal to	alue programmed W shall ensure the ed below. le is DISABLED). In <b>g Notes</b> ed to 0. If GS is er spatch Mode "Sin 1. For other GS Di	d by the number of slices in at the total number of entr Name nabled this field shall be ngle", this field shall be ispatch Modes, refer to the				
		multiple slices are order to determin does not exceed This field is alway [0,256] Only if GS is disa programmed to programmed to definition of Disp	e enabled, HW will ne the total number the relevant Valid is used (even if GS Value abled can this field a value greater the patch Mode (3DST RB Entries must be ntries.	multiply the va er of entries. SV /alue range list Function Enab Programmi be programme an 0. For GS Dis an or equal to ATE_GS) for mi	alue programmed W shall ensure the ed below. le is DISABLED). In Solution In Solution In For Other GS Display of the nimum values of	d by the number of slices in at the total number of entr Name nabled this field shall be ngle", this field shall be ispatch Modes, refer to the				



# 3DSTATE\_URB\_HS

		2DCTA	TE 115					
		3DSTA	IE_UR	R <sup>-</sup> H	15			
Source:		RenderCS						
Length E	Bias:	2						
		De	scription					
		may not overlap with the push consta				-		
	3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, and 3DSTATE_PUSH_CONSTANT_ALLOC_GS commands.							
	The URB Starting Address and Number of URB Entries fields shall be programmed as if there is only one slice							
	The URB Starting Address and Number of URB Entries fields shall be programmed as if there is only one slice enabled. When more than one slice is enabled, hardware will (a) recompute the actual URB Starting Address							
		number of enabled slices and (b) multi						
		e shall ensure that the values program ation and programming guide for valio				ne URB capacity of a single slice. Refer		
				-	lions			
			mming N					
	-	nming HS URB state for the RCS 3D pip _GS must also be programmed in orde						
DWord	Bit		Des	criptio	n			
0	31:29	Command Type						
		Default Value:		3h GFXPIPE		FXPIPE		
		Format:			ОрС	ode		
	28:27	Command SubType						
		Default Value:		3h GFXPIPE_3D				
		Format:		ОрСо	de			
	26:24	3D Command Opcode						
		Default Value:	0h 3DSTA	ATE_PIF	PELIN	ED		
		Format:	OpCode					
	23:16	3D Command Sub Opcode	-					
		Default Value:	31h 3D9		URB_	HS		
		Format:	OpCode	2				
	15:8	Reserved						
		Format:				MBZ		
	7:0	DWord Length						
		Default Value:	0h DWC	ORD_CO	DUN	[_n		
		Format:	=n					



			3DST/	ATE_URB	HS			
1	31:25	HS URB Starting	Address					
		Format:			U7			
		Offset from the start of the URB memory where HS starts its allocation, specified in multiples of 8 KB.						
		Value	Name	Exists If				
		[0,48]	Device[SliceCount] == 1					
		[4,48]		Device[SliceC	ount] GT 1			
	24:16	HS URB Entry All	location Size					
		Format:	U9-1 Count	of 512-bit unit	s			
		Specifies the length of each URB entry owned by HS. This field is always used (even if HS Function Enable is DISABLED).						
	15:0	multiple slices are order to determin does not exceed t This field is always Programming Res	ber of URB entries enabled, HW will the the total number the relevant Valid s used (even if HS striction:HS Numb	multiply the va er of entries. SV Value range list Function Enabl er of URB Entrie				
		[0,256]	Name					
		Programming Notes						
		When 3DSTATE_HS:Enable is true and 3DSTATE_HS:Dispatch Mode is set to 8 patch, the minimum number of HS Number of URB Entries must be set to 16. When 3DSTATE_HS:Enable is true and 3DSTATE_HS:Dispatch Mode is set to dual patch, the minimum number of HS Number of URB Entries must be set to 4.						



# 3DSTATE\_URB\_VS

		3DSTA	TE_UR	RB_V	/S					
Source:		RenderCS, PositionCS								
Length E	ength Bias: 2									
	Description									
VS URB	Entry A	Allocation Size equal to 4(5 512-bit UR	B rows) m	nay cau	ise pe	erformance to decrease due to				
banking	g in the	URB. Element sizes of 16 to 20 should	be progr	amme	d witl	h six 512-bit URB rows.				
		may not overlap with the push consta				5				
	_	H_CONSTANT_ALLOC_VS, 3DSTATE_PL H_CONSTANT_ALLOC_HS, and 3DSTAT	_		_					
The offs based c	set and on the s	size should be programmed as if there lice configuration. Software shall ensu e slice. Refer to the L3 allocation and p	e is only c re that the	one slid e value	ce ena es pro	abled. Hardware will grow the size ogrammed do not exceed the URB				
		· ·	mming N							
When n	rogran	nming VS URB state for the RCS 3D pip			вня	3DSTATE URB DS and				
		_GS must also be programmed in orde								
DWord	Bit		Des	criptio	n					
0	31:29	Command Type								
		Default Value:			3h G	FXPIPE				
		Format:			ОрС	ode				
	28:27	Command SubType								
		Default Value:		3h GF	XPIPE	E_3D				
		Format:		ОрСо	de					
	26:24	3D Command Opcode								
			0h 3DSTA	ATE_PI	PELIN	ED				
		Format:	OpCode							
	23:16	3D Command Sub Opcode	_							
		Default Value:	30h 3D		URB_	VS				
	Format: OpCode									
	15:8 Reserved									
		Format:				MBZ				
	7:0	DWord Length								
		Default Value:	0h DWC	JKD_C	UUNI	1_n				
	Format: =n									



			3DS1	TATE_URB_VS					
1	31:25	VS URB Starting A	VS URB Starting Address						
		Format:	Format: U7						
		Offset from the sta KB.	rt of the URB r	nemory where VS starts its allocation, specified in multiples of 8					
		Value	Name	Exists If					
		[0,48]		Device[SliceCount] == 1					
		[4,48]		Device[SliceCount] GT 1					
	24:16	VS URB Entry Allo	cation Size						
		Format: U9-1 count of 512-bit units							
		Specifies the length of each URB entry owned by VS. This field is always used (even if VS Function Enable is DISABLED).							
		Programming Notes							
		Programming Restriction: As the VS URB entry serves as both the per-vertex input and output of the VS shader, the VS URB Allocation Size must be sized to the maximum of the vertex input and output structures.							
	15:0	VS Number of URB Entries							
		Format:	Format: U16						
		Specifies the number of URB entries that are used by VS, based on only 1 slice enabled. When multiple slices are enabled, HW will multiply the value programmed by the number of slices in order to determine the total number of entries. SW shall ensure that the total number of entrie does not exceed the relevant ValidValue range listed below. This field is always used (even if VS Function Enable is DISABLED).							
			Value	Name					
		[34,704]							
		Programming Notes							
		5 5		nber of URB Entries must be divisible by 8 if the VS URB Entry bit URB entries."2:0" = reserved "000b"					





# HCP\_BSD\_OBJECT

	HCP_BSD_OBJECT									
Source:		VideoCS								
Length B	ength Bias: 2									
	The HCP is selected with the <b>Media Instruction Opcode "7h"</b> for all HCP Commands. Each HCP command has assigned a media instruction command as defined in DWord 0, BitField 22:16.									
The bit s of the bi	The HCP_BSD_OBJECT command fetches the HEVC bit stream for a slice starting with the first byte in the slice. The bit stream ends with the last non-zero bit of the frame and does not include any zero-padding at the end of the bit stream. There can be multiple slices in a HEVC frame and thus this command can be issued multiple times per frame.									
the HCP HCP hav	starts ( ve been	DBJECT command must be the la decoding. Prior to issuing this con loaded including workload confi ued, the HCP is waiting for bit st	mmai igurat	nd, it is ass tion registe	sumed that a ers and conf	all conf figurati	figuration parameters in the on tables. When this			
DWord	Bit			Desc	ription					
0	31:29	Command Type								
		Default Value:	31	h PARALLE	L_VIDEO_PI	PE				
		Format:	0	pCode						
	28:27	Pipeline Type								
		Default Value:				2h				
		Format:				ОрСо	de			
	26:23	Media Instruction Opcode								
		Default Value:		7h Codec/	'Engine Nam	ne				
		Format:		OpCode						
		Codec/Engine Name = HCP = 7	'n							
	22:16	Media Instruction Command								
		Default Value:	20h	HCP_BSD_	OBJECT_STA	ATE				
		Format:	ОрС	Code						
	15:12	Reserved								
		Format:			١	MBZ				
	11:0	Dword Length								
		Format:					=n			
		(Excludes Dwords 0, 1).								
		Value					Name			
		1h								



		ŀ	HCP_BSD_OBJECT										
1	31:0	Indirect BSD Data Length											
		Format:		U32									
			n-zero byte of the in the slice.	current slice. It includes the first byte Specifically, the zero-padding bytes (if									
		Value	Name	Description									
		[268435456,2147483547]	Data_Length_beyond_28_bits	This is an added valid range when the bit length is extended from 28 bits to 32 bits. This is added to support 16k x 16k picture size bitstream.									
2	31:29	Reserved											
		Format:		MBZ									
	28:0	Indirect Data Start Addre	SS										
		Format:		U29									
		Specifies the byte-aligned the <b>BSD Indirect Object B</b>	5 1 5 5	ress of the slice bit stream relative to									



# HCP\_PIC\_STATE

		HCP_PIC	_STA1	ГЕ					
Source:	Vic	leoCS							
Length Bias:	2								
The HCP is selected with the <b>Media Instruction Opcode "7h"</b> for all HCP Commands. Each HCP command has assigned a media instruction command as defined in DWord 0, BitField 22:16.									
This is a picture le processes.	This is a picture level command and is issued only once per workload for both encoding and decoding processes.								
DWord	Bit		Des	cription	า				
0	31:29	Command Type							
		Default Value:	3h PARA	LLEL_VIC	DEO_PII	PE			
		Format:	OpCode						
	28:27	Pipeline Type							
		Default Value:			2ł	h			
		Format:			0	pCode			
	26:23	Media Instruction Opcode							
		Default Value:	7h Cod	ec/Engir	ne Nam	ne			
		Format:	OpCod	е					
		Codec/Engine Name = HCP = 7	'n						
	22:16	Media Instruction Command							
		Default Value:	10h	HCP_PI	C_STAT	E			
		Format:	OpC	Code					
	15:12	Reserved							
		Format:			MB	3Z			
	11:0	Dword Length							
		Format:				=n			
		(Excludes Dwords 0, 1).							
		Value				Name			
		11h							
1	31:26	Reserved				1			
		Format:			MB	3Z			
	25:16	FrameHeightInMinCbMinus1							
		Format:			ι	J10			
		Specifies the height of each dec	oded pic	ture in u	inits of				
		Value				Name			
		[0-4122]							



		HCP_PIC_S	ΓΑΤΕ						
			gramming N						
		<ul> <li>The decoded picture height in units of luma samples equals</li> <li>(FrameHeightInMinCbMinus1 + 1) *</li> <li>(1 « (log2_min_coding_block_size_minus3 + 3))</li> </ul>							
		In HEVC Encoder mode, the followin	3						
		Note : for a frame height that is not	0	•					
		Kernel : on last LCU at frame's botto applies to all size of LCU: 16x16, 32x	0		3				
		outside of the picture in PakObj/CU			not county include cos				
		Driver : sets up a LCU aligned (both	•	-	ce.				
	15	Reserved							
	14:10	Reserved							
		Format:		MBZ					
	9:0	FrameWidthInMinCbMinus1							
		Format:		U10					
		Specifies the width of each decoded	l picture in uni	its of min					
		Value			Name				
		[0-4122]							
		Pro	gramming N	otes					
		The decoded picture width in units of	of luma sampl	les equals					
		• (FrameWidthInMinCbMinus1	+ 1) *						
		• (1 « (log2_min_coding_block_	_size_minus3 +	+ 3))					
2	15	Reserved							
_		Format:		MBZ					
	31:12	Reserved							
		Format:		MBZ					
	11:10								
		Format: U2							
		Specifies the largest allowed PCM coding block size.							
		Value Name							
		3	Reserved						
		2	32x32						
		1	16x16						
		0	8x8						



			HCP_PIC_S	TAT	E			
	9:8	MinPCMSize						
		Format:			U2			
		Specifies the						
			Value		Name			
		3		Reserved				
		2		32x32	32x32			
		1		16x16				
		0						
	7:6	MaxTUSize						
		Format:			U2			
		Specifies the	largest allowed transfo	orm blo	ock size.			
			Value		Name			
		3			32x32			
		2			16x16			
		1			8x8			
		0			4x4			
-	5:4	MinTUSize						
		Format:			U2			
		Specifies the	smallest allowed trans	form b	lock size.			
			Value		Name			
		3			32x32			
		2			16x16			
		1			8x8			
		0			4x4			
-	3:2	CtbSize (LCU	Size)					
		Format:			U2			
		Specifies the	coding tree block size					
		Value	Name		Programming	Notes		
		3	64x64					
		2	32x32					
		1	16x16					
		0	illegal/reserved					
			Dec	) (IF 2 IF 2	ning Notes			
		I CI is restric	ted based on the pictu	_				
-	1.0			ile size				
	1:0	MinCUSize						



		HCP_PIC_S	TAT	Έ					
		Format: U2							
		Specifies the smallest coding block size.							
		Value		Name					
		3		64x64					
		2		32x32					
		1		16x16					
		0		8x8					
3	31:3	Reserved							
		Format:		MB	Z				
	2	InsertTestFlag							
		Format:			U1				
		Value		141	Name				
		Oh	[Defa	ultj					
		1h							
		Pr	ogram	ming Notes					
		CABAC 0 Word Insertion Test Enab	_	_	bit will modify CABAC K				
		equation so that a positive K value		0	2				
		purpose only. In normal usage this							
		Regular equation for generating 'K is set to 0.	value	when CABAC (	word insertion lest enable				
		<pre>K = {[((96 * pic_bin_count()) - (RawMinCUBits * PicSizeInMinCUs *3) + 1023) / 1024] - bytes_in_picture} / 3</pre>							
		Modified equation when CABAC 0 Word Insertion Test Enable bit set to 1.							
		<pre>K = {[((1536 * pic_bin_count + 1023) / 1024] - bytes_in_p</pre>			s * PicSizeInMinCUs *3)				
		Encoder only feature.							
		This bit should be set to 0 in regul	ar PAK	mode.					



			НСР	_PIC_STATE								
	1	CurPiclsl										
		Format:		U1								
		Specifies that the current picture is comprised solely of I slices and that there are or B slices in the picture.										
		Value	Value Name									
		0	Current pict	ure has at least one P or B slice								
				Programming Notes								
			ould be set to	"0". etting ("Current picture is comprised solely of I slices") is								
				ed for hardware optimization only. There is not enough								
				it to "1" correctly.								
	0	ColPicIsI										
		Format:		U1								
		Specifies th	nat the colloca	ated picture is comprised solely of I slices and that there are no								
		P or B slices	in the picture	2.								
		Value		Name								
		0	Collocated p	icture has at least one P or B slice								
				Programming Notes								
		This bit sho	ould be set to									
		Note: The	value of "1" se	etting ("Collocated picture is comprised solely of I slices") is								
				ed for hardware optimization only. There is not enough								
			n to set this b	it to "1" correctly.								
4	31:28	Reserved										
		Format:		MBZ								
	26		ra_smoothing	_enable_flag								
		Format:		U1								
	25	transquant_bypass_enable_flag       Format:   Enable										
		Volue Name Description										
		Value         Name         Description										
		0 Disable cu_transquant_bypass is not supported										
			Enable	cu_transquant_bypass is supported								
	24	Reserved										
		Format:		MBZ								



			HCP_PIC_STATE						
23	amp_er	abled_fl	ag						
	Format	:	Enable						
	Value	Name	Descrip						
	0		Asymmetric motion partitions canno	<u> </u>					
	1	Enable	Support asymmetric motion partition PART_2NxnU, PART_2NxnD, PART_nl						
22			enabled_flag						
	Format	•	Enable	2					
	Value	Name	Descri	ption					
	0	Disable		-					
	1	Enable	transform_skip_flag is supported						
21									
	Format			U1					
	V	alue	Name	Description					
	0		Bottom Field						
	1 Top Field								
			Programming Note	25					
	Must b	e zero fo	r encoder only						
20	FieldPic	:							
	Format	:		U1					
		alue	Name	Description					
	0	aiue	Video Frame	Description					
	1		Video Field						
			video ricid						
			Programming Note	25					
	Must be zero for encoder only.								
19	9 weighted_pred_flag								
	Format: U1								
18	weighte	weighted_bipred_flag							
	Format	:		U1					
17	tiles en	abled_fl	ad						
. /	lines_en		۳ <b>۶</b>						



		НС	CP	PIC_STATE					
	Format:				U1				
	Programming Notes								
	Tiling is n	Tiling is not supported and this bit should be set to 0.							
16		entropy_coding_sync_enabled_flag							
	Format:	<u>y</u> y			U1				
	Not used	in encoder	mo	ode	<u> </u>				
15	Reserved								
15	loop_filter	_across_til	es_	enabled_flag					
	Format:				U1				
14	Reserved								
	Format:			MBZ					
13	sign_data	hiding_fla	g						
	Format:			Enable					
	Value	Name		Descripti	<b>• •</b>				
	0	Disable		Specifies that sign bit hiding is dis					
	1	Enable		Specifies that sign bit hiding is ena					
		LINDIC		specifies that sign bit maing is end					
				<b>Programming Notes</b>					
	Currently	not support	ted	in encoder, so must be set to 0 for	r encoding session.				
12:10	log2_para	llel_merge_	lev	vel_minus2					
	Format:				U3				
	Malaa 🛛			December 1					
	Value         N           [0,4]         Value			Programming No					
				lue of log2_parallel_merge_level_m Log2CtbSizeYCtbLog2SizeY - 2, inc					
	L	5							
				<b>Programming Notes</b>					
	For encod	er, always s	set	to 0 (Intel restriction).					
9	constrained_intra_pred_flag								
	Format:				U1				
8	pcm_loop	_filter_disa	ble	e_flag					
	Format:				U1				
7:6	diff_cu ap	_delta dep	oth	(or named as max dqp depth)					
	<b>pcm_loop</b> Format:			e_flag (or named as max_dqp_depth)	U1 U1				



				HCP	PIC_STATE				
		Format:					U2		
			Due encoursi a chi stata						
		Programming Notes           cu_qp_delta_enabled_flag/max_dqp_depth: 1/0: has cu qp delta. (cu depth <=							
		max_dq	p_deptl		e cu qp delta coded. Only a				
	5	cu_qp_d							
		Format:					U1		
		Value	Name		Descri	ption			
		0	Disable		t allow QP change at CU or	LCU le	vel, the same QP is used . diff_cu_qp_delta_depath =		
		1	Enable		change at CU level. MAX_	DQP_le	evel can be >0.		
	4	pcm_en	abled_f						
		Format:	U1						
	3			/e_offset_	_enabled_flag		1		
		Format:					U1		
	2:0	Reserve							
	24.20	Format:				MBZ			
5	31:30	Reserve Format:				MBZ			
	29.27			a_minus8					
	23.27	Format:					U3		
		to 0. Enc	oder: Su	uports bit	r of bit allow for Luma pixe depths 8, 10 and 12 only. I PAK i.e. the source pixel de	Encode	r: Does not support 10 or 12		
		to PAK b				5000			
		Value	N	lame	D	escript	tion		
		0	luma_						
		1Iuma_9bitOnly HEVC decoder supports 9 bits luma. HEVC encoder does not supports 9 bits luma.2Iuma_10bit							
		3							
		4	luma	_12bit					
	26:24	bit dept	th chro	ma_minu	s8				
	<b>_</b> .								



			HCP_	PIC_STATE					
		Format:			U3				
		set to 0. I Luma. En	This specifies the number of bit allow for Chroma pixels. In 8 bit mode, this must be set to 0. Encoder: Supports bit depths 8, 10 and 12 only. And also it must be same as Luma. Encoder: Does not support 10 or 12 bit Source Pixels and 8bit PAK. i.e. The source pixel depth should be less than or equal to the PAK bit depth.						
		Value							
		0	chroma_8bit						
		1	1 chroma_9bit Only HEVC decoder supports 9 bits chro HEVC encoder does not supports 9 bits						
		2	chroma_10bit						
		3	chroma_11bit						
		4	chroma_12bit						
2	23:20	pcm_san	nple_bit_depth_lu	ıma_minus1					
		Format:			U4				
1	19:16	pcm_san	nple_bit_depth_cl						
		Format:			U4				
1	15:13	max_tra	oth_inter)						
		Format: U3							
		Maximun	n TU split depths f	or inter blocks					
				Programming Not	es				
			•	2 to allow max 2 levels of ent (Intel restriction)	f split. For more	e splitting rely on			
1	12:10	max_transform_hierarchy_depth_intra (or named as tu_max_depth_intra)							
		Format:		U3					
		Maximu	m TU split depth f	or intra blocks.					
				Programming Not					
			For encoder, always set to 2 to allow max 2 levels of split. For more splitting, rely on CU split to match the content (Intel restriction).						
	9:5	pic_cr_q	o_offset						
		Format:			S4				
		Valid range -12 to +12							
	4:0	pic_cb_q	p_offset						
		Format:			S4				
			nge -12 to +12						
6 3	31:30	Reserved	k start st		1407				
-		Format:			MBZ				
	29	Load Slie	ce Pointer Flag						



			HCP_PIC_STATE				
	Forma	t:	Enable				
	LoadBit	LoadBitStreamPointerPerSlice (Encoder-only)					
			ble slice picture and additional header/data insertion before and after				
			e. When this field is set to 0, bitstream pointer is only loaded once for a frame. For subsequent slices in the frame, bitstream data are stitched				
			n a single output data stream. When this field is set to 1, bitstream				
			d for each slice of a frame. Basically bitstream data for different slices of written to different memory locations.				
	Value	Name	Description				
	0	Disable	Load BitStream Pointer only once for the first slice of a frame.				
	1	Enable	Load/reload BitStream Pointer only once for the each slice, reload the start location of the bitstream buffer from the Indirect PAK-BSE Object Data Start Address field.				
		Programming Notes Must be zero for encoder					
28:2		7 Reserved Format: MBZ					
26							
		FrameSzUnderStatusEn - FrameBitRateMinReportMask           Format:         Enable					
	This is	a mask b	it controlling if the condition of frame level bit count is less than				
		itRateMi					
	Value		Description				
	0	Disable	Do not update bit 2 (Frame Bit Count Violate under run) of HCP_IMAGE_STATUS control register. NOTE: This bit MUST BE set to zero for the last BRC pass if SAO first pass also enabled. This will ensure that HW picks up right accumulated deltaQP for SAO sencond pass.				
	1	Enable	Set bit 2 (Frame Bit Count Violate under run) of HCP_IMAGE_STATUS control register if the total frame level bit counter is less than or equal to Frame Bit Rate Minimum limit. HW does not use this bit to set the bit in HCP_IMAGE_STATUS_CONTROL register. It's used pass the bit in HCP_IMAGE_STATUS_MASK register				
	Programming Notes Encoder Only						
25							
	Forma		Enable				
		a mask b itRateMa	it controlling if the condition of frame level bit count exceeds ax.				



			HCF	P_PIC_STATE			
	Value	Name		Description			
	0	Disable	Do not update bit 1 of HCP_IMAGE_STATUS control register. NOTE: This bit MUST BE set to zero for the last BRC pass if SAO first pass also enabled. This will ensure that HW picks up right accumulated deltaQP for SAO sencond pass.				
	1	Enable	1 of HCP_IMAGE_STATUS control register if the total frame t counter is greater than or equal to Frame Bit Rate Maximum es not use this bit to set the bit in IAGE_STATUS_CONTROL register. It's used pass the bit IMAGE_STATUS_MASK register				
				Programming Notes			
	Encode	er Only					
24			usEn - L	CUMaxSizeReportMask			
	Format			Enable			
	This is a mask bit controlling if the condition of any LCU in the frame exceeds LCUMaxSize.						
	Value		Description				
	0	Disable	This bit also en	update bit 0 of HCP_IMAGE_STATUS control register. NOTE: MUST BE set to zero for the last BRC pass if SAO first pass abled. This will ensure that HW picks up right accumulated P for SAO second pass.			
	1	Enable	counte Max siz HW do	0 of HCP_IMAGE_STATUS control register if the total bit r for the current LCU is greater than the LCU Conformance e limit. es not use this bit to set the bit in IAGE_STATUS_CONTROL register.			
		<u> </u>		Programming Notes			
		er Only					
23:17	Reserve Format			MBZ			
16	NonFin	stPassFla	ag				
	Format						
	This signals the current pass is not the first pass. It will imply designate			pass is not the first pass. It will imply designate HW behavior.			
	Valu	e N	ame	Description			
	0	Disa	ble	If it is initial-Pass, this bit is set to 0.			
	1	Enab	ole	For subsequent passes, this bit is set to 1.			



				HCP_PIC_STA	TE			
				Progra	amming N	lotes		
		Encoder Only						
	15:0	LCU Max BitSize Allowed						
		Format: U16						
		conforma encoding	ance. Ho purpos	se.	gram a diff	erent valu	ue from the spec for other	
							set to 1 and also in CU o 1 at the last CU of a LCU	
				Progra	amming N	lotes		
		Encoder	Only					
7	31	FrameBit	rateMa	xUnit				
Programming Notes: Encoder		Format:					U1	
Only				rame Bitrate Maximum	n Limit Uni	ts.		
,		Value		Name		201	Description	
		0		Byte		32byte unit		
		1 Kilo Byte 4kbyte unit					nit	
				Progra	amming N	lotes		
		Encoder	Only					
	30:14	Reserved						
		Format:				MBZ		
		Reserved	for futu	are expansion of the M	lax Rate.			
	13:0	FrameBit	RateMa	ax				
		Format:	<u> </u>			U14		
		This field is the Frame Bitrate Maximum Limit. This field along with FrameBitrateMaxUnit determines maximum allowed bits in a frame before multi-pass gets triggered (when enabled). In other words, multi-pass is triggered when the actual frame byte count exceeds this value.						
		Value	Name		Des	scription		
		0- 512KB		The programmable range is 0-512KB when FrameBitrateMaxUnit is 0.				
		0-64MB		The programmable ra is 1.	ange is 0-6	4Mbyte w	vhen FrameBitrateMaxUnit	
8	31	FrameBit	rateMir	nUnit			1	
		Format:					U1	
		This field	is the F	rame Bitrate Minimum	Limit Unit	ts.		



				H	CP_PIC_STAT	Е			
		Va	lue		Name		Description		
		0			Byte	3	32byte unit		
		1			Kilo Byte	Z	1kbyte unit		
					Program	ming No	otes		
		Encoder (	Dnly						
	30:14	Reserved							
		Format:					MBZ		
					expansion of the Min	Rate.			
	13:0	FrameBit	RateMir	1					
		Format:			<b>D</b> ' <b>A A A A A A A A A A</b>	·			
		This field is the Frame Bitrate Minimum Limit. This field along with FrameBitrateMinUnit determines minimum allowed bits in a frame before multi-pass gets triggered (when enabled). In other words, multi-pass is triggered when the actual frame byte count happen to be below this value.							
		Value	Name						
		0- 512KB	The programmable range is 0-512KB when FrameBitrateMinUnit is						
		0-64MB		The is 1		je is 0-64	1Mbyte when FrameBitrateMinUnit		
					Program	ming No	otes		
		Encoder (	Only						
9	31	Reserved							
		Format:					MBZ		
	30:16	FrameBit	RateMa	xDe	elta				
		Exists If:				//Alway	S		
		Format:				U15			
					elect the slice delta C eBitrateMaxUnit.	QP when	FrameBitRateMax Is exceeded. It		
		Value	Nam	e		De	escription		
		0	[Defa	ult]					
	0-       The Programmable range is 0-1024KB when         1024KB       FrameBitRateMaxUnit is 0.         0-128MB       The Programmable range is 0-128MB when         FrameBitRateMaxUnit is 1.       FrameBitRateMaxUnit is 1.						0-1024KB when		
							0-128MB when		
					Program	ming No	otes		



			Н	CP_PIC_STATE					
		Encoder Only							
	15	Reserved							
		Format:	Format: MBZ						
	14:0	FrameBitR	ateMinDe	Ita					
		Format:			U15				
				•	rameBitRateMin Is exceeded. It				
				eBitrateMinUnit.	antia st e a				
		Value	Name	Des	cription				
		0	[Default]		1024KB				
		0- 1024KB		The Programmable range is 0- FrameBitRateMinUnit is 0.	- TUZ4KB when				
		0-128MB The Programmable range is 0-128MB when FrameBitRateMinUnit is 1.							
				Programming Not	res				
				owing condition: FrameBitRateN lust be true, otherwise it may c					
		Encoder C	nly						
1011	63:0	FrameDelt	aQpMax						
		Format:		FrameDeltaQp					
		Range: [0:	MAX_QP_D	PELTA]					
		Frame level delta QP which should be used in case FrameSize - FrameBitRateMax in the range of ((DeltaQpMaxRange[n] * FrameBitRateMaxDelta»5)), DeltaQpMaxRange[n+1] * FrameBitRateMaxDelta»5)).							
				Programming Not	res				
				axRange is infinity. agnitude, Range: [0:63]					
		Encoder C	0	- • • •					



		F	ICP_PIC_STATE			
1213	63:0	FrameDeltaQpMin				
		Format:	FrameDeltaQp			
		Range: [0:MIN_QP_				
			<pre>P which should be used in case FrameSize - FrameBitRateMin in aQpMinRange[n] * FrameBitRateMinDelta»5)),</pre>			
		<b>J</b>	[n+1] * FrameBitRateMinDelta»5)).			
			Programming Notes			
			MinRange is infinity.			
		5	magnitude Range: [-63:0]			
14.45	62.0	Encoder Only				
1415	63:0	FrameDeltaQpMax Format:	FrameDeltaQpRange			
		FOIMal.	rameDeitaQpKange			
		Range: [0:U8_MAX]				
		Condition: FrameD	eltaQpMaxRange[n] >= FrameDeltaQpMaxRange[n-1]			
			late ranges for Frame level delta QP, specifically Frame level delta			
		QP[n] and Frame le	evel delta QP[n+1].			
			Programming Notes			
		If n == 0, FrameDe	ItaQpMaxRange is zero.			
		Encoder Only				
1617	63:0	FrameDeltaQpMin	Range			
		Format:	FrameDeltaQpRange			
		Range: [0:U8_MAX]				
			eltaQpMinRange[n] > = FrameDeltaQpMinRange[n-1]			
		This field is to calculate ranges for Frame level delta QP, specifically Frame level delta QP[n] and Frame level delta QP[n+1].				
			Programming Notes			
		If n == 0, FrameDe	ItaQpMinRange is zero.			
		Encoder Only				



18	31:30	HCP_PIC_STATE MinFrameSizeUnits						
		Format:		U2				
		This field i	s the Minimum	Frame Size Units				
		Value	Name	D	Description			
		0	4Kb	Minimum Frame Size is i	in 4Kbytes.			
		1	16Kb	Minimum Frame Size is i	in 16Kbytes	5.		
		2	Reserved					
		3	Reserved					
			Programming Notes					
		Encoder Only Reserved						
	29:16							
		Format: MBZ						
	15:0	MinFrame	Size					
		Default Va	alue:			0		
		Format:				U16		
Minimum Frame Size [15:0] (in Word, 16-bit)(Encoder Only) Mininum Frame Size is specified to compensate for intel Rate Control Cu (no need to perform emulation byte insertion) is done only to the end of CABAC_ZERO_WORD insertion (if any) at the last slice of a picture. It is no Intel encoder parameter, not part of DXVA. The caller should always mak value, represented by Mininum Frame Size, is always less than maximum FrameBitRateMax. This field is reserved in Decode mode.					e end of the e. It is needed for CBR. ays make sure that the			
		Programming Notes						
		Programm	nable range is 0.	.(2^16-1) * 2^12 when Min	nFrameSizel	Units is 0. (4KB unit)		
		Programm	nable range is 0.	.(2^16-1) * 2^14 when Min	nFrameSizel	Units is 1. (16KB unit)		
		Encoder C	Inly					



# HCP\_PIPE\_MODE\_SELECT

		HCP_PIF	PE_MC	DE_SELEC	CT			
Source:		VideoCS						
Length E	Bias:	2						
	The HCP is selected with the <b>Media Instruction Opcode "7h"</b> for all HCP Commands. Each HCP command has assigned a media instruction command as defined in DWord 0, BitField 22:16.							
decode stream The HC normall basis.	The workload for the HCP is based upon a single frame decode. There are no states saved between frame decodes in the HCP. Once the bit stream DMA is configured with the HCP_BSD_OBJECT command, and the bit stream is presented to the HCP, the frame decode will begin. The HCP_PIPE_MODE_SELECT command is responsible for general pipeline level configuration that would normally be set once for a single stream encode or decode and would not be modified on a frame workload basis. This is a picture level state command and is shared by both encoding and decoding processes.							
DWord	Bit			Description				
0	31:29	Command Type						
		Default Value:	3h PAR	ALLEL_VIDEO_P	IPE			
		Format:	OpCod	e				
	28:27	Pipeline Type						
		Default Value:			2h			
		Format:			ОрСо	ode		
	26:23	Media Instruction Opcode						
		Default Value:	7h Co	odec/Engine Nar	me			
		Format:	OpCo	ode				
		Codec/Engine Name = HCP = 7h	۱					
	22:16	Media Instruction Command						
		Default Value:	0h HCP_I	PIPE_MODE_SEL	ECT			
		Format:	OpCode					
	15:12	Reserved				1		
		Format:			MBZ			
	11:0	DWord Length						
		Format:				=n		
		(Excludes Dwords 0, 1).						
	Value Name							
		4h		Value_4				
1	31:24	Reserved						
	23	Reserved						
		Format:			MBZ			



			HC	P_PIPE_MODE	_SELE	СТ		
22:2	0 Reserv	ved						
	Forma	at:				MBZ		
19:1	8 Reserv	ved						
	Forma	at:				MBZ		
17	RESER	VED						
	Forma	at:				MBZ		
16:1	3 Reserv	ved					1	
	Forma	at:				MBZ		
12	Reserv	ved					l	
	Forma	at:				MBZ		
11	Reserv	ved					l	
	Forma	at:				MBZ		
10	Reserv	ved					l	
9	Reserv	ved						
8	Reserv	ved						
7:5	Codec	Standar	d Select					
			Valu	le		Name		
	0				HEVC			
4	Reserv							
		t is reserv en the two		-	_MODE_SE	LECT. Making sure there is no overlap		
3		atus/Erro						
	Forma				Enable	2		
			r					
	Value	Name			Descrip	otion		
	0	Disable	Disable	status/error reporting				
	1	Enable				per picture. The Pic Status/Error		
				3		us/error status bits are packed into one		
				ne and written to the St PE BUF ADDR STATE co				
2	Peser	HCP_PIPE_BUF_ADDR_STATE command. Must be zero for encoder mode.						
1	-	Reserved Deblocker Streamout Enable						
	Forma				Enable	2		
		eblocker Streamout Enable not currently supported for Encode or Decode						
	Val		Name			scription	l	
	0	Disa	able	Disable deblocker-onl	y paramet	er streamout		
	1	Ena	ble	Enable deblocker-only	/ paramete	er streamout	l	
	-						2	



			HCP_PIPE_MO	DE_SE	ELECT					
	0	Codec Select								
		Format:		U1						
			Value		Name					
		0		Decode						
		1		Encode						
2	31:0	Media Soft-Re	set Counter (per 1000 cloc	ks)						
		Format:			U32					
			•		number of clocks (per 1000) of GAC inactivit HuC. If counter value is set to 0, the media	y				
			re is disabled and no reset w							
				to 0 to di	disable media soft reset. This feature is not					
		supported for t	Ne encoder.		Name					
			value	Disable						
		0		Disable						
3	31:0	Pic Status/Erro	or Report ID							
		Format:		U32						
			Error Report ID is a unique 3 put. Must be zero for encod		signed integer assigned to each picture					
		Value	Name	er moue.	Description					
		0	32-bit unsigned		Unique ID Number	_				
	1 Reserved									
			Reserved							
			Progr	amming	J Notes					
			Software must program different Status/Error Buffer addresses between pictures; otherwise the hardware might overwrite previously written data.							



# HCP\_SLICE\_STATE

		HCP_S	LICE_S	HCP_SLICE_STATE							
Source:		VideoCS									
Length E	Bias:	2									
The HC	P is sele	ected with the <b>Media Instruction Op</b>	code "7h"	for all HCF	, Comm	ands. Each HCP command has					
	assigned a media instruction command as defined in DWord 0, BitField 22:16.										
This is a slice level command used in both encoding and decoding processes. For decoder, it is issued with the											
	HCP_BSD_OBJECT command.										
DWord			Desc	ription							
0	31:29	Command Type									
			3h PARALLE	L_VIDEO_P	PIPE						
		Format:	DpCode								
	28:27	Pipeline Type			-						
		Default Value:			2h						
		Format:			ОрСо	de					
	26:23	Media Instruction Opcode	-								
		Default Value:	7h Codec/	'Engine Na	me						
		Format:	OpCode								
		Codec/Engine Name = HCP = 7h									
	22:16	Media Instruction Command									
		Default Value:	14h HCP	_SLICE_STA	ATE						
		Format:	OpCode								
	15:12	Reserved									
		Format:			MBZ						
	11:0	Dword Length									
		Format:				=n					
		(Excludes Dwords 0, 1).									
		Value				Name					
		7h									
1	31:25	Reserved									
		Format:			MBZ						
	24:16	SliceStartCtbY or (slice_start_lcu_y	encoder)								
		Format:				U9					
		Specifies the starting row address of	f the first co	oding tree l	block in	the current slice.					
	15:9	Reserved									
		Format:			MBZ						



		HCP_SLICE_S	ТАТЕ						
	8:0	SliceStartCtbX or (slice_start_lcu_x encoder)							
		Format:	U9						
		Specifies the starting column address of the first	st coding tree block in the current slice.						
2	31:25	5 Reserved							
		Format:	MBZ						
	24:16	NextSliceStartCtbY or (next_slice_start_lcu_y	encoder)						
		Format:	U9						
		Specifies the starting row address of the first coding tree block in the next slice. Must be set to zero when the current slice is the last slice of a picture. For the single slice per frame case, the only slice is also the last slice, so this parameter should be set to a number larger than the frame height (at least +1).							
	15	Reserved							
	14:9	Reserved							
		Format:	MBZ						
	8:0	NextSliceStartCtbX or (next_slice_start_lcu_x encoder)							
		Format:	U9						
			t coding tree block in the next slice. Must be set						
	21.26	only slice is also the last slice, so this parameter width (at least +1).	a picture. For the single slice per frame case, the should be set to a number larger than the frame						
3	31:26	only slice is also the last slice, so this parameter width (at least +1). <b>Reserved</b>	a picture. For the single slice per frame case, the should be set to a number larger than the frame						
3		only slice is also the last slice, so this parameter width (at least +1). Reserved Format:	a picture. For the single slice per frame case, the						
3	31:26	only slice is also the last slice, so this parameter width (at least +1). <b>Reserved</b> Format: <b>Reserved</b>	a picture. For the single slice per frame case, the should be set to a number larger than the frame MBZ						
3	25	only slice is also the last slice, so this parameter width (at least +1). <b>Reserved</b> Format: <b>Reserved</b> Format:	a picture. For the single slice per frame case, the should be set to a number larger than the frame						
3		only slice is also the last slice, so this parameter width (at least +1). <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b>	a picture. For the single slice per frame case, the should be set to a number larger than the frame         MBZ         MBZ						
3	25	only slice is also the last slice, so this parameter width (at least +1). <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Format:	a picture. For the single slice per frame case, the should be set to a number larger than the frame MBZ						
3	25	only slice is also the last slice, so this parameter width (at least +1). <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b>	a picture. For the single slice per frame case, the should be set to a number larger than the frame MBZ MBZ MBZ						
3	25 24 23	only slice is also the last slice, so this parameter width (at least +1). <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Format:	a picture. For the single slice per frame case, the should be set to a number larger than the frame         MBZ         MBZ						
3	25 24 23 22	only slice is also the last slice, so this parameter width (at least +1). Reserved Format: Reserved Format: Reserved Format: Reserved Format: Reserved Format: Reserved	a picture. For the single slice per frame case, the should be set to a number larger than the frame MBZ MBZ MBZ						
3	25 24 23	only slice is also the last slice, so this parameter width (at least +1). <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> <b>Solution</b>	a picture. For the single slice per frame case, the should be set to a number larger than the frame         MBZ         MBZ         MBZ         MBZ						
3	25 24 23 22	only slice is also the last slice, so this parameter width (at least +1). Reserved Format: Reserved Format: Reserved Format: Reserved Format: Reserved Format: Reserved	a picture. For the single slice per frame case, the should be set to a number larger than the frame MBZ MBZ MBZ						
3	25 24 23 22	only slice is also the last slice, so this parameter width (at least +1). <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> <b>Slice_cr_qp_offset</b> Format:	a picture. For the single slice per frame case, the should be set to a number larger than the frame MBZ MBZ MBZ S4						
3	25 24 23 22	only slice is also the last slice, so this parameter width (at least +1). <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> <b>Solution</b>	a picture. For the single slice per frame case, the should be set to a number larger than the frame MBZ MBZ MBZ S4 cr qp offset must be provided separately.						
3	25 24 23 22	only slice is also the last slice, so this parameter width (at least +1). <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> <b>Format:</b> <b>Reserved</b> <b>Format:</b> <b>Reserved</b> <b>Slice_cr_qp_offset</b> Format: For deblocking purpose, the pic and slice level	a picture. For the single slice per frame case, the should be set to a number larger than the frame MBZ MBZ MBZ S4 cr qp offset must be provided separately.						
3	25 24 23 22	only slice is also the last slice, so this parameter width (at least +1). <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Format: <b>Reserved</b> Slice_cr_qp_offset Format: For deblocking purpose, the pic and slice level PAK needs to perform final_chroma_cr_qp_offs	a picture. For the single slice per frame case, the should be set to a number larger than the frame         MBZ         MBZ         MBZ         MBZ         S4         cr qp offset must be provided separately.         et = pic_cr_qp_offset + slice_cr_qp_offset.						



	HCP_SLICE_S	TATE			
	16h	-10			
	17h	-9			
	18h	-8			
	19h	-7			
	1Ah	-6			
	1Bh	-5			
	1Ch	-4			
	1Dh	-3			
	1Eh	-2			
	1Fh	-1			
	Oh	0			
	1h	1			
	2h	2			
	3h	3			
	4h	4			
	5h	5			
	6h	6			
	7h	7			
	8h	8			
	9h	9			
	0Ah	10			
	OBh	11			
	0Ch	12			
		ming Notes			
	The valid value is from -12 to 12 (or 14h to 0Ch	n).			
16:12	slice_cb_qp_offset				
	Format:	S4			
	For deblocking purpose, the pic and slice level cb qp offset must be provided separately.				
	PAK needs to perform final_chroma_cb_qp_offs				
	Value	Name			
	14h	-12			
	15h	-11			



	HCP_SLICE_S	TATE			
	17h	-9			
	18h	-8			
	19h	-7			
	1Ah	-6			
	1Bh	-5			
	1Ch	-4			
	1Dh	-3			
	1Eh	-2			
	1Fh	-1			
	0h	0			
	1h	1			
	2h	2			
	3h	3			
	4h	4			
	5h	5			
	6h	6			
	7h	7			
	8h	8			
	9h	9			
	0Ah	10			
	0Bh	11			
	0Ch	12			
	Program	ming Notes			
	The valid value is from -12 to 12 (or 14h to 0Ch	ו).			
11:6	SliceQp				
	Format:	U6			
	Specifies the initial absolute value of QPy quantization parameter for the slice as defined in the Slice Header Semantics section of the HEVC standard. This signifies only the magnitude of SliceQp. In 8 bit, SliceQp only goes from 0 to 51. But in 10 bit, it needs to go from -12 to 51. There is a sign bit specifies at bit [3] below.				
5	slice_temporal_mvp_enable_flag				
	Format:	U1			
	Program	ming Notes			
	Must be same for all the slices within a frame in				



			H	CP_SLICE_S	TATE			
	4	dependent_slice_	flag					
		Format:				U1		
		Decoder only.						
	3	SliceQp Sign Flag						
		Format:			U1			
		This specifes the s	ign bit of S	liceQp. This is add	led for HEVC 10 b	bit. For 8 bit, SliceQp goes from		
		0 to 51 so this bit for negative value		zero. In 10 bit, Slic	eQp goes from - 7	12 to 51 and this bit can be set		
	2	LastSliceofPic						
		Format:				U1		
		This indicates the	current slie	ce is the very last sl	ice of the current	t picture		
		Value		¥	Name			
		0	Not the la	st slice of the pictu	ire			
		1		of the picture				
	1:0	slice_type						
		Format: U2						
		Value			Name			
		0		B-slice				
		1 P-slice						
		2 I-slice						
		3 Illegal/Reserved						
4	31:29	Reserved						
		Format:			MBZ			
	28:26	<u>CollocatedRefID</u>	ĸ					
		Format:				U3		
		Collocated Motion Vector Temporal Buffer Index.						
	25:23	MaxMergeIDX						
		Format:				U3		
		MaxNumMergeC	and = 5 - fi	ive_minus_max_nur	m_merge_cand -1			
			Value		Name			
		0			0			
		1			1			
		2			2			
		3			3			
		4			4			



	HCP_SLICE_STATE				
	Programming Not	es			
	The valid value is from 0 to 4 (MaxNumMergeCand = 5 - five_minus_max_num_merge	_cand -1)			
22	cabac_init_flag				
	Format:	ι	J1		
21:19	luma_log2_weight_denom				
	Format:	ι	J3		
18:16	ChromaLog2WeightDenom				
	Format:	ι	J3		
15	collocated_from_I0_flag				
	Format:	ι	J1		
14	isLowDelay				
	Format:	ι	J1		
	If the POCs of all pictures in both lists are less than the cozero.	urrent POC	, then set to one, else set to		
13	mvd_l1_zero_flag				
	Format:	l	J1		
	Decoder only.				
12	slice_sao_luma_flag				
	Format:	ι	J1		
11	slice_sao_chroma_flag				
	Format:	l	J1		
10	slice_loop_filter_across_slices_enabled_flag				
	Format:	ι	J1		
9	Reserved				
	Format:	MBZ			
8:5	slice_beta_offset_div2 or (final Beta_Offset_div2 Encod	ler)			
	Format:		S3		
	Deblocking filter beta offset. Specified in 2's comp.				
	Value		Name		
	[1101b,0011b]	[-:	3,3]		
	Programming Notes				
	Valid only in encoder mode				
4:1	slice_tc_offset_div2 or (final tc_offset_div2 Encoder)				
	Format:		S3		



		н	CP_SLICE_STATE						
		Deblocking filter tc offset. Sp	pecified in 2's comp.						
			Name						
		[1101b,0011b]		[-3,3]					
			Programming Notes						
		Valid only in encoder mode							
	0	slice_header_disable_deblo	cking_filter_flag						
		Format:		U1					
5	31:16	Reserved		1					
		Format:	MBZ						
	15:0	SliceHeaderLength							
		Format:	U1	6					
		Decoder only.							
		, ,	s of the slice header including the st	art codo. The starting byte of					
			ream buffer is indicated by the Indi						
		HCP_BSD_OBJECT command	er in the same bit stream buffer						
		is indicated by the last byte	prior to the slice data (CABAC).						
6	31:30	31:30 Reserved							
		Format:	MBZ						
	29:26	RoundInter							
		Format: U4							
		Malaa							
		Value	Nan	ne					
		Oh 11	+1/32						
		1h	+2/32						
		2h	+3/32						
		3h	+4/32						
		4h	+5/32 [Default]						
		5h	+6/32						
		6h	+7/32						
		7h	+8/32						
		8h	+9/32						
		9h	+10/32						
		Ah	+11/32						
		Bh	+12/32						
		Ch	+13/32						



		HCP_SLICE_S		
	Dh	+14/32		
	Eh	+15/32		
	Fh	+16/32		
		Program	ning Notes	
	Encoder only feature	riogram		
25:24				
	Format:		MBZ	
23:20	RoundIntra		<u>_</u>	
	Format:		U4	
	Value		Name	
	Oh	+1/32		
	1h	+2/32		
	2h	+3/32		
	3h	+4/32		
	4h	+5/32 [Default]		
	5h	+6/32		
	6h	+7/32		
	7h	+8/32		
	8h	+9/32		
	9h	+10/32		
	Ah	+11/32		
	Bh	+12/32		
	Ch	+13/32		
	Dh	+14/32		
	Eh	+15/32		
	Fh	+16/32		
		Program	ning Notes	
	Encoder only feature			
19:0	Reserved Format:		MBZ	
	i ornac.			
31:11	Reserved			



				HCP_SLICE_STATE		
	10	Header	Inserti	on Enable		
		Format: U1				
		Must be followed by the PAK Insertion Object Command to perform the actual insertion.				
		Value	Name	Descrip	tion	
		0		No header insertion into the output bitstree encoded bits.	eam buffer, before the current slice	
		1		Header insertion into the output bitstream current slice encoded bits.	buffer is present, and is before the	
				Programming Note	9 <b>5</b>	
			e alway er Only f	s enabled. eature		
	9	SliceDa	ita Enab	le		
		Format	t:		U1	
		Must always be enabled. Encoder only feature.				
		Value	Name	Descrip	tion	
		0		No operation; no insertion.		
		1		Slice Data insertion by PAK Object Comma	ands into the output bitstream buffer.	
	8	Tail Ins	ertion E	nable		
		Format	t:		U1	
		Must b	e follow	ed by the PAK Insertion Object Command	to perform the actual insertion.	
		Value	Name	Descrip	tion	
		0		No tail insertion into the output bitstream bits.	buffer, after the current slice encoded	
		1		Tail insertion into the output bitstream but slice encoded bits.	ffer is present, and is after the current	
		Programming Notes				
		Tail Insertion is allowed only at the end of last slice or last tile of a frame but not in the middle of frame. Also, no multiple tail insertions are allowed. Applies to all projects starting from SNB+ Encoder only feature				
	7:3	Reserve				
	1.5	Format			MBZ	



				н	CP_SLICE_STATE					
	2	EmulationByteSliceInsertEnable								
		Format: U1								
		To hav	e PAK o	utputting SO	DB or EBSP to the output bit	stream buffer.				
			Valu	ie		Name				
		0			outputting RBSP					
		1			outputting EBSP					
					Programming No	tes				
		Encode	er Only f	eature						
	1	CabacZ	eroWo	dInsertionE	nable					
		Format	t:			U1				
		To pad	the end	l of a SliceLay	er RBSP to meet the encode	ed size requirement.				
		Value	Name		Descri	iption				
		0		No Cabac_Ze	ero_Word Insertion.					
		1		Allow internal Cabac_Zero_Word generation and append to the end of RBSP (effectively can be used as an indicator for last slice of a picture, if the assumption is only the last slice of a picture needs to insert CABAC_ZERO_WORDs).						
		Programming Notes								
		Encoder Only feature								
	0	Reserved								
		Format	t:		MBZ					
8	31:29	Reserve	ed							
		Format	t:			MBZ				
	28:6	Indirec	t PAK-B	SE Data Star	rt Offset (Write)					
		Format	t:			U23				
		This field specifies the memory starting address (offset) to write out the compressed bitstream data from the BSE processing. This pointer is relative to the HCP PAK-BSE Object Base Address It is a cacheline-aligned address for the HEVC bitstream data.								
		For Write, there is no need to have a data length field. It is assumed the global memory upper bound check specified in the IND_OBJ_BASE_ADDRESS command (Indirect PAK-BSE Object Access Upper Bound) will take care of any illegal write access.								
				Val	ue	Name				
		0-512	ЛB	Val						
		Value     Name       0-512MB								



HCP_SLICE_STATE					
	Programming Note	s			
Must be zero.					
	Encoder Only feature				
5:0 Reserved					
	Format:	MBZ			



# HCP\_SURFACE\_STATE

		HCP_SU	RFACE	STATE			
Source:		VideoCS					
Length B	Bias:	2					
	The HCP is selected with the <b>Media Instruction Opcode "7h"</b> for all HCP Commands. Each HCP command has assigned a media instruction command as defined in DWord 0, BitField 22:16.						
chroma	compo		_				
Note : C	Dnly NV	e level state command and is shared /12 and Tile Y are being supported fo et must be set to 0; U and V Yoffset n	or HEVC. He	nce full pitch	n and interleaved UV is always in use.		
		BD engine and of the MFX pipeline.		inter ungried			
DWord	Bit		Desc	ription			
0	31:29	Command Type					
		Default Value:	3h PARALLE	L_VIDEO_PI	PE		
		Format:	OpCode				
	28:27	Pipeline Type					
		Default Value:			2h		
		Format:			OpCode		
	26:23	Media Instruction Opcode					
		Default Value:		Engine Nam	ne		
		Format:	OpCode				
		5	Codec/Engine Name = HCP = 7h				
	22:16	Media Instruction Command	rr				
		Default Value:		RFACE_STAT	IE		
	15.10	Format:	OpCode				
	15:12	Reserved					
	11.0	Format:			MBZ		
	11:0	Dword Length Format:			=n		
		(Excludes Dwords 0, 1).					
		Value			Name		
		1h					
1	31:28	Surface Id					
		Format:			U4		
		Value Na	me		Description		



	HCP_SURFACE_STATE							
		0h	HEVC: For current of	lecoded Picture	8	3-bit uncompressed data		
		1h	Source Input Picture (encoder)		8	3-bit uncompressed data		
		2h	Reserved					
		3h	Reserved					
		4h	Reserved					
	27:17	Reserved						
		Format:			MB	3Z		
	16:0	Surface P	itch Minus1					
		Format:		l	U17-1			
		This field	specifies the surface	pitch in (#Bytes - 1).				
				Programming N	lotes			
		Data Forr The range	nats section for the o e in bytes is [2 <sup>cu</sup> -1, 1]	, the range is dependent definition of the Cu para 31071] -> [(2 <sup>cu</sup> )B, 128KB] pitch in (#Bytes - 1)	meter d			
		Pitch for of multiple of	Chroma is set, this fi	eld must be a multiple o surfaces.For Y-tiled surfa	of two tile	th (i.e.128 bytes aligned). If Half e widths for tiled surfaces, or a nge = [127, 131071] to		
2	31:28	Surface F	ormat					
		Format:				U4		
		Specifies t	he format of the sur	face.				
			Value		N	lame		
		0h-2h		Reserved				
		4h		PLANAR_420_8				
		5h-Ch		Reserved				
		Dh		P010				
		Fh		Reserved				
	27:15	Reserved						
		Format: MBZ						
	14:0	Y Offset for U(Cb) in pixel						
		Format:		5_Pixel_Row_Offset				
		of the U(C		leaved UV plane if <b>Inter</b> l		<b>Base Address</b> to the start (origin) <b>hroma</b> is enabled. This field is only		
				Programming N	lotes			
		The follow	ving restrictions are	applicable when Memor		ression is enabled.		



 HCP_SURFACE_STATE
<ul> <li>For PLANAR_420 surface formats, the alignment of this field follows the tile mode described in bits 14:13 of the Memory Address Attributes table.</li> <li>TileY (legacy 4k) - 8 pixel aligned</li> <li>TileYF (New 4k) - 64 pixel aligned</li> <li>TileYS (64k) - 256 pixel aligned</li> </ul>
When Memory compression is not enabled, This field should be multiple of 8 pixels.



## HUC\_PIPE\_MODE\_SELECT

		HUC_PIF	PE_I	MODE	_SELEC	Т			
Source:		VideoCS							
Length E	Length Bias: 2								
		ected with the Media Instruction ( dia instruction command as define	•			ommands. Each HUC command has :16.			
		_MODE_SELECT command is respo t once for a single stream decode							
DWord	Bit			Descr	iption				
0	31:29	Command Type							
		Default Value:	3h	PARALLE	L_VIDEO_PI	PE			
		Format:	Op	oCode					
	28:27	Pipeline Type							
		Default Value:				2h			
		Format:				OpCode			
	26:23	Media Instruction Opcode							
		Default Value:	E	Bh Codec/Engine Name					
		Format:	OpCode						
		Codec/Engine Name = HUP = Bh							
	22:16	Media Instruction Command							
		Default Value:	0h HUC_PIPE_MODE_SELECT						
		Format:	OpCode						
	15:12	Reserved			h				
		Format:				MBZ			
	11:0	DWord Length							
		Format:				=n			
		(Excludes Dwords 0, 1).							
		Value				Name			
		1h							
1	31:24	Reserved							
	23:11	Reserved							
		Format:				MBZ			
	10	<b>HUC Stream Object Enable</b> This indicates that HUC Stream Object command is going to be programmed. This bit should be set to "1" if HUC_STREAM_OBJECT command is going to be programmed. If this bit is not set, HUC_STREAM_OBJECT should not be programmed in the current operation. This bit is only used by hardware to prepare for bitstream processing.							



			HUC_PIPE_MO	DE_SELE	СТ		
	9:5	Reserved					
		Format:			MBZ		
	4	Indirect Stream O	ut Enable				
		Format:		Enable			
		Enables the bitstre HuC Indirect Strear	emory buffer is addressed through the				
		Value		Na	me		
		0h	Disable Indirect Stream	Out			
		1h	Enable Indirect Stream (	Out			
	3:0	Reserved					
		Format:		MBZ			
2	31:0	Media Soft-Reset Counter (per 1000 clocks)					
		Format:			U32		
		In decoder modes, this counter value specifies the number of clocks (per 1000) of GAC inactiv before a media soft-reset is applied to the HCP and HuC. If counter value is set to 0, the media soft-reset feature is disabled and no reset will occur. In encoder modes, this counter must be set to 0 to disable media soft reset. This feature is not supported for the encoder.					
			Value		Name		
		0		Disable			
3	31:0	<b>Reserved</b> This field is intention	onally left blank to match	the format of	HCP_PIPE_MODE_SELECT.		
4	31:0	Reserved					
5	31:0	Reserved					



# HUC\_STREAM\_OBJECT

		HUC_S1	REAM_	OBJECT			
Source:	Source: VideoCS						
Length B	Bias:	2					
The HUC is selected with the Media Instruction Opcode "Bh" for all HUC Commands. Each HUC command has a defined in DWord 0, BitField 22:16.							
Object k	base Ac	AM_OBJECT command is used to c Idress and the length of the bit stre ct addressing.					
DWord	Bit		Desc	ription			
0	31:29	Command Type					
		Default Value:	3h PARALLE	L_VIDEO_PIPE			
		Format:	OpCode				
	28:27	Pipeline Type					
		Default Value:		2h			
		Format:		C	OpCode		
	26:23	Media Instruction Opcode					
		Default Value:	Bh Codec,	/Engine Name			
		Format:	OpCode				
		Codec/Engine Name = HUC = Bh					
	22:16	Media Instruction Command	ŀ				
		Default Value:		REAM_OBJECT	-		
		Format:	OpCode				
	15:12	Reserved					
		Format:		ME	3Z		
	11:0	Dword Length					
		Format:			=n		
		(Excludes Dwords 0, 1).					
		Value			Name		
		3h					



		HU	C_STREAM_OBJEC	Т					
1	31:0	Indirect Stream In Data L	ength						
		Format: U32							
		Specifies the length in bytes of the bit stream input data.							
		Value	Name	Description					
		[0,268435455]	Data_Length_with_28_bits_on	Valid range is only from 0 to 268435455, which is corresponding to lower 28 bits. This restriction is for old project which only use 28 bits data length.					
		[268435456,2147483547]	Data_Length_beyond_28_bits	This is an added valid range when the bit length is extended from 28 bits to 32 bits. This is added to support 16k x 16k picture size bitstream.					
2	31	Reserved							
	30:29	Reserved							
		Format:		MBZ					
	28:0	Indirect Stream In Start Address							
		Format: U29							
		Specifies the byte-aligned graphics memory starting address of the input bit stream relative to the <b>HUC Indirect Stream In ObjectBase Address [31:12]</b> .							
3	31:29	Reserved							
		Format:		MBZ					
	28:0	Indirect Stream Out Star	Address						
		Format:		U29					
		Specifies the byte-aligned graphics memory starting address of the output bit stream relative to the <b>HUC Indirect Stream Out ObjectBase Address [31:12]</b> .							
4	31:30	Reserved							
		Format:		MBZ					
	29	HuC Bitstream Enable							
		Format: Enable							
		Enables the bitstream to b	e sent to the HuC						
		Value		Name					
		0h	Disable						
		1h	Enable						



28:27	DRMLengthMode							
	Format	t:		U2				
	Value		lame	Description				
	00b		ode Mode	itops on a start code				
	01b	Length		tops after a number of bytes are reached in the length counte				
	10b 11b	Reserve Reserve						
26	_ <b>I</b>		eu					
26 25	Reserve		ontion But	Pomoval				
25	Emulation Prevention Byt Format:			Enable				
	ronna							
	Value	Name		Description				
	0	Disable	Bypass Emulation Prevention Byte Removal.					
	1	Enable	Emulation prevention bytes will be removed after the start code search engi					
24	Start Code Search Engine							
	Format: Enable							
	Value	Name		Description				
	0		Bypass Sta	Code Search Engine				
	1	Enable		start code search engine to stop on every third byte start code				
				tart Code Byte [2:0] defined in this DWord.				
23:16	Start Code Byte [2]							
	Format	t:		U8				
	Third b	yte of th	e start code					
15:8	Start Code Byte [1]							
	Format: U8							
	Second byte of the start code							
7.0	Start Code Byte [0]							
7:0	Start Co Format		e [0]	U8				





### MEDIA\_OBJECT\_GRPID

2

### MEDIA\_OBJECT\_GRPID

Source: RenderCS

Length Bias:

The MEDIA\_OBJECT\_GRPID command is a variation of MEDIA\_OBJECT which includes a group id which is used to allocate and track Barriers and Shared Local Memory. The Interface Descriptor is used to specify how much SLM is needed and how many threads will be reporting to the Barrier. All MEDIA\_OBJECT\_GRPIDs with the same group id should have the same interface descriptor and be dispatched to the same Tslice – the dispatcher will ensure this if Force Destination = 0, but software must ensure this if Force Destination = 1. Software should also ensure that all the threads needed for the Barrier will fit into a Tslice, or the Barrier will never be satisfied. Either SLM or a barrier must be used with MEDIA\_OBJECT\_GRPID, if neither is needed then a MEDIA\_OBJECT must be used instead.

MEDIA\_OBJECT\_GRPID supports the GPGPU version of payload delivery – either indirect or CURBE can be split between the threads in a group (per-thread payload), as well as a section which is sent to all threads (crossthread payload). See the GPGPU payload section. For indirect, the same pointer must be sent with all the commands associated with the thread group for payload splitting to work properly. Inline data is not split, but the payload attached to each command is sent with that thread. Only one of inline, indirect, or CURBE is allowed, but at least one form of payload must be sent.

MEDIA\_STATE\_FLUSH with the watermark bit must be placed between groups created by MEDIA\_OBJECT\_GRPID. The Interface Descriptor associated with the watermark must match the Interface Descriptor used for the following group.

DWord	Bit			Descriptio	on			
0	31:29	Command Type						
		Default Value:			3h	GFXPIPE		
		Format:			Ор	Code		
	28:27	Media Command Pipeline						
		Default Value:				2h Media		
		Format:			OpCode			
	26:24	Media Command Opcode						
		Default Value: 1h		1h MEDIA_OBJECT_GRPID				
		Format:	OpCode					
	23:16	Media Command Sub-Opcode						
		Default Value:	6h MEDIA_OBJECT_GRPID SubOp					
		Format:	OpCod	Code				
	15:0	DWord Length						
		Default Value:		5h DWORD_COUNT_n				
		Format: =n Total Length - 2			2			
		Excludes DWords 0,1						
		<b>Generic Mode:</b> DWord Length = N+5, where N is in the range of [0,504]. The maximum is 504 DW (equivalent to 63 8-DW registers).						



			N	IEDIA_OBJECT	_GRPID				
		When both inline and indirect data are fetched for this command, the total size in 8-DW registers must be less than 112 (with both inline data length N and indirect data length rounded up to 8-DW aligned individually). The minimal inline data length is 0.							
1	31:8	Reserved							
	7:6	Reserved							
		Format:			MBZ				
	5:0	Interface D	Descriptor O	ffset					
		Format:			U6				
		descriptor	which will be		descriptor base pointer to the interface				
			Val		Name				
		[0,30]							
2	31:25	Reserved							
		Format: MBZ							
	24	Reserved							
	23	End of Thread Group							
			•	nis dispatch is the last fo	r the current thread group.				
	22	Force Destination							
		Description							
		If set, bits 20:17 are used to determine the destination of this dispatch, if clear the destination will be chosen based on load.							
		group usir between 2	ng either barr pools. If nei	iers or SLM for subslice ther barriers nor SLM ar	Js with BXT-A, the size of the maximum thread 1 is 18 rather than 36, since subslice 1 is split e used then the normal thread group size of 36 read can be forced to either subslice.				
	21	Only when	pecifies whet this field is se	et, the scoreboard contro	ed with this command uses hardware scoreboard. ol fields in the VFE Dword are valid. If this field is nd bypasses hardware scoreboard.				
		Va	alue		Name				
		0		Not using scoreboard					
		1 Using scoreboard							
:	20:19	This bit alc	5		ect determines the slice that this thread must be product only has 1 slice.				
		Value	Name		Description				
		00b	Slice 0						



			M		BJECT_GF	RND			
		01b	Slice 1	Cannot b	e used in produc	used in products without a Slice 1.			
		10b	Slice 2	Cannot b	e used in produc	cts without a	thout a Slice 2.		
		11b	Reserved						
	18:17		Destination Sel						
		This field	selects the Subs Value	Slice that th	is thread must b	0	ored if Force Destination = 0 ame		
		11b	value		Subslice3	IN	ame		
		10b			Subslices				
		01b			SubSlice 2				
		01b 00b			SubSlice 1				
					SubSlice 0				
	16:0		Data Length						
		Format:			U17 In bytes	data Avalva			
			•	5			e zero indicates that indirect Idress field is ignored. This field		
			-	•	•		ddress. It must be DQWord		
		-	-		irect data are sent directly to URB, range is limited to(URB Entry				
			n Size)*(Number		ries) in the MEDI	A_VFE_STATE	command.		
3	31:0	Indirect Data Start Address							
		Format: GraphicsAddress[31:0]							
		Description							
		This field specifies the Graphics Memory starting address of the data to be loaded into the							
		kernel for processing. This pointer is relative to the Indirect Object Base Address.							
		Hardware ignores this field if indirect data is not present.							
		Alignment of this address depends on the mode of operation. It is the 64-byte aligned address of the indirect data.							
		It is the b	54-byte aligned a	address of t	he indirect data.				
			Value		Name		Description		
		[0-512M				Bits 31:29 M	-		
4	31:25	Reserved	l	<b>L</b>					
		Format:				MBZ			
	24:16	Scoreboa	ard Y						
		Format:					U9		
		This field	provides the Y	term of the	scoreboard valu	e of the curre	ent thread.		
	15:9	Reserved							
				MBZ					



		MEDIA_OBJECT	_GRPII	D					
	8:0	Scoreboard X							
		Format:			U9				
		This field provides the X term of the scoreboard	d value of t	he curre	nt thread.				
5	31:20	Reserved							
		Format:		MBZ					
	19:16	Scoreboard Color							
		Format:			U4				
		This field specifies which dependency color the current thread belongs to. It affects the dependency scoreboard control.							
	15:8	Reserved							
		Format:		MBZ					
	7:0	Scoreboard Mask							
		Format:	Boolean						
		Each bit indicates the corresponding depender AND'd with the corresponding Scoreboard Mas <b>Bit n (for n = 07):</b> Scoreboard n is dependen	k field in th	e MEDIA	A_VFE_STATE command.				
6	31:0								
7n	31:0	<b>Inline Data</b> The format of this data is specified by software passes it to the kernel for processing. The total exceed 112 registers.							





### MEDIA\_POOL\_STATE

2

MEDIA	POOL	<b>STATE</b>
	_	

Source: RenderCS

Length Bias:

The MEDIA\_POOL\_STATE command is used to enable pooled-mode and assign EUs to pools. This command applies to both GPGPU & media operations. If pooled operation is desired, this command must be performed prior to sending any work to the pool. Failure to send this command prior to work commands results in the default 'LegacyMode' operation which contains thread groups to single subslices.

The mechanism for assigning EUs to pools via a bitfield mapping as part of this command. Note that not all possible pool combinations available in the bit-mask may be supported on any given SKU and/or across architectural generations.

This command is ignored in 3D mode (as determined by pipeline choice in the most recent PIPELINE\_SELECT command). This command sets context state which is saved/restored with any context switch. This command is normally only issued once with each context initialization.

PoolBitFields called for below map bit positions to individual EUs as follows:

- bit0 = row0, eu0
- bit1 = row0, eu1
- bit2 = row0, eu2
- bit3 = row0, eu3
- bit4 = row1, eu0
- bit5 = row2, eu1
- bit6 = row3, eu2
- bit7 = row4, eu3

#### Valid Pool Sizes and Configurations:

The table below identifies the valid pool configurations, depending on the subslice organization in the slice. There may be performance implications with the various settings depending on the size of the thread group as discussed in this feature's overview. The table ignores cases where one EU may be held back for manufacturability. For example, the 2x6 configuration may have a total of 12 or 11 valid EUs depending on SKUing, but only 12,0 is used in this command to cover both cases.

Note: For BXT 3x6 a pool must consist of a subslice and a row from the center subslice, while for BXT 2x6 a pool must consist of a complete subslice, so only 9,9 is valid for 3x6 and 12,0 is valid for 2x6.

PoolBitField								
BXT ConfigSlice 0Slice 1Slice 2Slice 3								
2x6*	00000000h	0h	0h	0h				
3x6*	00777000h	0h	0h	0h				
* Includes cases where all EUs in the slice are available and co								

\* Includes cases where all EUs in the slice are available and cases where 1 EU in the slice is disabled.

DWord Bit	Description
-----------	-------------



			M		POOL_STA	TE	
0	31:29	Command	Туре				
		Default Val	ue:		3h GFXPIPE		
		Format:				OpCoc	le
	28:27	Pipeline					
		Default Val	ue:			2h	Media
		Format:		oCode			
	26:24	Media Com	mand Opcode				
		Default Val	ue:				0h
		Format:					OpCode
	23:16	SubOpcode	9				
		Default Val	ue:		5h MEDIA_POO	L_STAT	E
		Format:			OpCode		
	15:0	DWord Len	igth				1
		Format:					=n
		n = Total L	ength - 2				1
		Value			Name		Description
		04h	DWORD_COUN	NT_n <b>[Def</b>	ault]	Excludes DWord (0,1)	
1	31	PoolEnable	•				
		Format:			U1		
							hanism for all slices in the system.
		will b	e dispatched in	such a wa	ay that each is co	ontaine	not defined; instead thread groups d to a single subslice. This legacy
			• •	-	r backward arive loading or SLM l	•	atibility, and may <i>in some cases</i> be dth
			•		5		exts is not allowed; i.e. the setting of
							texts until a subsequent HW reset.
		V	/alue			Ν	lame
		0b		Disable [	Default]		
		1b		Enable			
	30	Reserved					
		Format:				N	1BZ
	29:0	Reserved					
		Format:				N	1BZ
2	31:0	PoolBitFiel	d-Slice0				
		Format:			SubslicePool		



	MEDIA_POOL_STATE				
3	31:0	PoolBitField-Slice1			
		Format:	SubslicePool		
4	31:0	PoolBitField-Slice2			
		Format:	SubslicePool		
5	31:0	PoolBitField-Slice3			
		Format:	SubslicePool		



### MEDIA\_STATE\_FLUSH

		MEDIA_ST	ATE_FLU	ISH			
Source:		RenderCS					
Length B	ias:	2					
This com Descripto		updates the Message Gateway state. In J	particular, it up	odates the state for a selected Interface			
This com	mand			y media parser will get flushed instead of			
		nedia render pipeline. The command sho					
	nd/or interface descriptor commands when switching to a new context or programming new state for the same ontext. With this command, pipelined state change is allowed for the media pipe.						
				media state is enabled. This is because that			
		•		root threads and child threads. Changing			
		ile child threads are generated on the fly F command, it is possible to support int	•				
		may be allowed only when MI_ARB_ON		in the following command sequence			
MEDIA_S							
—		' VFE will hold CS if watermark i					
	_	// There must be at least one VFE	command bei	fore this one			
MEDIA_	ORDEC.	C MI_ARB_ON					
			around				
		wn HW issue MEDIA_STATE_FLUSH com reduced frequency of preempting GPGF	•	•			
//State				elow programming sequence.			
GPGPU	WALKE	R					
MEDIA_ //Stat							
GPGPU_ MEDIA	_						
//Stat	_						
Below w	orkaro	und must be applied to address the abc	ve issue.				
		ommand must be programmed followin	-				
-			0	sh Enable" set) must be programmed prior <sup>•</sup> Mark Required" field must not be set in			
		_FLUSH" command.	Dit Set. Water	Mark Required field must not be set in			
DWord	Bit		Descriptio	n			
0	31:29	Command Type					
		Default Value:		3h GFXPIPE			
		Format:		OpCode			
	28:27	Pipeline					
		Default Value:		2h Media			
		Format:		OpCode			



			MED	DIA_	STATE_FLUSH		
	26:24	Media Com	nmand Opcode				
		Default Value:		0h MEDIA_STATE_FLUSH	4		
		Format:			OpCode		
	23:16	SubOpcode	9				
		Default Val	ue:	4h M	MEDIA_STATE_FLUSH Sub	Ор	
		Format:		ОрС	Code		
	15:0	DWord Ler	ngth				
		Format:		=n To	otal Length - 2		
		L	L		-		
		Value		N	ame	Description	
		0h	DWORD_COUNT_	_n <b>[D</b>	efault]	Excludes DWord (0,1)	
1	31:9	Reserved					
		Format:			N	1BZ	
	8	Reserved					
	7	Flush to GC	)				
		Format: Enable					
		This bit indicates that the write data out of this thread group should be flushed to the point					
		where it is v	visible to following	comr	mands. Workaround		
		) <b>) / -</b>		("C		ale" act and "Dandar Tanat Casha	
		Flush Enab	le" set) must be pr			ble" set and "Render Target Cache ATE_FLUSH command with "Flush to	
		GO" bit set	•				
	6	there is end thread grou If set, the N enough SLN Descriptors used in the the ID cache If clear, the the CURBE a The Interfa GPGPU_OE	ngle bit specifying i sugh room in a half op are specified in the AEDIA_STATE_FLUS A available in the s can be updated af current context. Re is reloaded. MEDIA_STATE_FLU and Interface Desc ce Descriptor Offse BJECTs. GPGPU_WA	f-slice the In 5H sta ame I fter a eusing USH s riptor et use	e for the following thread terface Descriptor Offset. Ills CS until there are enou- half-slice, and a free barrie Watermarked MEDIA_STA g an interface desciptor re- stalls CS until the TDL has to be updated by follow <b>Programming Notes</b> ed for the flush must be the	ugh threads in a half-slice, and er if one is required. An Interface ATE_FLUSH only if it has not been equires that this bit is clear to ensure dispatched the last thread, allowing ving commands.	
					Workaround		
					workarounu		



	MEDIA_STATE_FLUSH				
	Workaround: If pre-emption is used, the WatermarkRequired bit must not be set.				
5:0	Interface Descriptor Offset				
	Format:	U6			
	This field specifies the offset from the interface descriptor base pointer to the interface				
	descriptor which describes what resources are required to meet th	e watermark.			



## MFD\_VC1\_LONG\_PIC\_STATE

		MFD_VC	1_LONG_P	C_ST	ATE	
Source:		VideoCS				
Length E	Bias:	2				
bitstrear when slid this com comman needed presente compensi	n synta ce struc mand i nd. The by harc ed in th sation a	x elements above (inclusive) pict cture is present, these parameter is only issued at the beginning of values set for these state variable lware (BSD unit) to decode bit se is command. Other parameters s are provided in MFX_VC1_PRED_I	ure header layer. s are not changed processing a new es are retained int quence for the m uch as the ones u PIPE_STATE comm	Fhese pa from sli picture ernally a acrobloc sed for in and.This	cross slices.Only the parameters ks in a picture layer or a slice layer are nverse transform or motion	
DWord	Bit	Description				
0	31:29	Command Type	1			
		Default Value:	3h PARALLEL	VIDEO_F	PIPE	
		Format:	OpCode			
	28:27	7 Pipeline				
		Default Value:	2h MFD_VC1_LON	G_PIC_S	ТАТЕ	
		Format:	OpCode			
	26:24	Media Command Opcode				
		Default Value:			1_DEC	
		Format:		ОрСо	de	
	23:21	SubOpcode A				
		Default Value:			1h	
		Format:			OpCode	
	20:16	SubOpcode B				
		Default Value:			1h	
		Format:			OpCode	
	15:12	Reserved				
		Format:			MBZ	
	11:0	DWord Length	-1			
		Default Value:	0004h Excludes	DWord	(0,1)	
		Format:	=n Total Length	- 2		
1	31:24	Reserved				
		Format:			MBZ	



		MF	D_VC1_LONG_PIC_S	ΓΑΤΕ					
	23:16	<b>PictureHeightInMBs</b>	Minus1 (Picture Height Minus 1 i	n Macroblocks)					
		Format: U8							
		This field indicates the height of the picture in unit of macroblocks. For example, for a 1920x1080 frame picture, PictureHeightInMBs equals 68 (1080 divided by 16, and rounded up,							
			d as 1088 instead).This field is used						
		Value	Name	Description					
		255	Value_255						
			Programming No	tes					
		Note: Even though the Advanced Profile allows frame dimensions (width, height) to not be aligned to macroblock boudary, it doesn't affect the bitstream decoding. And it is preferable to use 'intermediate buffer' that is macroblock aligned for decoding. In order to simplify the out- of-bound reference pixel access, the out-of-bound extrapolation rule in VC1 spec can be used to expand the expected decoded frame to the intermediate buffer dimension.							
	15:8	Reserved							
		Format:	MBZ						
	7:0	PictureWidthInMBsMinus1 (Picture Width Minus 1 in Macroblocks)							
		Format:		U8-1					
		This field indicates the width of the picture in unit of macroblocks. For example, for a 1920x1080 frame picture, PictureWidthInMBs equals 120 (1920 divided by 16). This field is used in VLD and IT modes							
		Value	Name	Description					
		255	Value_255						
2	31:24	Bitplane Buffer Pitch	Minus 1						
		Format:	U7-1 Pitch in (Bytes - 1).						
		Specifies the bitplane buffer pitch in (#Bytes - 1). Bitplane buffer is a linear buffer. It is need only when the bitplane is not encoded as raw, and therefore is present in the header explicit VC1 Long Format (Gen6 and Gen7), it is written by an application and later read by the HW. in VC1 Short Format (Gen7 only), it is written and read by H/W only. This field is specified for better performance							
			Value	Name					
		[0, FFFFFFFh]							
			Programming No	tes					



	MFD_VC	C1_LONG_PIC_STATE			
	pitch must be equal to Picture than or equal to 2K pixels, bit per MB row. If Pic Width is gro programmed as 127) bytes pe only.For VC1 DXVA2 Short Fo	equal to PictureWidthInMBs/2.For Gen7 VC1 Long Format : The eWidthInMBs/2.For Gen7 VC1 Short Format : If Pic Width is less plane pitch is set to 64 (one cacheline; programmed as 63) bytes eater than 2K pixels, bitplane pitch is set to 128 (two cachelines; er MB row.This field is not used in IT mode, used in VLD mode rmat, the bitplane specification is between H/W and Driver only. is responsible for allocation with the driver.			
23:16	Reserved				
	Format:	MBZ			
15	<b>DmvSurfaceValid</b> Indicated when the DMV read surface is valid. This surface stored the direct motion vectors and Mb type.This field is set for B pictures that can refer to a previous P picture for DMV. If there is an I-picture before a B (in decoding order) then this field is not set (as a result, zero's DMV's will be assumed while decoding the B picture. That is, there is no explicit DMV buffer for an I- picture).Whne the current picture being decoded is an I, P or BI, this bit is set to 0, since there is no DMV read in these picture decoding process.This field is not used in IT mode, used in VLD mode only.				
14	ImplicitQuantizer Derived by driver from QUAN	TIZER.This field is used in intel VC1 VLD Long Format only, not s bit is set to 1 when syntax element QUANTIZER=0, else its set to			
13	<b>Interpolation Rounder Contro</b> Used only in MC operation. This field specifies the rounding control value used in interpolation operation of motion prediction process. This field is used in VLD and IT modes.				
		Programming Notes			
	This bit field is taken from bRcontrol in DXVA_PictureParameters data structure				
12	in the current video sequence only for Simple and Main Prof				
	Value Name	Description			
	0h Not Present	Sync Marker is not present in the bitstream			
	1h Maybe present	Sync Marker maybe present in the bitstream			
	Programming Notes				
	This field is only valid in VLD mode.For Simple Profile, SyncMarker must set to 0.For Main Profile, SyncMarker can be set to 0 or 1.This field is used in both intel and MS DXVA2 VLD interface, but not used in IT mode.				
11:8	Motion Vector Mode This field indicates one of the following motion compensation interpolation modes for P and B pictures. The MC interpolation modes apply to prediction values of luminance blocks and are				



		Μ	FD_VC	C1_LONG_PIC_STATE			
	either half-	pel or qua	rter-pel p	chrominance blocks, it always performs bilinear interpolation with precision.Before the polarity of Chroma Half-pel or Q-pel is ww I have fixed it to match with DXVA2 VC1 Spec.			
	Value	Name		Description			
	0XX0b		Chroma (	Quarter -pel + Luma bicubic. (can only be 1MV)			
	0XX1b		Chroma Half-pel + Luma bicubic. (can be 1MV or 4MV)				
	1XX0b		Chroma (	Quarter -pel + Luma bilinear. (can only be 1MV)			
	1XX1b		Chroma I	Half-pel + Luma bilinear			
				Programming Notes			
	Bits 11:8 are taken from bMVprecisionAndChromaRelation in DXVA_PictureParameters data structure.Bit 11 of Motion Vector Mode = 1 for Luma Bilinear MC; = 0 for Luma Bicubic MCBit 8 of Motion Vector Mode = 1 for half-sample Chroma motion = 0 for quarter-sample Chroma motion.This field is used in both VLD and IT modes.						
7		pecifies w	hether th	e reference picture pixel values should be scaled up or scaled Iction is Enabled.			
	Value	Name	•	Description			
	0h		Scale	down reference picture by factor of 2			
	1h		Scale	up reference picture by factor of 2			
	<b>TI</b> 1 1 1 1	Programming Notes					
	This bit is derived by driver for Main Profile only. Ignored in Simple and Advanced Profiles. field is used in both VLD and IT modes. This is derived by driver from the history of RANGER and RANGEREDFRM syntax elements (i.e. of forward/preceding reference picture) and thos the current picture. RANGERED is the same as (bPicOverflowBlocks » 3) & 1. RANGEREDFRI the same as (bPicDeblocked » 5) & 1. For the current picture is a B picture, this field repres the state of the forward/preceding reference picture onlyDriver is responsible to keep RangeReductionScale, RangeReduction Enable and RANGERED Present Flag of current pict coherent.						
6	preceding scale up or	pecifies w (or forward down sho	hether or d) referen ould be pe	n-the-fly pixel value range reduction should be performed for the ce picture. Along with RangeReductionScale to specify whether erformed. It is not the same value as RANGEREDFRM Syntax ters bPicDeblocked bit 5) in the Picture Header.			
	Value		ame	Description			
	0h	Disabl	e	Range reduction is not performed			
	1h	Enable	2	Range reduction is performed			
				Programming Notes			



	1		MFD_V	C1_LON	G_PIC_STATE	
	Advand history picture 1. RAN this fie respon	ced Prof of RAN and th GEREDF Id repres	ile. This field is GERED and RA ose of the curr RM is the same sents the state	used in both NGEREDFRM ent picture.R e as (bPicDeb of the forwar ductionScale,	rofile is always disable, and not applicable to VLD and IT modes.This is derived by driver from the syntax elements (i.e. of forward/preceding reference ANGERED is the same as (bPicOverflowBlocks » 3) & locked » 5) & 1.For the current picture is a B picture, d/preceding reference picture onlyDriver is RangeReduction Enable and RANGERED Present	
5	LOOPFILTER Enable Flag This filed is the decoded syntax element LOOPFILTER in bitstream. It indicates if In-loop Deblocking is ON according to picture level bitstream syntax control. This bit affects BSD unit and also the loop filter unit.When this bit is set to 1, PostDeblockOutEnable field in MFX_PIPE_MODE_SELECT command must also be set to 1. In this case, in-loop deblocking operation follows the VC1 standard - deblocking doesn't cross slice boundary.When this bit is set to 0, but PostDeblockOutEnable field in MFX_PIPE_MODE_SELECT command is set to 1. It indicates the loop filter unit is used for out-of-loop deblocking. In this case, deblocking operation does cross slice boundary.This field is used in VLD mode only, not in IT mode.					
		Value	N	lame	Description	
	0h		Disable		Disables loop filter	
	1h		Enable		Enables loop filter	
4	<b>Overlap Smoothing Enable Flag</b> This field is the decoded syntax element OVERLAP in bitstreamIndicates if Overlap smoothing is ON at the picture levelThis field is used in both VLD and IT modes.					
	Val		Name		Description	
	0h		Disable		verlap smoothing filter	
	1h	E	inable	to enable ov	erlap smoothing filter	
3	<b>Secondfield</b> This flag is set for the second field in field pictures. This field is used in both VLD and IT modes.					
2:1	Reserve	ed				
	Format	t:			MBZ	
0	VC1 Pro		tstream profile	e.This field is u	used in both VLD and IT modes.	
	Value	Name			Description	
	0h	Disable	current pictur Main Profile)	re is in Simple	e or Main Profile (No need to distinguish Simple and	
	1h	Enable	current pictu	re is in Advan	ced Profile	
					ramming Notes	
		•			ntra blocks post inverse transform in advanced rs are adjusted or not.	



3	31	Reserve		MFD_V				
	5.	Format:		MBZ				
	30:29	<b>CondOver</b> This field is the decoded syntax element CONDOVER in a bitstream of advanced profile. It controls the overlap smoothing filter operation for an I frame or an BI frame when the picture level qualization step size PQUANT is 8 or lower. This field is used in intel VC1 VLD mode only, not in DXVA2 VC1 and IT modes.						
		Value	Name		Description			
		00b		No overlap	smoothing			
		01b		Reserved				
		10b		Always perform overlap smoothing filter				
		11b		Overlap sn	noothing on a per macroblock basis based on OVERFLAGS			
	25:24	<ul> <li>FCM = 00   01 (a Progressive or Interlaced Frame Picture):000 = I001 = P010 = B011 = BI100 = SkippedOther encodings are reservedWhen FCM = 10   11 (a Field Picture)000 = I/I001 = I/P010 = P/I011 = P/P100 = B/B101 = B/BI110 = BI/B111 = BI/BIAlthough, for a field picture, it is set for a field-pair, but HW will only look at one field state only, and the other field state is don't care. This field is read and qualified with the SecondField flag internally.This field is unique to intel VC1 VLD Long format, and is used in IT mode as well. For DXVA2 VC1 IT mode, driver needs to convert the DXVA2 interface to intel HW VLD Long Format interface.</li> <li>FCM (Frame Coding Mode) This is the same as the variable FCM defined in VC1.This field must be set to 0 for Simple and Main ProfilesThis field is unique to intel VC1 VLD Long format, and is used in IT mode as well. For DXVA2 VC1 IT mode, driver needs to convert the DXVA2 VC1 IT mode, driver needs to convert the DXVA2 VC1 IT mode as well. For DXVA2 VC1 IT mode, driver needs to convert the DXVA2 VC1 IT mode, driver needs to convert the DXVA2 VC1 IT mode, driver needs to convert the DXVA2 VC1 IT mode, driver needs to convert the DXVA2 interface to intel HW VLD Long format, and is used in IT mode as well. For DXVA2 VC1 IT mode, driver needs to convert the DXVA2 interface to intel HW VLD Long Format</li> </ul>						
		interface	-					
		Valu		Name	Description			
		00b		able able	Progressive Frame Picture Interlaced Frame Picture			
		01b	I E D					
				able				
		10b			Field Picture with Top Field First			
	23.21	10b 11b						
	23:21	10b	d		Field Picture with Top Field First			
		10b 11b Reserved Format: AltPQua This field configura VOPDQL	d nt (Alte d is ident ation in t JANT is r	rnative Pict	Field Picture with Top Field First         Field Picture with Bottom Field First         MBZ         ture Quantization Value)         variable ALTPQUANT which is derived from VOPDQUANT         ndard.This field must be set to 0 for Simple/Main I and BI pictures a         This field is used in intel VC1 VLD Long Format mode only, not used			
		10b 11b Reserved Format: AltPQua This field configura VOPDQU in DXVA2	d Int (Alte d is ident ation in t JANT is r 2 VC1 VL	rnative Pict fical to the v he VC1 star	Field Picture with Top Field First         Field Picture with Bottom Field First         MBZ         ture Quantization Value)         variable ALTPQUANT which is derived from VOPDQUANT         ndard.This field must be set to 0 for Simple/Main I and BI pictures a         This field is used in intel VC1 VLD Long Format mode only, not used			



			MF	D_VC1_	LONG_PI	C_STATE			
	12:8	PQuant (Picture	Quan	tization Val	 ue)	_			
		Format:				U5			
		This is the same as the calculated variable PQUANT in VC1 standard where PQuant = PQINDEX, except when QUANTIZER = 0 and PQINDEX > 8, it is given asPQuant = (PQINDEX < 29) ? PQINDEX - 3 : PQINDEX*2 - 31This field is used in all picture types (I, P, B and BI) and all operating modes (IT mode and intel and DXVA2 VLD modes).							
	7:0	operating modes (IT mode and intel and DXVA2 VLD modes). <b>BScaleFactor</b> BScaleFactorThis field is the scale factor for computing Direct-mode motion vectors. It is derivedfrom the variable BFRACTION in the VC1 standard, section 8.4.5.4.There are only 21 valid valuescorresponding to the 21 encodings of BFRACTION as shown in the table here. Other values arereserved.MSB of this field can be used to determine if BFRACTION is greater than or equal to 1/2,which is used to determine Motion Prediction Type for B pictures. Effectively, condition"BFRACTION >= 1/2" is equivalent to condition "BScaleFactor >= 128".This field is only valid forB pictures. This field is used only in intel VC1 VLD Long format mode, it is not used in DXVA2 VC1VLD and IT modes.BFRACTIONVLCBFRACTIONBScaleFactor0001/21280011/3850102/31700111/4641003/41921011/5511102/51021110003/515311100014/520411100101/64311100115/621511101001/73711101012/77411101103/71111101114/714811110005/718511110016/722211110101/83211110113/89611111005/816011111017/8224							
4	31:30								
		Format:				MBZ			
	29:28	<b>UnifiedMvMode (Unified Motion Vector Mode)</b> This field is a combination of the variables MVMODE and MVMODE2 in the VC1 standard, for parsing Luma MVD from the bitstream. This field is used to signal 1MV vs 4MVallowed (Mixed Mode). This field is also used to signal Q-pel or Half-pel MVD read from the bitstream. The bicubic or bilinear Luma MC interpolation mode is duplicate information from Motion Vector Mode field, and is ignored here. This field is used in intel VC1 VLD Long Format mode only, it not used in DXVA2 VC1 VLD and IT modes.							
		Value		Name		Description			
		00b			Mixed MV, Q-pel bicubic				
		01b			1-MV, Q-pel bicubic				
		10b			1-MV half-pel bicubic				
		11b				1-MV half-pel bilinear			
	27								
		Value		N	ame	Description			
		0h		Disable		only 1-MV			
		1h		Enable		1, 2, or 4 MVs			



		MF	D_VC1_LO	NG_F	PIC_STATE			
26	<b>FastUVMCFlag (Fast UV Motion Compensation Flag)</b> This field specifies whether the motion vectors for UV is rounded to half or full pel position. It is identical to the variable FASTUVMC in VC1 standard.This field is used in both VLD and IT modes.It is derived from FASTUVMC = (bPicSpatialResid8 » 4) & 1 in both VLD and IT modes, and should have the same value as Motion Vector Mode LSBit.							
	Value	Name			Description			
	0h		no rounding	no rounding				
	1h		quarter-pel of	fsets to h	nalf/full pel positions			
25	<b>RefFieldPicPolarity (Reference Field Picture Polarity)</b> This field specifies the polarity of the one reference field picture used for a field P picture. It is derived from the variable REFFIELD defined in VC1 standard and is only valid when one field is referenced (NUMREF = 0) for a field P picture.When NUMREF = 0 and REFFIELD = 0, this field is the polarity of the reference I/P field that is temporally closest; When NUMREF = 0 and REFFIELD = 1, this field is the polarity of the reference I/P field that is the second most temporally closest. The distance is measured based on display order but ignoring the repeated field if present (due to RFF = 1).This field is unique to intel VC1 VLD Long format mode, and is not used in IT and							
	DXVA2 VC1 m		Name		Description			
	0h			Top (	op (even) field			
24	1h NumRef (Nu	mber of	References)		m (odd) field			
24	NumRef (Nu This field indi identical to th	icates hov e variable 1).This fie	w many reference e NUMREF in the	Botto fields a VC1 star				
24	NumRef (Num This field indi identical to th (FCM = 10   1 DXVA2 VC1 m	icates hov e variable 1).This fie	w many reference e NUMREF in the eld is unique to in Name	Botto fields a VC1 star tel VC1 V	m (odd) field re referenced by the current (field) picture. It is ndard. This field is only valid for field P picture /LD Long format mode, and is not used in IT and			
24	NumRef (Num This field indi identical to th (FCM = 10   1 DXVA2 VC1 m Value	icates hov e variable 1).This fie	w many reference e NUMREF in the eld is unique to in Name	Botto e fields a VC1 star tel VC1 V	re referenced by the current (field) picture. It is ndard. This field is only valid for field P picture /LD Long format mode, and is not used in IT and Description			
	NumRef (Num This field indi identical to th (FCM = 10   1 DXVA2 VC1 m Value Oh 1h BwdRefDist ( This field is va	icates hov le variable 1).This fie nodes. (Reference alid only i	w many reference e NUMREF in the eld is unique to in Name Ce Distance) in B field pictures	Botto e fields a VC1 star tel VC1 V One fielo Two fielo giving t	re referenced by the current (field) picture. It is ndard. This field is only valid for field P picture /LD Long format mode, and is not used in IT and Description			
	NumRef (Num This field indi identical to th (FCM = 10   1 DXVA2 VC1 m Value 0h 1h BwdRefDist ( This field is va Picture.This fiel VC1 modes.	icates hov le variable 1).This fie nodes. (Reference alid only i eld is unic	w many reference e NUMREF in the eld is unique to in Name Ce Distance) in B field pictures que to intel VC1 V	Botto e fields a VC1 star tel VC1 V One fielo Two fielo giving t	re referenced by the current (field) picture. It is indard. This field is only valid for field P picture /LD Long format mode, and is not used in IT and Description I referenced Is referenced he value of BRFD. The field is ignored in P			
23:20	NumRef (Num This field indi identical to th (FCM = 10   1 DXVA2 VC1 m Value Oh 1h BwdRefDist ( This field is va Picture.This fie VC1 modes.	icates hov le variable 1).This fie nodes. (Reference alid only i eld is unic	w many reference e NUMREF in the eld is unique to in Name Ce Distance) in B field pictures que to intel VC1 V	Botto e fields a VC1 star tel VC1 V One fielo Two fielo giving t	re referenced by the current (field) picture. It is indard. This field is only valid for field P picture /LD Long format mode, and is not used in IT and Description I referenced Is referenced he value of BRFD. The field is ignored in P			
23:20	NumRef (Num This field indi identical to th (FCM = 10   1 DXVA2 VC1 m Value Oh 1h BwdRefDist ( This field is va Picture.This fiel VC1 modes. FwdRefDist ( Format: This field is th derived from t that the previo	icates hove the variable 1).This fie nodes. (Reference alid only i eld is unice Reference the synta: ous frame This field	w many reference e NUMREF in the eld is unique to in Name Ce Distance) in B field pictures que to intel VC1 V Ce Distance) er of frames betwo ix element REFDIS e is the reference	Botto e fields a VC1 star tel VC1 V One field Two field JUD Long een the frame.It	re referenced by the current (field) picture. It is indard. This field is only valid for field P picture /LD Long format mode, and is not used in IT and Description I referenced Is referenced the value of BRFD. The field is ignored in P g format mode, and is not used in IT and DXVA2			
23:20	NumRef (Num         This field indi         identical to th         (FCM = 10   1'         DXVA2 VC1 m         Oh         1h         BwdRefDist (         This field is va         Picture.This field         VC1 modes.         FwdRefDist (         Format:         This field is th         derived from t         that the previo         field pictures.T	icates hove the variable 1).This fie nodes. (Reference alid only i eld is unice Reference the synta: ous frame This field nodes.	w many reference e NUMREF in the eld is unique to in Name Ce Distance) in B field pictures que to intel VC1 V Ce Distance) er of frames betwo ix element REFDIS e is the reference	Botto e fields a VC1 star tel VC1 V One field Two field JUD Long een the frame.It	re referenced by the current (field) picture. It is indard. This field is only valid for field P picture /LD Long format mode, and is not used in IT and Description If referenced Is referenced Is referenced in P g format mode, and is not used in IT and DXVA2 U4 U4 current frame and its reference frame. It is erence Distance) in the VC1 standard. 0 means has the same value as of FRFD for both P and B			



15:12	Reserved	Reserved							
	Format:			MBZ					
11:10	<b>ExtendedDMVRange (Extended Differential Motion Vector Range Flag)</b> This field specifies the differential motion vector range in interlaced pictures. It is equivalent to the variable DMVRANGE in the VC1 standard. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.								
	Valu	e	Name	Description					
	00b			No extended range					
	01b			Extended horizontally					
	10b			Extended vertically					
	11b			Extended in both directions					
		d is not us		1 standard. This field is unique to intel VC1 VLD Long format DXVA2 VC1 modes Description					
	00b			[-256, 255] x [-128, 127]					
	01b			512, 511] x [-256, 255]					
	10b			[-2048, 2047] x [-1024, 1023]					
	11b			[-4096, 4095] x [-2048, 2047]					
7:4	This field used for t DQUANTF as shown 0: Left pic macrobloo	AltPQuantEdgeMask (Alternative Picture Quantization Edge Mask) This field is a bit mask for the four edges in clock-wise order, indicating whether AltPQuant is used for the edge macroblocks. It is derived based on the following variables DQUANT, DQUANTFRM, DQPROFILE, DQSBEDGE, DQDBEDGE, and DQBILEVEL defined in the VC1 standard as shown in Error! Reference source not found This field is valid only if AltPQuantConfig is 01. Bit 0: Left picture edge macroblocksBit 1: Top picture edge macroblocksBit 2: Right picture edge macroblocksBit 3: Bottom picture edge macroblocksThis field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.							
3:2	AltPQuantConfig (Alternative Picture Quantization Configuration) This field specifies the way AltPQuant is used in the picture. It determines how to compute the macroblock quantizer step size, MQUANT. It is derived based on the following variables DQUANT, DQUANTFRM, DQPROFILE, DQSBEDGE, DQDBEDGE, and DQBILEVEL defined in the VC1 standard, as shown in Error! Reference source not foundThis field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.								
	Value	Name		Description					
	00b		AltPQuant r	not used					
	01b		AltPQuant is						
	01b 10b			s used and applied to edge macroblocks only encoded in macroblock layer					



		MF	<b>D_VC</b> 1	LONG_	PI	C_STATE		
1			efficients. It is valid only when PQuant is mat mode, and is not used in IT and DXVA2					
0	PQuantUniform Indicating if uniform quantization applies to the picture. It is used for inverse quantization of the AC coefficients.QUANTIZER 001123PQUANTIZER01PQINDEX>=9<=8 PQuantUniform010201ImplicitQuantizer = 0, and PQuantUniform = 0 is used to represent 2 cases : 1) QUANTIZER=01 and PQUANTIZER=0; and 2) QUANTIZER = 10b.ImplicitQuantizer = 0, and PQuantUniform = 1 is used to represent 2 cases : 1) QUANTIZER=01 and PQUANTIZER=1; and 2) QUANTIZER = 11bThis field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.							
	Value		<u> </u>	Name		Description		
	0h					Non-uniform		
	1h					Uniform		
	This field indicates whether the bitplane buffer is present for the picture. If set, at least one of the fields listed in bits 22:16 is coded in non-raw mode, and Bitplane Buffer Base Address field in the VC1_BSD_BUF_BASE_STATE command points to the bitplane buffer. Otherwise, all the fields that are applicable for the current picture in bits 22:16 must be coded in raw mode. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.           Value         Name         Description							
	0h			bitplane buffe	er is	not present		
	1h			bitplane buffer is present				
30	only valid when not used in IT ar Value Oh	Type is B. A2 VC1 m	Name         Description           non-raw mode					
	1h     raw mode							
29	<b>MvTypeMbRaw</b> This field indicates whether the MVTYPREMB field is coded in raw or non-raw mode. This field is only valid when PictureType is P. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.							
	Value		Ν	ame		Description		
	0h				-	-Raw Mode		
	1h				Raw	Mode		



	Μ	IFD_VC1_LONG_	PIC_STATE				
28	<b>SkipMbRaw</b> This field indicates whether the SKIPMB field is coded in raw or non-raw mode.This field is only valid when PictureType is P or B.0 = non-raw mode1 = raw modeThis field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.						
	Value	Name	Description				
	0h	Disable	Non-Raw Mode				
	1h	Enable	Raw Mode				
27	only valid when Pict		ld is coded in raw or non-raw mode.This field is is unique to intel VC1 VLD Long format mode, a				
	Value	Name	Description				
	0h		Non-Raw Mode				
	1h		Raw Mode				
	Value	DXVA2 VC1 modes.	Description				
	0h		Non-Raw Mode				
	1 41		Raw Mode				
	1h						
25	AcPredRaw This field indicates	whether the ACPRED field /pe is I or BI.This field is ur	is coded in raw or non-raw mode.This field is onl ique to intel VC1 VLD Long format mode, and is				
25	AcPredRaw This field indicates v valid when PictureTy	whether the ACPRED field /pe is I or BI.This field is ur	is coded in raw or non-raw mode.This field is on				
25	AcPredRaw This field indicates valid when PictureTy not used in IT and D	whether the ACPRED field /pe is I or BI.This field is ur VXVA2 VC1 modes.	is coded in raw or non-raw mode.This field is on ique to intel VC1 VLD Long format mode, and is				
25	AcPredRaw This field indicates valid when PictureTy not used in IT and D Value	whether the ACPRED field /pe is I or BI.This field is ur /XVA2 VC1 modes. Name	is coded in raw or non-raw mode.This field is on ique to intel VC1 VLD Long format mode, and is <b>Description</b>				
25	AcPredRaw This field indicates valid when PictureTy not used in IT and D Value Oh 1h FieldTxRaw This field indicates valid when PictureTy not used in IT and D	whether the ACPRED field /pe is I or BI.This field is ur /XVA2 VC1 modes. Disable Enable whether the FIELDTX field /pe is I or BI.This field is ur	is coded in raw or non-raw mode.This field is on ique to intel VC1 VLD Long format mode, and is Description Non-Raw Mode Raw Mode is coded in raw or non-raw mode.This field is on				
	AcPredRaw This field indicates v valid when PictureTy not used in IT and D Value Oh 1h FieldTxRaw This field indicates v valid when PictureTy	whether the ACPRED field /pe is I or BI.This field is ur /XVA2 VC1 modes. Disable Enable whether the FIELDTX field /pe is I or BI.This field is ur	is coded in raw or non-raw mode.This field is on ique to intel VC1 VLD Long format mode, and is Description Non-Raw Mode Raw Mode is coded in raw or non-raw mode.This field is on				
	AcPredRaw This field indicates valid when PictureTy not used in IT and D Value Oh 1h FieldTxRaw This field indicates valid when PictureTy not used in IT and D	whether the ACPRED field pe is I or BI.This field is ur XVA2 VC1 modes. Disable Enable whether the FIELDTX field pe is I or BI.This field is ur XVA2 VC1 modes.	is coded in raw or non-raw mode.This field is on ique to intel VC1 VLD Long format mode, and is Description Non-Raw Mode Raw Mode is coded in raw or non-raw mode.This field is on ique to intel VC1 VLD Long format mode, and is				
	AcPredRaw This field indicates with the second sec	whether the ACPRED field ype is I or BI.This field is ur XVA2 VC1 modes. Disable Enable whether the FIELDTX field ype is I or BI.This field is ur XVA2 VC1 modes. Name	is coded in raw or non-raw mode.This field is on ique to intel VC1 VLD Long format mode, and is Description Non-Raw Mode Raw Mode is coded in raw or non-raw mode.This field is onl ique to intel VC1 VLD Long format mode, and is Description				
	AcPredRaw This field indicates valid when PictureTy not used in IT and D Value Oh 1h FieldTxRaw This field indicates valid when PictureTy not used in IT and D Value Oh	whether the ACPRED field (pe is I or BI.This field is ur (XVA2 VC1 modes. Disable Enable whether the FIELDTX field (pe is I or BI.This field is ur (XVA2 VC1 modes. Name Disable Disable	is coded in raw or non-raw mode.This field is onl ique to intel VC1 VLD Long format mode, and is Description Non-Raw Mode Raw Mode is coded in raw or non-raw mode.This field is onl ique to intel VC1 VLD Long format mode, and is Description Non-Raw Mode				



22:20	MvTab (Motion Vector Table)
	Format: U3
	This field specifies which motion vector table(s) is (are) used for motion vector (differential) decoding in a P or B picture. This field is the combination of the variables MVTAB and IMVTAB the VC1 standard. Two bits are defined for progressive frame pictures; And two or three bits a defined for interlaced field/frame pictures depending on NUMREF and P or B picture types. Th field is valid for P and B pictures. It is not valid for I pictures.For P or B progressive frame pictures0 = Motion Vector Differential VLD Table 01 = Motion Vector Differential VLD Table 1 Motion Vector Differential VLD Table 23 = Motion Vector Differential VLD Table 3The other encodings are reservedFor P interlace field pictures with NUMREF = 0 or P/B interlace frame pictures0 = 1-Reference Table 01 = 1-Reference Table 12 = 1-Reference Table 23 = 1-Reference Table 3The other encodings are reservedFor P interlace field pictures field picture with NUMREF = 1 or B interlaced field pictures0 = 2-Reference Table 01 = 2-Reference Table 34 = 2-Reference Table 45 = 2-Reference Table 56 = 2-Reference Table 66 = 2-Reference Table 7The other encodings are reservedThis field is unique to intel VC1 VLD Lable 50 = 2-Reference Table 7The other encodings are reservedThis field is unique to intel VC1 VLD Lable 50 = 2-Reference Table 7The other encodings are reservedThis field is unique to intel VC1 VLD Lable 50 = 2-Reference Table 7The other encodings are reservedThis field is unique to intel VC1 VLD Lable 50 = 2-Reference Table 7The other encodings are reservedThis field is unique to intel VC1 VLD Lable 50 = 2-Reference Table 7The other encodings are reservedThis field is unique to intel VC1 VLD Lable 50 = 2-Reference Table 7The other encodings are reservedThis field is unique to intel VC1 VLD Lable 50 = 2-Reference Table 7The other encodings are reservedThis field is unique to intel VC1 VLD Lable 50 = 2-Reference Table 7The other encodings are reservedThis field is unique to intel VC1 VLD Lable 50 = 2-Reference Table 7The other encodings are reservedTh
10.18	FourMvBpTab (4-MV Block Pattern Table)
	This field specifies which table is used to decode the 4-MV block pattern (4MVBP) syntax element in 4-MV macroblocks. It is identical to the variables 4MVBPTAB in the VC1 standard, section 9.1.1.37. This field is valid only in interlace frame P, B pictures, or interlace field P, B pictures. It is not valid for I picture.For interlace field P and B pictures, it is only valid if UnifiedMvMode is equal to Mixed-MV Type. For interlace frame P picture, it is only valid if FourMvSwitch is 1.For interlace frame B picture, it is always valid.0 = 4MVBP Table 01 = 4MVB Table 12 = 4MVBP Table 23 = 4MVBP Table 3This field is unique to intel VC1 VLD Long forma mode, and is not used in IT and DXVA2 VC1 modes.
17:16	<b>TwoMvBpTab (2MV Block Pattern Table)</b> This field specifies which table is used to decode the 2MV block pattern (2MVBP) syntax elem in 2MV field macroblocks. It is identical to the variables 2MVBPTAB in the VC1 standard, section 9.1.1.36. This field is valid only in interlace frame P/B pictures. It is not valid for I picture, nor for interlace field P or B pictures.0 = 2MVBP Table 01 = 2MVBP Table 12 = 2MVBP Table 23 = 2MVBP Table 3This field is unique to intel VC1 VLD Long format mode, and is not used in IT an DXVA2 VC1 modes.
15:14	Reserved
	Format: MBZ
13:12	TransType (Picture-level Transform Type)
	Format:U2This field specifies the Transform Type at picture level. It is identical to the variable TTFRM in VC1 standard, section 7.1.1.41.This field is only valid when TransTypeMbFlag is 1. Otherwise, it reserved and MBZ.This field is set to 00 when VSTRANSFORM is 0 in the entry point layer.00 = 8x8 Transform01 = 8x4 Transform10 = 4x8 Transform11 = 4x4 TransformThis field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.



	MFD_VC1_LONG_PIC_STATE					
11	TransTypeMbFlag (Macroblock Transform Type Flag)This field indicates whether Transform Type is fixed at picture level or variable at macroblocklevel. It is identical to the variable TTMBF in the VC1 standard, section 7.1.1.40.This field is set towhen VSTRANSFORM is 0 in the entry point layer.This field is unique to intel VC1 VLD Longformat mode, and is not used in IT and DXVA2 VC1 modes.ValueNameDescription					
	0h		variable tra	nsform type in macroblock layer		
	1h		use picture	level transform type TransType		
10:8						
7:6	TransAcY (Pi BitFieldDesc	cture-level	Transform	Luma AC Coding Set Index, TRANSACTABLE2		
5:4	<b>TransAcUV (Picture-level Transform Chroma AC Coding Set Index, TRANSACTABLE)</b> This field, together with PQINDEX, specifies which intra AC coding set to be used for decoding the non-zero AC coefficients in a coded luma (Y) block. This field is the combination of the variables TRANSACFRM and TRANSACFRM2 in the VC1 standard.For I pictures, TransAcY is the same as TRANSACFRM2. For other pictures, it is the same as TRANSACFRM, and therefore must be programmed to be the same as TransAcUV. This field is valid for all picture types.0 = Coding set index 01 = Coding set index 12 = Coding set index 23 is invalidThis field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.					
3	<b>TransDcTab (Intra Transform DC Table)</b> This field specifies whether the low motion tables or the high motion tables are used to decode the Transform DC coefficients in intra-coded blocks. This field is identical to the variable TRANSDCTAB in the VC1 standard, section 8.1.1.2.This field is valid for all picture types.This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.					
	Value		Name	Description		
	0h			The high motion tables		
	1h			The low motion tables		



MFD \	<b>VC1</b>	LONG	PIC	STATE

2:0	CbpTab (Coded Block Pattern Table)
	This field specifies the table used to decode the CBPCY syntax element for each coded
	macroblock in P and B pictures. This field is combination of the variable CBPTAB for P and B
	frame pictures and the variable ICBPTAB in interlace field P, B pictures and interlace frame P, B
	pictures in the VC1 standard (Table 52 and Table 102). This field is reserved and MBZ for I or BI
	pictures as I only has a fixed table.000 = Table 0 (Table 169 for P, B frames or Table 124
	otherwise)001 = Table 1 (Table 170 for P, B frames or Table 125 otherwise)010 = Table 2 (Table
	171 for P, B frames or Table 126 otherwise)011 = Table 3 (Table 172 for P, B frames or Table 127
	otherwise)100 = Table 4 (Table 128 for interlace field/frame P, B pictures)101 = Table 5 (Table
	129 for interlace field/frame P, B pictures)110 = Table 6 (Table 130 for interlace field/frame P, B
	pictures)111 = Table 7 (Table 131 for interlace field/frame P, B pictures)This field is unique to
	intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.



# MFD\_VC1\_SHORT\_PIC\_STATE

		MFD_VC1	_ <b>S</b>	HORT_PIC	:_ST	ATE			
Source:		VideoCS							
Length B	ias:	2							
DWord	Bit	Description							
0	31:29	Command Type							
		Default Value:		3h PARALLEL_V	IDEO_F	PIPE			
		Format:		OpCode					
	28:27	Pipeline							
		Default Value:	2h	MFD_VC1_SHOR	[_PIC_S	STATE			
		Format:	Op						
	26:24	Media Command Opcode							
		Default Value:				1_DEC			
		Format:			ОрСо	de			
	23:21	SubOpcode A				1			
		Default Value:				1h			
		Format:				OpCode			
	20:16	SubOpcode B							
		Default Value:			0h				
		Format:				OpCode			
	15:12	Reserved							
		Format: MBZ							
	11:0	DWord Length							
		Default Value:			3h Excludes DWord (0,1)				
		Format:	=	=n Total Length -	2				
1	31:24	Reserved				107			
		Format:				MBZ			
	23:16	Picture Height			1				
		Format: U8-1 Picture Height in Macroblocks							
		This field indicates the height of the picture in unit of macroblocks. For example, for a 1920x1080 frame picture, PictureHeightInMBs equals 68 (1080 divided by 16, and rounded up,							
		-				n VLD and IT modes.Note: Even			
		5				dth, height) to not be aligned to			
		macroblock boudary, it doesn't				•			
						ing. In order to simplify the out-of- tion rule in VC1 spec can be used to			
		expand the expected decoded							



		MFD	_VC1_SHORT_PIC_ST	ATE					
		Value	Name		Description				
		[0,127]	Value_0_to_127	[1, 128] MB					
		[128,255]	Value_128_to_255						
	15:8	Reserved	1						
		Format:		MBZ					
	7:0	Picture Width							
		Format: U8	-1 Picture Width in Macroblocks						
			width of the picture in unit of mac /idthInMBs equals 120 (1920 divide		•				
		Value	Name		Description				
		[0,127]	Value_0_to_127		[1, 128] MB				
		[128,255]	Value_128_to_255						
2	31:24	Bitplane Buffer Pitch	Minus 1						
		Format:U7-1 Pitch in BytesSpecifies the bitplane buffer pitch in (#Bytes - 1). Bitplane buffer is a linear buffer. It is needed only when the bitplane is not encoded as raw, and therefore is present in the header explicitly. In VC1 Long Format (Gen6 and Gen7), it is written by an application and later read by the HW. In VC1 Long Format (Gen6 and Gen7), it is written by an application, and later read by the HW. But 							
	23	Interpolation Rounder Control Used only in MC operation. This field specifies the rounding control value used in interpolation operation of motion prediction process. Note: This bit field is taken from bRcontrol in DXVA_PictureParameters data structure This field is used in VLD and IT modes.							
	22.20	Reserved Format:		MBZ					
	19:16								



				MFD_VC1_SHORT_PIC_STATE					
		taken from bMVprecisionAndChromaRelation in DXVA_PictureParameters data structure.Bit 19 of Motion Vector Mode = 1 for Luma Bilinear MC; = 0 for Luma Bicubic MCBit 16 of Motion Vector Mode = 1 for half-sample Chroma motion = 0 for quarter-sample Chroma motion.This field is used in both VLD and IT modes.Before the polarity of Chroma Half-pel or Q-pel is reversed from DXVA2 Spec, now I have fixed it to match with DXVA2 VC1 Spec. ???							
	15	<b>DmvSurfaceValid</b> Indicated when the DMV read surface is valid. This surface stored the direct motion vectors. This field is set fo B pictures that can refer to a previous P picture for DMV. If there is an I- picture before a B (in decoding order) then this field is not set (as a result, zero's DMV's will be assumed while decoding the B picture. That is, there is no explicit DMV buffer for an I-picture). This field is not used in IT mode, used in VLD mode only.							
14	4:12	Reserve	ed						
		Format	:	MBZ					
	11	VC1 Profile specifies the bitstream profile. Note: This is required because 128 is added for intra blocks post inverse transform in advanced profile and also to find out if Motion vectors are adjusted or not. This field is used in both VLD and IT modes.							
		Value	Name	e Description					
		Oh         [Default]         current picture is in Simple or Main Profile (No need to distinguish S and Main Profile)							
		1h		current picture is in Advanced Profile					
1	0:6	Reserved							
		Format		MBZ					
	5	Note : a may stil This fie bPicBac The Int	a B pictu I need to Id is use kwardPr ra Pictur type, as	<b>liction Present Flag</b> ure that only uses forward prediction may have this flag set to 1 as well. Driver o provide a valid reference picture index. ed in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as rediction in DXVA2 VC1 spec. re Flag, Backward Prediction Present Flag and RefPicFlag are used to derive the specified in PTYPE for a frame, and in FPTYPE for a field, in DXVA2 VC1 VLD and					
	4	<b>Intra Picture Flag</b> This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as bPicIntra in DXVA2 VC1 spec. The Intra Picture Flag, Backward Prediction Present Flag and RefPicFlag are used to derive the picture type, as specified in PTYPE for a frame, and in FPTYPE for a field, in DXVA2 VC1 VLD and IT mode.							
			Name	Description					
		0h		entire picture can have a mixture of intra and inter MB type or just inter MB type.					



			MFD_VC	1_SF	HORT_PIC_S	STATE					
		1h	entire picture	is code	ed in intra MB type	2					
	3	SecondField This flag is set for the second field in field pictures.This field is used in both VLD and IT modes.									
	2	Reserved									
		Format: MBZ									
	1:0	<b>Picture Structure</b> This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as bPicStructure in DXVA2 VC1 spec. The Picture Structure and Progressive Pic Type are used to derive the picture structure as specified in FCM, in DXVA2 VC1 VLD and IT mode.									
		Valu	e Name			Description					
		01b		top	top field (bit 0)						
		10b		bott	tom field (bit 1)						
		11b		fram	ame (both fields are present)						
		00b		illeg	al						
3	31	Reserved									
		Format: MBZ									
	30	<b>Overlap Smoothing Enable Flag</b> This field is the decoded syntax element OVERLAP in bitstreamIndicates if Overlap smoothing is ON at the picture levelThis field is used in both VLD and IT modes									
		Value		-		Description					
		0h	Disable	to disable overlap smoothing filter							
		1h   Enable   to enable overlap smoothing filter									
	29	Range Reduction Scale									
		Access:				None					
		This field specifies whether the reference picture pixel values should be scaled up or scaled down on-the-fly, if RangeReduction is Enabled.NOTE: This bit is derived by driver for Main Profile only. Ignored in Simple and Advanced Profiles. This field is used in both VLD and IT modes.This is derived by driver from the history of RANGERED and RANGEREDFRM syntax elements (i.e. of forward/preceding reference picture) and those of the current picture. RANGERED is the same as (bPicOverflowBlocks » 3) & 1. RANGEREDFRM is the same as (bPicDeblocked » 5) & 1. For the current picture is a B picture, this field represents the state of the forward/preceding reference picture onlyDriver is responsible to keep RangeReductionScale, RangeReduction Enable and RANGERED Present Flag of current picture coherent.									
		Value	Name			Description					
		0h Disable [Default]			Scale down reference picture by factor of 2						
		1h	Enable								



		MFC	)_V(	C1_SHO	RT_PIC_S	STATE			
28	<b>Range Reduction Enable</b> This field specifies whether on-the-fly pixel value range reduction should be performed for the preceding (or forward) reference picture. Along with RangeReductionScale to specify whether scale up or down should be performed. It is not the same value as RANGEREDFRM Syntax Element (DXVA_PictureParameters bPicDeblocked bit 5) in the Picture Header.This field is for Main Profile only. Simple Profile is always disable, and not applicable to Advanced Profile. This field is used in both VLD and IT modes.This is derived by driver from the history of RANGERED and RANGEREDFRM syntax elements (i.e. of forward/preceding reference picture) and those of the current picture.RANGERED is the same as (bPicOverflowBlocks » 3) & 1. RANGEREDFRM is the same as (bPicDeblocked » 5) & 1.For the current picture is a B picture, this field represents the state of the forward/preceding reference picture onlyDriver is responsible to keep RangeReductionScale, RangeReduction Enable and RANGERED Present Flag of current picture coherent.								
	Value		Name			Description			
	0h Disable [D			t]	Range reduc	ction is not performed			
	1h	Enable			Range reduction is performed				
27:24	Reserved								
	Format:					MBZ			
23:22	This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as bPicExtrapolation in DXVA2 VC1 spec. The Picture Structure and Progressive Pic Type are used to derive the picture structure as specified in FCM, in DXVA2 VC1 VLD and IT mode.         Value       Name       Description         0       progressive only picture         1       progressive only picture								
	2			•	ame-interlace or field-interlace)				
	3		illega						
21	Reserved       Format:     MBZ								
20:16	P-Pic Ref Distance								
	Access:					None			
	This element defines the number of frames between the current frame and the reference frame. It is the same as the REFDIST SE in VC1 interlaced field picture header. It is present if the entry- level flag REFDIST_FLAG == 1, and if the picture type is not one of the following types: B/B, B/BI, BI/B, BI/BI. If the entry level flag REFDIST_FLAG == 0, REFDIST shall be set to the default value of 0.This field is used in DXVA2 VC1 VLD mode only, not used in IT and intel VC1 VLD Long Format modes.								
	Value			Name					
	0-16			unsigned integer					
	0-10			unsigned inte	eger				



			MFC	D_VC1_SHORT_PIC_STATE				
15:14	QUANTIZER							
	Value	Name		Description				
	00b		implio	implicit quantizer at frame leve				
	01b		explicit quantizer at frame level, and use PQUANTIZER SE to specify uniform or non-uniform					
	10b		explic	explicit quantizer, and non-uniform quantizer for all frames				
	11b		explic	it quantizer, and uniform quantizer for all frames				
13	MULTIRES Present Flag (for Simple/Main Profile only)							
	Value Na		ame	Description				
	0h			RESPIC Parameter is present in the picture header				
	1h			RESPIC Parameter is present in the picture header				
12	SYNCMARKER Present Flag (for Simple/Main Profile only)							
	Value	Nam	е	Description				
	0			Bitstream for Simple and Main Profile has no sync marker				
	1		Bit	Bitstream for Simple and Main Profile may have sync marker(s)				
	RANGERED Present Flag (for Simple/Main Profile only)         It is needed for Picture Header Parsing.Driver is responsible to keep RangeReductionScale         RangeReduction Enable and RANGERED Present Flag of current picture coherent.         Value       Name         Description							
	0		Range Reduction Parameter (RANGEREDFRM) is not present in the picture header					
	1		Range	Range Reduction Parameter (RANGEREDFRM) is present in the picture header.				
10:8	8 MAXBFRAMES Number of consecutive B Frames.							
7	PANSC	AN Pres	ent Fl	it Flag				
	Value	Nar	ne	Description				
	0		Pa	an Scan Parameters are not present in the picture header				
	1		Pa	Pan Scan Parameters are present in the picture header				
6	<b>REFDIST_FLAG</b> For header parsing REFDIST.This is used in DXVA2 VC1 VLD mode only, not used in IT and intel VC1 VLD modes.							
5	<b>LOOPFILTER Enable Flag</b> This filed is the decoded syntax element LOOPFILTER in bitstream. It indicates if In-loop Deblocking is ON according to picture level bitstream syntax control. This bit affects BSD unit and also the loop filter unit.When this bit is set to 1, PostDeblockOutEnable field in MFX_PIPE_MODE_SELECT command must also be set to 1. In this case, in-loop deblocking operation follows the VC1 standard - deblocking doesn't cross slice boundary.When this bit is set to 0, but PostDeblockOutEnable field in MFX_PIPE_MODE_SELECT command is set to 1. It							



				MFC	)_V	C1_SHORT_PIC_S	STATE
				•		•	olocking. In this case, deblocking n VLD mode only, not in IT mode.
		Valu	e	Nam	е		Description
		0				In-Loop-Deblocking-Filter	is disabled
		1				In-Loop-Deblocking-Filter	is enabled
	4	This fiel identical modes.lt	d speci to the t is deri	fies wh variabl ved fro	ether e FAS m FA	STUVMC in VC1 standard.Th	is rounded to half or full pel position. It is his field is used in both VLD and IT d8 » 4) & 1 in both VLD and IT modes,
		Value		Name			Description
		0h			n	o rounding	
		1h			q	uarter-pel offsets to half/ful	l pel positions
	3	EXTEND BitFieldI		/ Prese	ent Fl	ag	
		Value	e N	ame		C	Description
		0h			Exte	nded_MV is not present in t	the picture header
		1h			Exte	nded_MV is present in the p	picture header
	2:1	DQUAN	Т				
		Access:					None
		Format:					U2
		Use for	Picture	Heade	r Par	sing of VOPDUANT element	ts
		Value				Nam	e
		0h	[Defa	ult]			
		00b					izer cannot vary in frame, same used for all MBs in the frame
		01b		re	fer to	VC1 Spec. for all the MB p	osition dependent quantizer selection
		10b		w		TPQUANT while the rest of	icture edge boundary shall be quantized the macroblocks shall be quantized with
		11b	Reserv	/ed			
	0	VSTRAN	ISFORM	M flag			
		Value		Name			Description
		0h	Disa	able	va	riable-sized transform codi	ng is not enabled
		1h	Ena	ble	va	riable-sized transform codi	ng is enabled
4	31:29	Reserve	d				
		Format:	M	BZ (for	poss	ible future change to BFract	tion Enumeration)



	MFD_VC1_SHORT_PIC_STATE
28:24	<b>BFraction Enumeration</b> This field is the scale factor for computing Direct-mode motion vectors. It is derived from the variable BFRACTION in the VC1 standard, section 8.4.5.4.There are only 21 valid values corresponding to the 21 encodings of BFRACTION as shown in the table here. Other values are reserved. The VLD decoded value of BFRACTION (from the picture header) is mapped into an enum value from 0 to 20.(??? MSB of this field can be used to determine if BFRACTION is greater than or equal to 1/2, which is used to determine Motion Prediction Type for B pictures. Effectively, condition "BFRACTION >= 1/2" is equivalent to condition "ScaleFactor >= 128". ??? How can the enum replicate this feature ???)This field is only valid for B pictures. This field is used only in DXVA2 VC1 VLD mode, it is not used in Intel VC1 VLD Long Format mode and IT mode.BFRACTION VLCBFRACTION Enum0001/200011/310102/320111/431003/441011/551102/5611100003/5711100014/58111001 01/6911100115/61011101001/711111012/71211101103/71311101114/7141111005/7151111 0016/71611110101/81711110113/81811111005/81911111017/8201111111BI Pic Indicator31 (optional)
23	Reserved
	Format: MBZ Advanced Profile only; RANGE_MAPY_FLAG Range Mapping not supported
22:20	Reserved           Format:         MBZ Advanced Profile only; RANGE_MAPY Range Mapping not supported
19	Reserved
	Format: MBZ Advanced Profile only; RANGE_MAPUV_FLAG Range Mapping not supported
18:16	Reserved
	Format: MBZ Advanced Profile only; RANGE_MAPUV Range Mapping not supported
15:9	Reserved
	Format: MBZ
8	4MV Allowed Flag
7	POSTPROC Flag
6	PULLDOWN
5	INTERLACE
4	TFCNTRFLAG
3	FINTERFLAG
2	<b>REFPIC Flag</b> For a BI picture, REFPIC flag must set to 0For I and P picture, REFPIC flag must set to 0.For a B picture, REFPIC flag must set to 0, except for a B-field in interlaced field mode which can be 0 or 1 (e.g. the top B field can be used as a reference for decoding its corresponding bottom B-field in a field pair).In VLD mode, this flag cannot be used as an optimization signaling for an I or P picture that is not used as a reference picture.This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as bPicDeblockConfined[bit2] in DXVA2 VC1 spec.The Intra Picture Flag, Backward Prediction Present Flag and RefPicFlag are used to derive the picture type, as specified in PTYPE for a frame, and in FPTYPE for a field, in DXVA2 VC1 VLD and IT mode.





			MFD_	VC1_SHORT_PIC_STATE
	Value	Name		Description
	0h		the curr	ent picture after decoded, will never used as a reference picture
	1h		the curr	ent picture after decoded, will be used as a reference picture later
1	PSF			
0	EXTEND	ED_DM	V Preser	nt Flag
	Value	Ν	ame	Description
	0h	[Defa	ult]	Extended_DMV is not present in the picture header
	1h			Extended_DMV is present in the picture header



# MFX\_AVC\_IMG\_STATE

			MFX_AVC_I	MG	STATE	
Source:	Vic	deoCS				
Length Bias:	2					
	2					select and base address setting AVC Decoding Interface.
DWord	Bit				Description	
0	31:29	Command	l Туре			
		Default Va	alue:	3h PA	RALLEL_VIDEC	_PIPE
		Format:		ОрСс	ode	
	28:27	Pipeline				
		Default Va	alue:	2h N	FX_AVC_IMG_S	STATE
		Format:		OpC	ode	
	26:24	Media Co	mmand Opcode			
		Default Va	alue:		1h AVC_COM	MON
		Format:			OpCode	
	23:21	SubOpcoc	le A			
		Default Va	alue:			0h
		Format:				OpCode
	20:16	SubOpcoc	le B			
		Default Va	alue:			0h
		Format:				OpCode
	15:12	Reserved				
		Format:				MBZ
	11:0	DWord Le	ngth			
		Default Value:	0Ch Excludes DWord	d (0,1)		
		Format:	provide a dummy in	nage s	tate for stitch n	code mode000h, a special case to node operation. In this case, fields e state command are ignored by
1	31:16	Reserved				
		Format:				MBZ



		Μ	FX_AV	<b>C_I</b>	MG_STATE
	15:0	Frame Size			
		Format:			U16 in MB unit
		FrameSizeInMBs For encode mod	s must mato le if frame s nough bits t	ch the size is to sp	er. Its ignored for decoder.The value for e product of FrameWidthInMBs and FrameHeightInMBs. s 4Kx4K, then we need to specify 65535 in this field as becify 65536. This is used only for cabac zero work
		Value	Name		Description
		[1,65535]		rep	resenting Number of MBs [1,65535]
2	31:24	Reserved			
		Format:			MBZ
		(bit[31:24] must FrameHeightInN			ch the DXVA 16-bit definition for
	23:16	Frame Height			
		Format:		ι	J8-1 in MB unit
		254. The min val specified for Fra FrameWidthInM FrameSizeInMBs divided by 16, au from FrameHeig PicHeightInMbs	lue for Fram meHeightlr Bs * Framel s[14:0].e.g. f nd rounded htInMbs = = FrameHe	neHe nMBs Heigl for 19 d up, ( 2 - eight	nax allowed value for FrameHeightInMBsMinus1 is only eightInMBs is 1.Although the max. value that can be s is 255 (in the current implementation), htInMBs must not exceed the max value of 920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 i.e. effectively specified as 1088 instead).It is derived frame_mbs_only_flag ) * PicHeightInMapUnits and :InMbs / (1 + field_pic_flag ) internally done. For MBAFF, pair unit, so the bitstream sends only half frame height.
		Value	Name		Description
		[0,255]			representing height [1,256]
	15:8	Reserved			
		Format:			MBZ
		(bit[15:8] must l FrameWidthInM		matcl	h the DXVA 16-bit definition for
	7:0	Frame Width			
		Format:		ι	J8-1 in MB unit
		FrameWidthInM 254. The min val specified for Fra FrameWidthInM FrameSizeInMBs divided by 16, au	Bs is 255, th lue for Fram meWidthIn Bs * Frame\ s[14:0].e.g. f nd rounded	he m neWi MBs Widt for 19 d up,	VidthInMBsMinus1+ 1). Since the max value for hax allowed value for FrameWidthInMBsMinus1 is only idthInMBs is 1.Although the max. value that can be is 255 (in the current implementation), chInMBs must not exceed the max value of 920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 i.e. effectively specified as 1088 instead).It is derived frame_mbs_only_flag ) * PicWidthInMapUnits and



			Μ	FX_AVC_I	MG_STATE	
					•	c_flag ) internally done. For MBAFF, eam sends only half frame width.
		Va	alue	Name		Description
		[0,255]			representing width	[1,256]
3	31:29	Reserve	ed			
		Format	t:			MBZ
		(bit[31:	:29] must	t be zero to mate	ch the DXVA2 8-bit	definition for InitQpChroma[1])
	28:24	Signed specifie value of PPS.Chr	integer is the offs f the synt roma_qp_	set for determin tax element (Chı _offset [4:0] - ch	ng QP Cr from QP Y oma_qp_offset[9:0])	12 to +12 (according to AVC spec).It 7. It is set to the upper 5 bits of the 1) read from the current active 5; (from the current active 1) ffset_bits
	23:21	Reserve	ed			
		Format	t:			MBZ
		(bit[23:	:21] must	t be zero to mate	ch the DXVA2 8-bit	definition for InitQpChroma[1])
		specifie value of PPS.Chr	s the off f the synt roma_qp	set for determin tax element (Chı _offset [4:0] - ch	ng QP Cb from QP ` oma_qp_offset[9:0])	12 to +12 (according to AVC spec). It Y. It is set to the lower 5 bits of the ) read from the current active (from the current active ffset_bits
	15:14	Reserve	ed			
		Format	t:			MBZ
	13	RhoDo	main Ra	te Control Enak	le	
		Format	t:		Enab	ble
			VC_IMAG			rs are present in the t enables the Rho Domain statistics
		Value	Name		Descr	iption
		0	Disable	RhoDomain rat MFX_AVC_IMA	•	s are not present in
		1	Enable	RhoDomain rat MFX_AVC_IMA	e control parameter GE_STATE.	rs are present in
					Programming No	tes
		This fie	eld must	set to '0' for B p	ctures.	
	12	Weight	ted_Pred	I_Flag		
		Format	t:		Enab	ble



			MFX_	AVC_IMG_STATE
		Value	Name	Description
		0	Disable [ <b>Default]</b>	specifies that weighted prediction is not used for P and SP slices
		1	Enable	specifies that weighted prediction is used for P and SP slices
		This fis		Programming Notes
-	11.10			o '0' for B and I pictures.
	11.10	-		differently from DevSNB; DevIVB follows strictly DXVA2 AVC
		Value	Name	Description
		0	DEFAULT [ <b>Default]</b>	Specifies that the default weighted prediction is used for B slices
		1	EXPLICIT	Specifies that explicit weighted prediction is used for B slices
		2	IMPLICIT	Specifies that implicit weighted prediction is used for B slices.
		3	Reserved	Illegal value
				Programming Notes
		This fie	d must set to	0 for P and I pictures.
-	9:8			tructure, img_structure[1:0]
	5.0	-	-	p picture structure can only takes on 3 possible values
			Value	Name
		00b		Frame Picture
		01b		Top Field Picture
		11b 10b		Bottom Field Picture Invalid, not allowed.
		100		
				Programming Notes
		structu param	re. It must be c eter is specified	be used as a flag to distinguish between frame and field consistent with the field_pic_flag setting in the Slice Header.This d for Intel interface only, not present in the DXVA as a separate g_structure[1] is embedded inside the DXVA picture definition).
-	7:0	Reserve	ed	
		Format	t:	MBZ



			Μ	FX_A	VC_IMG_STA	TE	
4	31:16	MinFra	neWSiz	e			
		Default	Value:				0h
		Format					U16
						• •	Mininum Frame Size is
				•	for intel Rate Control	2	•
					a picture. Intel encod		ZERO_WORD insertion
					e sure that the value,	•	
		always le	ess than	maximu	m frame size <b>FrameB</b>		<b>RD 10 bits</b> 29:16).This
				in Decoc			
				5	e 02^18-1 nits is 00.		
					)2^20-1 when MinF	rameWSizeUnits is	01.
		_		-	)2^26-1 when MinF		
		Program	imable i	range is C	)2^32-1 when MinF	rameWSizeUnits is	11.
	15	MbStat	Enabled			T	
		Format				Enable	
			-			-	uffer) Note: For multi-
					except the first one neer the some memory ban		e to 1. By setting the
		Value		ame	e some memory ban	Description	
		0	Disal		Disable Reading of Ma		ffer
		1	Enab		nable Reading of Ma		
	14	LoadSlie			<u></u>		
		Format		erriag		Enable	
				PointerPe	rSlice (Encoder-only)		e slice picture and
		addition	al head	er/data ir	nsertion before and a	fter an encoded slig	ce.When this field is set
			•		•		rame. For subsequent
					eam data are stitched	0	each slice of a frame.
					for different slices of a		
		memory					
		Value	Name			Description	
		0	Disable	Load Bit	Stream Pointer only o	once for the first sli	ce of a frame
		1	Enable				each slice, reload the
					ation of the bitstrean		direct PAK-BSE
				Object I	Data Start Address fie		
	13	Reserve					
	12	MvUnpa MV/UpD		-	codor Only)This field	is reconved in Dece	da mada
		Value		Name	coder Only)This field	Description	
		value		vanne		Description	



		MFX_AV	C_IMG_STATE	
	0 P.	ACKED	use packed MV format (compliant t	o DXVA)
	1 U	NPACKED	use unpacked 8MV/32MV format or	nly
		mat IDC, Chro	maFormatIdc[1:0]It specifies the sam	pling of chroma
	Value		Name	Description
	00b	monochrome	picture	Desc
	01b	4:2:0 picture		Desc
	10b	4:2:2 picture	(not supported)	
	11b	4:4:4 picture	(not supported)	
			Programming Notes	
			syntax element read from the currer me Flag (monochrome_flag) can be d	
9	Reserved			
	Format:		MBZ	
8		el MvFormat fla	ag (Encoder Only)(This bit must be se	t to zero in IVB:GT2:A0)
		me	Description	
	0 IGN	When bi each MB	ignore MvFormat in the MB data. t 12 == 0, all MBs use packed MV for data must use unpacked MV format V involved, and 32MV if there are so	, 8MV when there is no
	1 FOL	LOW HW PAK	will follow MvFormat value set within	n each MB data.
			Programming Notes	
	and the 32M	dV unpacked f	two values: the 8MV unpacked form ormat (MvFormat =110b).This bit car of this register) is set otherwise system	n be set only when
7	EntropyCod		н <b>с</b>	
	Entropy Coo	ding Flag, entro	ppy_coding_flag Name	Description
		CAVI C bit-cori	al encoding mode	Desc
			ial encoding mode.	Desc
	1			Desc
			Programming Notes	
	•		possible bit stream encoding modes ment read from the current active PF	



		MF	X_AVC	C_IMG_STATE
6	-	posableFla	-	
	Value	t Img Dispo Name	sable Fla	g or Non-Reference Picture Flag Description
			T the ev	
	0	REFERENC	for ot	irrent decoding picture may be used as a reference picture hers
	1	DISPOSAB	(e.g. a	arrent decoding picture is not used as a reference picture B-picture cannot be a reference picture for any quent decoding)
				Programming Notes
	elemer	nt from a N	AL unit. V	<pre>sableFlag = (nal_ref_idc == 0). nal_ref_idc is a syntax When this flag is set, no reference picture and DMV are v valid for VLD decoding mode.</pre>
5	Constra		Prediction	n Flag, constrained_ipred_flagIt is set to the value of the nation of the national set in the national set in t
	Value	Nan	ne	Description
	0	INTRA_AN	D_INTER	allows both intra and inter neighboring MB to be used in the intra-prediction encoding of the current MB.
	1	INTRA_ON	ILY	allows only to use neighboring Intra MBs in the intra- prediction encoding of the current MB. If the neighbor is an inter MB, it is considered as not available.
	Direct & elemen vectors When fi	t in the curr in the Dire rame_mbs_ e consistent	rent active ct MV coc only_flag	irect_8x8_inference_flagIt is set to the value of the syntax e SPS.It specifies the derivation process for luma motion ding modes (B_Skip, B_Direct_16x16 and B_Direct_8x8). is equal to 0, direct_8x8_inference_flag shall be equal to 1.It frame_mbs_only_flag and transform_8x8_mode_flag
	Value	Name		Description
	0		( allows s 4x8)	subpartitioning to go below 8x8 block size (i.e. 4x4, 8x4 or
	1	BLOCK	-	processing only at 8x8 block size. MB Info is stored for 8x8 ze.
	8x8 ID0		m Mode I	Flag, trans8x8_mode_flagSpecifies 8x8 IDCT transform may et to the value of the syntax element in the current active
	Value	Name		Description
	0	4x4 no	o 8x8 IDC	T Transform, only 4x4 IDCT transform blocks are present
	1	8x8 8x	<8 Transfo	prm is allowed



			M	FX_AVC_IM	G STATE
	2	Frame	/lbOnlyF	<b>lag</b> flag, frame_mbs_o	
			Name		Description
		0		not true ; effectivel	y enables the possibility of MBAFF mode.
		1	TRUE t		Bs can occur in this sequence, hence disallows the
	1	MBAFF (mb_ada syntax e current mbaff_f all the s the field img_stre	aptive_fra element in Slice Hea rame_flag lices of a l_pic_flag ucture[1:(	active, mbaff_fram ame_field_flag && n the current activ der. They both are g is a Slice Header picture.It must be and the frame_m 0] indicates the cu	he_flag.It is derived from MbaffFrameFlag = ! field_pic_flag ). mb_adaptive_frame_field_flag is a e SPS and field_pic_flag is a syntax element in the e present only if frame_mbs_only_flag is 0. Although parameter, its value is expected to be the same for consistent with the mb_adaptive_frame_field_flag, bs_only_flag settings.This bit is valid only when the rrent picture is a frame.
		-	alue	Name	Description
		0		FALSE	not in MBAFF mode
		1		TRUE	in MBAFF mode
	0	to the s the img	icture flag ame valu _structure	e as the syntax ele e[1:0] and the fran	ecifies the current slice is a coded field or not. It is set ment in the Slice Header. It must be consistent with ne_mbs_only_flag settings. Although field_pic_flag is a expected to be the same for all the slices of a
		Va	lue	Name	Description
		0h		FRAME	a slice of a coded frame
		1h		FIELD	a slice of a coded field
5	31	Trellis (	Quantiza	tion Enabled (TQ	Enb)
[Existslf]Encode		Format			Enable
Only		values f	or each n	ion-zero coefficier	ality of AVC CABAC encoder by selecting quantized it so as to minimize the total R-D cost.This flag is rwise, this flag should be disabled.
		Va	lue	Name	Description
		0h		Disable	Use Normal
		1h		Enable	Use Trellis quantization
	30:28	This roo when To	unding so QEnb is so	et to 1 in AVC CAE	<b>QR)</b> ied to the quantized coefficients ranging from 0 to 1 BAC mode. One of the following values is added to rating fractional part.



	i i			
	Valu	ue	Name	Description
	000b			Add 1/8
	001b			Add 2/8
	010b			Add 3/8
	011b			Add 4/8 (rounding 0.5)
	100b			Add 5/8
	101b			Add 6/8
	110b	I	Default	Add 7/8 (Default rounding 0.875)
	TQEnb= TQChro Valu 0h	=1, TQ( omaDis <b>Je</b>	ChromaDisat able=1. Name	ble chroma TQ. To enable TQ for both luma and chroma, ble=0. To enable TQ only for luma, TQEnb=1, Description Enable Trellis Quantization chroma
	1h		Default	Disable Trellis Quantization chroma
001-				
26:17	Reserve			
	Format	t:	Flag	MBZ
26:17 16	Format NonFir This sig	t: <b>stPass</b> gnals th	ne current pa	iss is not the first pass. It will imply designate HW behavior:
	Format NonFir This sig e.g Value	t: <b>stPass</b> gnals th Name	ne current pa	uss is not the first pass. It will imply designate HW behavior: Description
	Format NonFir This sig	t: <b>stPass</b> gnals th Name	ne current pa	iss is not the first pass. It will imply designate HW behavior:
	Format NonFir This sig e.g Value	t: <b>stPass</b> gnals th Name	e Always us PAK	uss is not the first pass. It will imply designate HW behavior: Description
	Format NonFir This sig e.g Value Oh	t: stPass gnals th Nam Disab Enable	e Always us PAK	iss is not the first pass. It will imply designate HW behavior: Description e the MbQpY from initial PAK inline object for all passes of
16	Format NonFir This sig e.g Value Oh 1h	t: stPass gnals th Disab Enable ed	e Always us PAK	iss is not the first pass. It will imply designate HW behavior: Description e the MbQpY from initial PAK inline object for all passes of
16	Format NonFir This sig e.g Value Oh 1h Reserve	t: stPass gnals th Disab Enable ed t:	e Always us PAK	oss is not the first pass. It will imply designate HW behavior: Description e the MbQpY from initial PAK inline object for all passes of pY from stream-out buffer if MbRateCtrlFlag is set to 1
16	Format NonFir This sig e.g Value Oh 1h Reserve	t: stPass gnals th Disab Enable ed t: ed	e Always us PAK	oss is not the first pass. It will imply designate HW behavior: Description e the MbQpY from initial PAK inline object for all passes of pY from stream-out buffer if MbRateCtrlFlag is set to 1
16	Format NonFir This sig e.g Value Oh 1h Reserve Format Format MinFra	t: stPass gnals th Disab Enable ed t: ed t: meWS	e Use MbQ	Description The MbQpY from initial PAK inline object for all passes of pY from stream-out buffer if MbRateCtrlFlag is set to 1 MBZ MBZ
16 15:13 12	Format NonFir This sig e.g Value Oh 1h Reserve Format Format This fie	t: stPass gnals th Disab Enable ed t: ed t: meWS	e Use MbQ	Iss is not the first pass. It will imply designate HW behavior: Description e the MbQpY from initial PAK inline object for all passes of pY from stream-out buffer if MbRateCtrlFlag is set to 1 MBZ MBZ Frame Size Units
16 15:13 12	Format This sig e.g Value Oh 1h Reserve Format MinFra This fie Value	t: stPass gnals th Nam Disab Enable ed t: ed t: meWS eld is th	e Use MbQ	Iss is not the first pass. It will imply designate HW behavior: Description e the MbQpY from initial PAK inline object for all passes of pY from stream-out buffer if MbRateCtrlFlag is set to 1 MBZ MBZ Frame Size Units Description
16 15:13 12	Format This sig e.g Value Oh 1h Reserve Format Format MinFra This fie Value 00b	t: stPass gnals th Nam Disab Enable ed t: ed t: meWS eld is th comp	e Current pa e Always us PAK e Use MbQ SizeUnits he Minimum Name patibility mod	Iss is not the first pass. It will imply designate HW behavior:           Description           e the MbQpY from initial PAK inline object for all passes of           pY from stream-out buffer if MbRateCtrlFlag is set to 1           MBZ           Frame Size Units           Description           MBZ
16 15:13 12	Format NonFir This sig e.g Value 0h 1h Reserve Format Reserve Format This fie Value 00b 01b	t: stPass gnals th Disab Enable ed t: ed t: ed t: ed t: 16 by	e Current pa e Always us PAK e Use MbQ SizeUnits he Minimum Name patibility mod	Iss is not the first pass. It will imply designate HW behavior:           Description           e the MbQpY from initial PAK inline object for all passes of           pY from stream-out buffer if MbRateCtrlFlag is set to 1           MBZ           Frame Size Units           Description           MBZ           MBZ           MBZ           MBZ
16 15:13 12	Format This sig e.g Value Oh 1h Reserve Format Format MinFra This fie Value 00b	t: stPass gnals th Nam Disab Enable ed t: ed t: meWS eld is th comp	e Current pa e Always us PAK e Use MbQ GizeUnits ne Minimum Name patibility moo	Iss is not the first pass. It will imply designate HW behavior:           Description           e the MbQpY from initial PAK inline object for all passes of           pY from stream-out buffer if MbRateCtrlFlag is set to 1           MBZ           Frame Size Units           Description           MBZ



			Μ	FX_AVC_IMG_STATE				
		Value	Name	Description				
		0h	Apply accumulative delta QP for consecutive passes on top of the macroblock QP values in inline data					
		1h	Enable	Apply RC QP delta to suggested QP values in Macroblock Status Buffer except the first pass.				
		Programming Notes						
			0	ored when MacroblockStatEnable is disabled or MB level Rate control rent MB is disable in Macroblock Status Buffer.				
	8	Reserve	ed					
		Format		MBZ				
	7		-	pcmFlag - ForceIPCMControlMask Force IPCM for Intra or Inter Macroblock size conformance mask.				
		Value	Nan	ne Description				
		0h	Disabl	le Do not change intra or Inter macroblocks even				
		1h	Enable	Change intra or Inter macroblocks MB_type to IPCM				
				Programming Notes				
		This field is ignored when MacroblockStatEnable is disabled or MB level Intra MB conformance flag for the current MB is disable in Macroblock Status Buffer.						
	6:4	Reserved						
		Format: MBZ						
	3	This is		Flag - FrameBitRateMinReportMask bit controlling if the condition of frame level bit count is less than n				
		Value	Name	Description				
		0h	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.				
		1h	Enable	set bit0 and bit 1of MFC_IMAGE_STATUS control register if the total frame level bit counter is less than or equal to Frame Bit rate Minimum limit.				
	2		ag - FrameBitRateMaxReportMask bit controlling if the condition of frame level bit count exceeds ax.					
		Value	Name	Description				
		0	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.				
		1	Enable	Set bit0 and bit 1 of MFC_IMAGE_STATUS control register if the total frame level bit counter is greater than or equal to Frame Bit rate Maximum limit.				



MFX_AVC_IMG_STATE								
	1	InterMbMaxBitFlag - InterMBMaxSizeReportMask This is a mask bit controlling if the condition of any inter MB in the frame exceeds InterMBMaxSize.						
		Value	Name			Descri	ption	
		0	Disable	Do not	t update bit0	of MFC_IMAGE_	STATUS control register.	
1 Enab			Enable	counte	Set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Inter MB Conformance Max size limit.			
	0	This is		it contr	Flag - IntraMBMaxSizeReportMask it controlling if the condition of any intra MB in the frame exceeds			
		Value	Name			Descri	ption	
		0h	Disable	Do not	t update bit0	of MFC_IMAGE_	STATUS control register.	
		1	Enable	counte	set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Intra MB Conformar Max size limit.			
6	31:28	Reserve	ed					
[ExistsIf]Encode	27:16	InterM	bMaxSz					
Only		Format	t:				U12	
			ld, Inter I Inter MB		nformance Ma	ax size limit,indic	cates the allowed max bit count	
	15:12	Reserve						
		Format	t:				MBZ	
	11:0		bMaxSz					
		Exists I	f:			//Intra Only		
		Format	t:			U12		
			eld, Intra r Intra MI		nformance Ma	ax size limit,indic	cates the allowed max bit count	
		All IPC	M MBs sl	nould ig	gnore this Ma	x size limit.		
7	31:17	Reserve	ed					
[ExistsIf]Encode Only	16	Reserve	ed					
Only	15:1	Reserve	ed					
	0		p MB Tra		flag			
		Value	Nar	ne			scription	
		0	Disable [ <b>Defaul</b> t	t]	VSL will only	fetch the currer	nt MB data.	



			MFX	(_AVC_IMG_STATE					
		1	Enable	When this bit is set VSL will make extra fetch to memory to fetch the MB data for top MB.					
8	31:24	SliceDeltaQpMax[3]							
[ExistsIf]Encode Only		Format: S7							
-		Range	e: [0:MAX_QP	_DELTA]					
		1/8 reg MFC_I exceed Frame	This field is the Slice level delta QP for total bit-count above FrameBitRateMax - first 1/8 regionThis field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame exceeds FrameBitRateMax but is within 1/8 of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the range of (FrameBitRateMax, (FrameBitRateMax+ FrameBitRateMaxDelta»3).						
	23:16	SliceD	eltaQpMax[	2]					
		Forma		U8					
		Range	e: [0:MAX_QP	_DELTA]					
		This field is the Slice level delta QP for bit-count above FrameBitRateMax - above 1/4 and below 1/ 4 This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between 1/8 and <sup>1</sup> / <sub>4</sub> of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the range of ((FrameBitRateMax+ FrameBitRateMaxDelta»3), (FrameBitRateMax+ FrameBitRateMaxDelta»2).							
	15:8	SliceD	eltaQpMax[	1]					
		Forma	it:	S7					
		Range	:: [0:MAX_QP	_DELTA]					
			and be MFC_I betwe range	elow 1/2 This MAGE_STATI en ¼ and ½	ce level delta QP for bit-count above FrameBitRateMax - above1/4 s field is used to calculate the suggested slice QP into the US control register when total bit count for the entire frame is of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the tRateMax+ FrameBitRateMaxDelta»2), (FrameBitRateMax+ Delta»1).				
	7:0	SliceD	eltaQpPMax	(0)					
		Forma	it:	S7					
		Range	e: [0:MAX_QP	_DELTA]					
		This field 2This field contro by mo	eld is the Slic field is used t ol register wh ore than half	te level delta QP for bit-count above FrameBitRateMax - above 1/ to calculate the suggested slice QP into the MFC_IMAGE_STATUS then total bit count for the entire frame is above FrameBitRateMax the distance of FrameBitRateMaxDelta , i.e., in the range of (+ FrameBitRateMaxDelta»1), infinite).					



		MFX_AVC_IMG_STATE							
9	31:24								
[ExistsIf]Encode		Format:	S7						
Only									
		Range: [0:MAX_QP_DELTA]							
		This field is the Slice level delta QP for total bit-count be							
		1/8 regionThis field is used to calculate the suggested sli MFC_IMAGE_STATUS control register when total bit cour							
		than FrameBitRateMin and greater than or equal to 1/8 t							
		FrameBitRateMinDelta from FrameBitRateMin, i.e., in the							
		FrameBitRateMinDelta»3), FrameBitRateMin).							
	23:16	SliceDeltaQpMin[2]							
		Format:	S7						
		Range: [0:MAX_QP_DELTA]							
		This field is the Slice level delta QP for bit-count below F							
		and above 1/ 4This field is used to calculate the suggester MFC_IMAGE_STATUS control register when total bit cour							
		between one-eighth and quarter the distance of FrameBitRateMinDelta from							
		FrameBitRateMin, i.e., in the range of [(FrameBitRateMin-	- FrameBitRateMinDelta»2),						
		(FrameBitRateMin- FrameBitRateMinDelta»3)).							
	15:8	SliceDeltaQpMin[1]							
		Format:	S7						
		Range: [0:MAX_QP_DELTA]							
		This field is the Slice level delta QP for bit-count below F	rameBitBateMin- below 1/4						
		and above 1/ 2This field is used to calculate the suggested slice QP into the							
		MFC_IMAGE_STATUS control register when total bit cour	nt for the entire frame is						
		between quarter and half the distance of FrameBitRateM							
		FrameBitRateMin, i.e., in the range of [(FrameBitRateMin- (FrameBitRateMin- FrameBitRateMinDelta»2)).	- FrameBitRateMinDelta»1),						
	7.0								
	7:0	SliceDeltaQpMin[0] Format:	S7						
		l'offiat.	51						
		Range: [0:MAX_QP_DELTA]							
		This field is the Slice Level Delta QP for bit-count below F	FrameBitRateMin - below 1/						
		2This field is used to calculate the suggested slice QP int	2This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS						
		control register when total bit count for the entire frame							
		more than half the distance of FrameBitRateMinDelta , i.e							
10	24	more than half the distance of FrameBitRateMinDelta , i.e (FrameBitRateMin- FrameBitRateMinDelta»1).							
10 [ExistsIf]Encode	31	more than half the distance of FrameBitRateMinDelta , i.e							



			Μ	FX_AVC_	IMG_STATE		
Only		Value	Name		Description		
		0	Byte	Byte FrameBitRateMax is in units of 32 Bytes when FrameBitrateMaxUnitMode is 1 and in units of 128 Bytes if FrameBitrateMaxUnitMode is 0			
		1	Kilo Byte	, , , , , , , , , , , , , , , , , , ,			
	30						
		Value		Name	Description		
		0h	compa	tibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)		
		1h	New m	ode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)		
	29:16	<b>FrameBitRateMax</b> This field is the Frame Bitrate Maximum Limit. This field along with FrameBitrateMaxUnit determines maximum allowed bits in a frame before multi-pass gets triggered (when enabled). In other words, multi-pass is triggered when the actua frame byte count exceeds this value. When FrameBitrateMaxUnitMode is 0(compatibility mode) bits 16:27 should be used, bits 28 and 29 should be 0					
		Value	e Nan	ne	Description		
		0-512K	mmable range is 0-512KB when FrameBitrateMaxUnit is				
		0- 8190KE	3	The programits 1.	mmable range is 0-8190KB when FrameBitrateMaxUnit		
	15		<b>itrateM</b> ld is the		Ainimum Limit Units.		
		Value	Name		Description		
		0	Byte	FrameBitrateN	Max is in units of 32 Bytes when 1inUnitMode is 1 and in units of 128 Bytes if 1inUnitMode is 0		
		1	Kilo Byte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0			
	14			<b>inUnitMode</b> Frame Bitrate N	Minimum Limit Units.		
		Value		Name	Description		
		0h	Compa	tibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)		
		1h	New m	ode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)		
	13:0	Rangel		rammable rang	ge 0-512KB When FrameBitrateMinUnit is in 90 KB when FrameBitrateMinUnit is in 1.This field is the		



MFX_AVC_IMG_STATE								
		Frame Bitrate Minimum Limit ()This field along with FrameBitrateMinUnit determines minimum allowed bits in a Frame before Multi-Pass gets triggered (when enabled). In other words, multi-pass is triggered when the actual frame byte count is less than this value. When FrameBitrateMinUnitMode is 0 (compatibility mode) bits 0:11 should be used, bits 12 and 13 should be 0.						
11	31	Slice Sta	Slice Stats Streamout Enable					
[ExistsIf]Encode	30:16	FrameBi	itRate	MaxDelt	a			
Only		Format:				U15		
		shares th	This field is used to select the slice delta QP when FrameBitRateMax Is exceeded. It shares the same FrameBitrateMaxUnit. When FrameBitrateMaxUnitMode is 0(compatibility mode) bits 16:27 should be used, bits 28, 29 and 30 should be 0.					
		Value	e I	Name	Desc	ription		
		0-1024	КВ		The Programmable range 0-10 FrameBitRateMaxUnit is 0.	24KB when		
		0- 16380K	В		The Programmable range is 0- FrameBitRateMaxUnit is 1.	16380KB when		
		0h	0h [Default]					
	15	Reserve	d					
		Format:			Ν	MBZ		
	14:0	FrameBi	itRatel	MinDelt	a			
		_	-	-	able range 0-1024KB When Fra e range is 0-16380KB when Frar	meBitrateMinUnit is in meBitrateMinUnit is in 4Kbytes.		
		when F FrameE 12, 13 a FrameE	rameBi BitrateN and 14 BitRatel	itRateMi ⁄IinUnitN should l	ect the slice delta QP n Is exceeded. It shares the san Aode is 0(compatibility mode) b be 0.Note: HW requires the foll- a <= 2*FrameBitRateMinMust b	bits 0:11 should be used, bits owing condition		
12	31:21	Reserve	d					
		Format:			Ν	MBZ		
	20	VMD Er	ror Log	gic				
		Val	ue		Name	Description		
		0		Disable	[Default]			
		1		Enable		Error Handling		
	19	Reserve	d					
		Format:			Ν	MBZ		
	18	VAD Err	or Log	jic				
		Value	Na	ame	Dese	cription		
		0	Enable		Error reporting ON in case of	premature Slice done		



			MFX_	AVC_IMG_ST	ATE					
			[Default]							
		1	Disable	CABAC Engine will premature slice do		e bitstream in case of				
	17	Reserve	d							
	16	Reserve	d							
	15:0	Reserve	d							
		Format:			MBZ					
13	31:30	Reserve	d		1					
		Format:			MBZ					
	29			Performed MMCO5 Pic has performed th	e memory_man	agement_control_operation				
	28:24	Number	r of Reference	Frames		1				
		Format:				U5				
		Range:	Range 0 to Ma	xDpbSize (=16 for Le	evel 4.1)					
				-		es, field pairs, unpaired field)				
				DBP for decoding th		• •				
	23:22	Reserve	d							
		Format:			MBZ					
	21:16	Number	r of Active Re	ference Pictures fro						
				Format: U6-1						
		Specifies the initial maximum reference index value minus 1 to access the L1 List. It is extracted from PPS. It corresponds to the number of active reference from L1 to decode the current picture. It can be modified by the slice header num_ref_idx_active_override_flag is set. Only valid for B picture.								
		List. It is from L1	extracted from to decode the	n PPS. It corresponds current picture. It ca	lex value minus to the number n be modified b	of active reference pictures y the slice header if				
		List. It is from L1	extracted from to decode the	n PPS. It corresponds current picture. It ca erride_flag is set. Onl	lex value minus to the number n be modified b	of active reference pictures y the slice header if				
		List. It is from L1	extracted from to decode the _idx_active_ove	n PPS. It corresponds current picture. It ca erride_flag is set. Onl	lex value minus to the number n be modified b	of active reference pictures y the slice header if ure.				
	15:14	List. It is from L1 num_ref	extracted from to decode the _idx_active_ove Valu	n PPS. It corresponds current picture. It ca erride_flag is set. Onl	lex value minus to the number n be modified b	of active reference pictures y the slice header if ure.				
	15:14	List. It is from L1 num_ref [0,31]	extracted from to decode the _idx_active_ove Valu	n PPS. It corresponds current picture. It ca erride_flag is set. Onl	lex value minus to the number n be modified b	of active reference pictures y the slice header if ure.				
	15:14	List. It is from L1 num_ref [0,31] Reserve Format:	extracted from to decode the _idx_active_ove Valu	n PPS. It corresponds current picture. It ca erride_flag is set. Onl	lex value minus to the number n be modified b y valid for B pict MBZ	of active reference pictures y the slice header if ure.				
		List. It is from L1 num_ref [0,31] Reserve Format:	extracted from to decode the _idx_active_ove Valu d	n PPS. It corresponds current picture. It ca erride_flag is set. Onl .e	lex value minus to the number n be modified b y valid for B pict MBZ	of active reference pictures y the slice header if ure.				
		List. It is from L1 num_ref [0,31] Reserve Format: Specifie List. It is from L0	extracted from to decode the _idx_active_ove Valu d d r of Active Re s the initial ma extracted from to decode the	n PPS. It corresponds current picture. It ca erride_flag is set. Onl Je ference Pictures fro aximum reference inc	lex value minus to the number n be modified b y valid for B pict MBZ mL0 U6-1 lex value minus to the number n be modified b	of active reference pictures y the slice header if ture. Name 1 to access the L0 Reference of active reference pictures y the slice header if				
		List. It is from L1 num_ref [0,31] Reserve Format: Specifie List. It is from L0	extracted from to decode the _idx_active_ove Valu d d r of Active Re s the initial ma extracted from to decode the	PPS. It corresponds current picture. It ca erride_flag is set. Onl ference Pictures fro eximum reference inco n PPS. It corresponds current picture. It ca erride_flag is set. Vali	lex value minus to the number n be modified b y valid for B pict MBZ mL0 U6-1 lex value minus to the number n be modified b	of active reference pictures y the slice header if ture. Name 1 to access the L0 Reference of active reference pictures y the slice header if				



		MFX_AV	C_IMG_STATE				
	7:0	Initial QP Value					
		Format:		S7			
		Range: [-26,25]					
			y further get modified by				
		slice_qp_delta in slice hea	B header.				
14	31:24	Log2_max_pic_order_cnt					
[ExistsIf] Short		Exists If:	//Short Format Only				
Format only		It is a SPS syntax element, used to determine how many bits in the bitstream a to represent pic_order_cnt_lsb syntax element in the slice header.Unsigned					
	23:16	Log2_max_frame_num_n	ninus4				
		Exists If:	//Short Format Only				
		•		nany bits in the bitstream are used			
		to represent frame_num sy	yntax element in the slice h	neader.Unsigned.			
	15	deblocking_filter_control_present_flag					
		Exists If:	//Short Format Only				
		It is a PPS syntax element, indicates if more deblocking filter control syntax elements are present in the slice header.					
	14:12	num_slice_groups_minus	1				
		Exists If:	//Short Format Only				
			element.Use for Slice Head if any, but is not used by F				
	11	redundant_pic_cnt_present_flag					
		Exists If:	//Short Format Only				
		It is a PPS syntax element.Use for Slice Header parsing only, to read-in redundant_pic_cnt, if any, but is not used by H/W, i.e. no support for redundant slice processing.					
	10:8	slice_group_map_type					
		Exists If:	//Short Format Only				
		-	Use for Slice Header parsi if any, but is not used by H	ng only, to read in H/W, i.e. no slice group support.			
	7:4	Reserved					
		Format:		MBZ			



			MFX_A\	/C_IMG_ST	ATE			
		IDR flag is d	ecoded from	NAL Header Byte				
	3:2	Pic_order_cr						
	5.2	Exists If: //Short Format Only						
			ntax element	t.Use for Slice Head				
		,						
	1	Delta_pic_or	Delta_pic_order_always_zero_flag					
		Exists If:		//Short Format O	nly			
		It is a SPS sy	ntax element	t.Use for Slice Head	ler parsing only.			
	0	Pic_order_p	resent_flag					
		Exists If:		//Short Format O	nly			
		It is a PPS sy	ntax element	t.Use for Slice Head	ler parsing only.			
15	31:16	Curr Pic Frai	me Num					
[ExistsIf] Short		Exists If:		//Short Format O	nly			
Format only		Format:		U16				
		Derived from	n Slice Heade	er syntax element				
	15:0	Slice Group	Change Rate					
		Exists If:		//Short Format Only				
		Format:		U16-1				
		-	ntax element Header pars		slice_group_change_cycle, if any, but is not			
				group support.	since_group_enange_cycle, if any, but is not			
16	31	Inter View C	)rder Disable	•				
[ExistsIf]: Short	51	Exists If:		//Short Format O	nlv			
Format only			now to apper		e into initial sorted reference list. (due to			
			the MVC Spe	•	`			
		Value		Name	Description			
		0h	Default [De	fault]	View Order Ascending			
		1h	Disable		View ID Ascending			
	30:22	Reserved						
		Format:			MBZ			
	21:18	Max View ID	OXL1					
		Exists If:		//Short Format O	nly			
		-			Anchor/Non-Anchor Reference ListL1 iew picture for Reference List L1			
		it indicates t						

# (intel)

			Μ	FX_AV	C_IMG_STATE		
	17:16	Reserve	ed				
		Format	t:			MBZ	
	15:12	Max Vi	ew IDXL	0			
		Exists I	f:		//Short Format Only		
			nce ListL(				
		It indic	ure for Reference List	LO			
	11:10	Reserve	ed				
		Format	t:			MBZ	
	9:0	Curren	t Frame '	View ID			
		Exists I	f:		//Short Format Only		
		It indic	ates the '	View ID of	the current decoding fram	ne	
17	31:22	Reserve	ed			-	
		Format	t:			MBZ	
	21:16	RhoDo	main Av	erageMad	roblockQP		
		Exists I	f:	//[Rho[	Domain Rate Control] == 1		
		Format	t:	U6			
	15:9	Reserve	ed				
		Format	t:			MBZ	
	8	This pa	rameter e		<b>atistics Enable</b> .K to generate RhoDomain	statistics from marco	block QP and
				Descripti			
		0		RhoDomain statistics generated from Frame Qp and no fractiona computation.			
		1		Enable M computat	B QP based RhoDomain st ion.	atistics and fractional	QP
	7:6	Reserve	ed				
		Format	t:			MBZ	
	5:3	Fractio	nal QP o	ffset			
		Format	t:			U3	
		Start po added.	osition fro	om the top	o of the Frame where increa	ased Quantization par	ameter is
	2:0		<b>nal QP ir</b> of 8 row	-	cremented by 1 for F_qp rc	DWS.	
18	31:0	Reserve	ed				
		Format	t:			MBZ	



MFX_AVC_IMG_STATE								
19	31:0	Threshold Size in Bytes						
		Format: U32						
		possible and insert a new slice boundary. Note there is slice size will meet this value, it is a hint to the HW to e	When a slice exceeds this value in bytes, hardware will end current slice as soon as possible and insert a new slice boundary. Note there is no guarantee that the actual slice size will meet this value, it is a hint to the HW to end the slice as soon as possible (which could be 2-5 macroblocks in the future from this detection point).					
20	31:0	Target Slice Size in Bytes						
		Format:	U32					



# MFX\_AVC\_SLICE\_STATE

	MFX_AVC_SLICE_STATE									
Source:		VideoCS								
Length Bia	Length Bias: 2									
	Description									
	This is a slice level command and can be issued multiple times within a picture that is comprised of multiple slices. The same command is used for AVC encoder (PAK mode) and decoder (VLD and IT modes).									
Programming Notes										
MFX_AVC_SLICE_STATE command is not issued for AVC DXVA2 Short Format Bitstream decode, instead MFD_AVC_SLICEADDR command is executed to retrieve the next slice MB Start Address X and Y by H/W itself.										
DWord	Bit			Description						
0	31:29	Command Type								
		Default Value:	3h	PARALLEL_VIDEO_PI	25					
		Format:	Op	Code						
	28:27	Pipeline								
		Default Value:	2h	MFX_AVC_SLICE_STA	TE					
		Format:	Ор	Code						
	26:24	Command Opcode								
		Default Value:			1h AVC					
		Format:			OpCode					
	23:21	SubOpcodeA								
		Default Value:	0h	MFX_AVC_SLICE_STA	TE					
		Format:	Ор	Code						
	20:16	Command SubOpcodeB								
		Default Value:	3h	3h MFX_AVC_SLICE_STATE						
		Format:	Ор	Code						
	15:12	Reserved								
		Format:		Ν	ABZ					
	11:0	DWord Length								
		Default Value:		8h DWORD_COUNT_	n					
		Format:		=n						
		Excludes DWords 0,1								
1	31:4	Reserved								
		Format:		N	ИВZ					
	3:0	<b>Slice Type</b> It is set to the value of the syntax of	eler	nent read from the SI	ice Header.					



		MFX_AVC_SLICE	STATE								
		Value	Name								
		0000b	P Slice								
		0001b	B Slice								
		0010b	l Slice								
		0011b-1111b	Reserved								
		Program	ming Notes								
		Bits[3:2] must be 0									
2	31:30	Reserved									
		Format:	MBZ								
	29:24	4 Number of Reference Pictures in Inter-prediction List 1									
		Format:	U6								
		This field is valid only for encoding a B Slice, for which it is expected to have at least one in the reference list L1; otherwise (if Slice Type is not a B Slice ), this field must be set to This field can be derived for a B Slice from the Slice Header syntax element NumRefIdxActiveMinus1 as, Num_Ref_Idx_L1 = NumRefIdxActiveMinus1[1] + 1.									
		Value	Name								
		0-32									
	23:22	Reserved									
		Format: MBZ									
	21:16	Number of Reference Pictures in Inter-prediction List 0									
		Format:	U6								
		in the reference list L0; otherwise (if Slice Type This field can be derived for a P or B Slice from NumRefldxActiveMinus1 as, Num_Ref_ldx_L0 =	the Slice Header syntax element								
		Value	Name								
		0-32									
	15:11	Reserved	Reserved								
		Format: MBZ									
	10:8	Log 2 Weight Denom Chroma									
		Format:	U3								
		Value	Name								
		0-7									
	7:3	Reserved									
		Format:	MBZ								



				MFX_AVC_S									
	2:0			nom Luma									
		Format											
			It is the base 2 logarithm of the denominator for all Luma weighting factors. It is set to the value of the syntax element read from the Slice Header Pred_Weight_Table().										
			Value Name										
		0-7											
3	31:30	This fiel correspo	d indicate	the syntax element W		ode for a P or B Slice. It is a combined field BiPredIdc or WeightedPredFlag read from the							
		• If	it is a B-S	lice, these bits are int	terpretec	d as:							
		01b - S 10b - S	pecifies th pecifies th	e default weighted in e explicit weighted in e implicit weighted ir not allowed)	nter-pred	liction to be applied							
		• If	it is a P S	lice, these bits are int	erpreted	as:							
		01b - Ei	nables we	sables weighted inter-prediction (Default weighted) ables weighted inter-prediction (Explicit weighted) b - Reserved									
				Pi	rogramr	ning Notes							
		-	or a L0 w	-		= 1 (explicit weighted prediction), will there be a to the BSD unit through the Slice_State							
		-	hen in P S the BSD.	lice with Weighted_P	Pred_ldc	= 1, will there be a L0 weight+offset table being							
		If Weighted_Pred_Idc != 1 for B Slice or Weighted_Pred_Idc =0 for P Slice, no Slice_State command should be issued to send these tables. If still being issued, the data is read but ignored.											
			•	<b>U</b> .		d_Pred in frame-level state. However, these two for both P and B slice type.							
	29	<b>Direct Prediction Type</b> Type of direct prediction used for B Slices. This field is valid only for Slice_Type = B Slice; otherwise, it must be set to 0.											
			V	alue		Name							
		0			Tempor	al							
	1 Spatial												
	28:27	Disable	Deblocki	ng Filter Indicator									
	28:27	Disable Value	Deblocki Name	ng Filter Indicator		Description							



			MFX_AVC_SLIC	CE_STAT	ΓE				
	01b		Disable all deblocking operation, no deblocking parameter syntax element is read; filterInternalEdgesFlag is set equal to 0						
	10b		Macroblocks in different filterInternalEdgesFlag is						
	11b	Reserved	Not defined in AVC						
26	Reserve	ed							
	Format	t:			MBZ				
25:24	<b>Cabac Init Idc[1:0]</b> Specifies the index for determining the initialization table used in the context variable initialization process.								
			Value		Name				
	0-2								
			Progra	amming Not	res				
	Cabac	Programming Notes Cabac initialization is also dependent on the field/frame picture type, Slice type, and the							
		t SliceQP v	•	t on the held/frame picture type, since type, and the					
23:22	Reserve	ed			1				
	Format	t:			MBZ				
	in Slice It is ne the star	Header. eded for C ting QP va		and deblock a slice.	PPS and slice_delta_qp syntax element king filter control. And it is also used a ixel bit-depth.				
15:12	Reserve	ed							
	Format	t:			MBZ				
11:8	Slice B	eta Offset	Div2						
	Format	t:	S3 2's Comple	ment					
	Range: [-6, 6] Inclusive Specifies the offset used in accessing the deblocking filter strength tables.								
7:4	Reserve								
7.4	Format				MBZ				
3:0	Slice A	lpha C0 O	ffset Div2						
	Forma	-	S3 2's Comple	ment					
	 [								
	-	[-6, 6] Inc							
	Specifi	es the offs	et used in accessing the d	eblocking filt	er strength tables.				

Ē



		MFX_AV	C_SLICE_STATE						
4	31:24	macroblocks. The fields (Slice_MB_Start_Hor_Pc only. They are ignored by hardwar	This field specifies the position in y-direction of the first macroblock in the Slice in unit of nacroblocks. The fields (Slice_MB_Start_Hor_Pos, Slice_MB_Start_Vert_Pos) are valid in VLD (decoding) mode only. They are ignored by hardware in decoding IT mode and encoding mode (whereas the position is provided by the per-macroblock object command).						
			Programming Notes						
		5	heck if FirstMbY starts at 0 on the first slice of frame. If not, ice with FirstMbX and FirstMbY set to 0.						
	23:16	<b>Slice Horizontal Position</b> This field specifies the position in x-direction of the first macroblock in the Slice in unit of macroblocks. Derived							
			Programming Notes						
		5	heck if FirstMbY starts at 0 on the first slice of frame. If not, ice with FirstMbX and FirstMbY set to 0.						
	15	Reserved							
		Format: MBZ							
	14:0	Slice Start Mb Num							
		Exists If:	//Decoder Only						
			ss in a picture) at the start of a Slice, it must match with the 3_Start_Hor_Pos) and Vertical Position icture.						
		Programming Notes							
		In creating the Phantom Slice for of MB in the current picture + 1.	error concealment, this field should set to the total number						
5	31:24	Reserved							
		Format:	MBZ						
	23:16	y-direction of the first macroblock in the next Slice in unit of or concealment. In the case that current slice is the last slice, of picture (since y-direction is zero-based numbering).							
	15:8	Reserved							
		Format:	MBZ						
	7:0	macroblocks.	x-direction of the first macroblock in the next Slice in unit of or concealment. In the case that current slice is the last slice,						



			MFX	( AVC	SLIC	E_STATE					
		this fiel	d should set to 0.								
6	31	Rate Co	ontrol Counter Ena	able							
Encoder		To enable the accumulation of bit allocation for rate control									
Only					0	ic. The rest of the RC re ignores these field	control fields are only valid				
		when u	Value	otherwise, i		e ignores triese rield	Name				
		0				Disable					
		1			I	Enable					
	30	ResetR	ateControlCounte	r							
		To rese	et the bit allocation	accumulati	on cour	nter to 0 to restart th	e rate control.				
			Value			N	ame				
		0			Not Re	eset					
		1			Reset						
	29:28	RC Trig	gle Mode								
		Value	Name			Descriptio	on				
		00b	Always Rate Control	Whereas RC becomes active if sum_act > sum_target or sum_act < sum_target							
		01b	Gentle Rate Control	whereas RC becomes active if sum_act > upper_midpt or sum_act < lower_midpt							
		10b	Loose Rate Control	whereas RC becomes active if sum_act > sum_max or sum_act < sum_min							
		11b Reserved									
	27:24	RC Stable Tolerance									
		Forma	t:		U4						
		This fie			ired to deactivate RC once it has been triggered.						
			Value	1		Name					
		0-15									
	23	If this f	<b>ic Enable</b> Tield is set to 1, RC e s what type of panio		n_max. RC Panic Type field						
			Value				Name				
		0			I	Disable					
		1			I	Enable					
	22		<b>ic Type</b> eld selects between	two RC Pan	ic <u>m</u> eth	nods					
			Value			Ν	ame				
		0			QP Par	nic					
		1			CBP Pa	anic					



		Μ	FX_AVC_SLICE_STATE								
			Programming Notes								
QP_m If it is modif	ax_pos_ s set to 1 fied).	to 0, in panic mode, the macroblock QP is maxed out, setting to requested QP + oos_mod. to 1, for an intra macroblock, AC CBPs are set to zero (note that DC CBPs are not macroblocks, AC and DC CBPs are forced to zero.									
			ersion Disable								
	Exists If: //B-Slice										
For all	For all Macroblock type conversions in different slices, refer to Section "Macroblock Type conversion Rules" in the same volume.										
١	Value Name										
0		Enab	le direct mode conversion								
1		Disab	ole direct mode conversion								
			Programming Notes								
This fi	ield is ze	ro for all	other slices other than B-Slice.								
20 <b>MB T</b> v	vpe Skip	Convers	sion Disable								
Exists			//P-Slice or B-Slice								
For all	l Macrob	lock type	e conversions in different slices, refer to Section "Macroblock Type								
		es" in th	e same volume.								
	Value		Name								
0		Ena	ble skip type conversion								
1		Disa	able skip type conversion								
		6	Programming Notes								
		ro tor all	other slices other than P_Slice or B-Slice. \								
19 Is Last It is us		ne zero fi	lling in the Minimum Frame Size test.								
Val	ue	Name	Description								
1			Current slice is the last slice of a picture								
0	Current slice is NOT the last slice of a picture										
18 Reserv	ved										
17 Heade	er Insert	ion Pres	ent in Bitstream								
Value	Name		Description								
0			der insertion into the output bitstream buffer, in front of the current coded bits.								
1		Header	insertion into the output bitstream buffer is present, and is in front of								



-			Ν	/IFX_AVC_SLIC	CE_STAT	E				
			the cu	urrent slice encoded bi	ts.					
16	SliceDa	ta Inse	rtion F	Present in Bitstream						
	Value	Nam	ne		Descr	iption				
	0		No	No Slice Data insertion into the output bitstream buffer						
	1		Sli	ce Data insertion into	stream buffer is present.					
15	Tail Ins	ertion	Presen	nt in bitstream						
	Value	Name			Descrip	otion				
	0			il insertion into the ou ded bits	tput bitstream	n buffer, after the current slice				
	1			nsertion into the outpu nt slice encoded bits.	t bitstream bu	uffer is present, and is after the				
14	Reserve	ed	1							
	Format	MBZ								
13	Emulat	ionByte	Slicel	nsertEnable		•				
		-		ing SODB or EBSP to t	he output bits	stream buffer				
		Value		Description						
	0				outputting RBSP					
	1				outputting E	BSP				
12				rtionEnable						
			d of a S	SliceLayer RBSP to mee		•				
		Name	No.C.		Descrip	otion				
	0			abac_Zero_Word Insert		ion and one and to the and of DDCD				
	1				-	ion and append to the end of RBSP or last slice of a picture, if the				
			(effectively can be used as an indicator for last slice of a picture, if the assumption is only the last slice of a picture needs to insert							
			CABA	.C_ZERO_WORDs.						
11:8	Reserve	ed				1				
	Format	t:				MBZ				
7:4	Slice ID To ider ENC an	ntify the	y the output data (coding information record) returned for rate control from PAK							
3:2	Reserve	Reserved								
	Format	t:	MBZ							
1:0		ntify the		tput data (coding information record) returned for rate control from PAK to						
	ENC an	d VPP.								



		MFX_AVC_SLICE	_STAT	E								
Encoder		Format:		MBZ								
Only	28:0	Indirect PAK-BSE Data Start Address (Write)										
		Exists If: //AVC Encode Mo	de									
		This field specifies the memory starting addres		-								
		data from the BSE processing. This pointer is re	lative to th	e MFC Indirect PAK-BSE Object Base								
		Address. It is a byte-aligned address for the AVC bitstre	am data in	both CABAC/CAVI C Modes								
		For Write, there is no need to have a data leng										
		check specified in the IND_OBJ_BASE_ADDRESS		I (Indirect PAK-BSE Object Access								
		Upper Bound) will take care of any illegal write	access.	N								
		Value		Name								
		0 - 512MB										
8 Encoder	31:24											
Only		Format:	U8									
Ciny		This field specifies the lower limit of the QP mo	odifier.	Name								
		0-51		Name								
	23:16	<b>_</b>										
		Format: This field specifies the upper limit of the QP m	odifior	U8								
		Value	Name									
		0 - 15										
	15.17	Shrink Param - Shrink Resistance										
	15.12	Format:		U4								
		This field specifies the additional points added	each time	-								
		Value		Name								
		0 - 15										
	11:8	Shrink Param - Shrink Init										
	11.0	Format:		U4								
		This field specifies the initial points required to	trip decrea	ased control.								
		Value		Name								
		0 - 15										
	7:4	Grow Param - Grow Resistance	•									
		Format:		U4								
		This field specifies the additional points added	each time	increased correction is invoked.								
		Value		Name								
		0 - 15										



	3:0	Grow Param - Grow In	it						
		Format:	U4						
		This field specifies the i	nitial points required to	points required to trip increased control.					
		Val	ue			Name			
		0 - 15							
9	31	RoundInterEnable							
Incoder		Format:		E	nable				
Only		When this bit is not set,	, RoundInter defaults to	o 2 to	match SNB.				
	30:28	RoundInter							
		Format:	U3						
		Rounding precision for	Inter quantized coeffic	cients					
		Value			Name				
		000b	+1/16 [Default]	+1/16 [Default]					
		001b	+2/16						
		010b	+3/16	+3/16					
		011b	+4/16						
		100b	+5/16						
		101b	+6/16						
		110b	110b +7/16						
		111b +8/16							
	27	RoundIntraEnable							
		Format:		E	nable				
		When this bit is not set, RoundIntra defaults to 4 to match SNB.							
	26:24	RoundIntra							
		Format:				U3			
		Rounding precision for	Intra quantized coeffic	cients					
		Value			Name				
		000b	+1/16 [Default]						
		001b	+2/16						
		010b	+3/16	+3/16					
		011b	+4/16						
		100b	+5/16	+5/16					
		101b	+6/16						
		110b	+7/16						
		111b	+8/16						
	23:20	Correct 6							

# (intel)

	MFX_AVC_SLICE	_STATE							
	Format:	U4							
	This field specifies the points used in the lower	most RC region when sum_act <= sum_min.							
	Value	Name							
	0 - 15								
19:16	Correct 5								
	Format:	U4							
	This field specifies the points used in the fifth F lower_midpt.	RC region when sum_act > sum_min but <=							
	Value	Name							
	0 - 15								
15:12	Correct 4								
	Format:	U4							
	This field specifies the points used in the fourt <= sum_target.	h RC region when sum_act > lower_midpt but							
	Value	Name							
	0 - 15								
11:8	Correct 3								
	Format:	U4							
	This field specifies the points used in the third upper_midpt.	RC region when sum_act > sum_target but <=							
	Value	Name							
	0 - 15								
7:4	Correct 2								
	Format:	U4							
	This field specifies the points used in the secon <= sum_max.	nd RC region when sum_act > upper_midpt but							
	Value	Name							
	0 - 15								
3:0	Correct 1								
	Format:	U4							
	This field specifies the points used in the topmost RC region when sum_act > sum_max								
	Value	Name							
	0 - 15								
	ClampValues - CV7								
Encoder 27:24	CV6								
Only 23:20	CV5								
19:16	CV4								



					M	FX_	AV	C_S	LIC	E_STAT	Έ		
15:	12	CV3											
11	:8	CV2											
7:	7:4 <b>CV1</b>												
3:	0	CV0 - (	Clamp	Valu	ie O								
		Forma	it:									U4	
			0							0			below) exceeds
			,	•								harked as 'none nd chroma bloc	
		•				-		-		• • •		vill not be clam	
				ne blo	ock, e	ach c	oeffi	cient	is ma	pped to on	e of the	eight CV valu	es as
	1 1	follow											
		none											
	-		CV6										
			CV4										
	L		CV3				~~~	• •			6.0		
		or 8x		ne blo	ock, e	ach c	oeffic	cient	is ma	pped to on	ie of the	eight CV valu	es as
	1 1	none		CV7	CV6	CV5	CV4	CV3	CV3				
		none				CV4							
		CV7	CV6	CV5	CV4	CV3	CV3	CV2	CV2				
		CV6	CV5	CV4	CV3	CV3	CV2	CV2	CV1				
		CV5	CV4	CV3	CV3	CV2	CV2	CV1	CV1				
		CV4	CV3	CV3	CV2	CV2	CV1	CV1	CV0				
		CV3	CV3	CV2	CV2	CV1	CV1	CV0	CV0				
		CV3	CV2	CV2	CV1	CV1	CV0	CV0	CV0				
	1 -	1	1	Т		ch co	effici	ent is	map	ped to one	of the e	eight CV values	s as following:
		none	CV6	CV3	CV1								
			CV6										
			CV4										
	L		CV4										
									-	ped to one	of the e	eight CV values	s as following:
		none											
		none				CV4							
			CV6			CV3							
			CV6			CV3							
			CV5			CV3							
		CV6	CV5			CV2							
		CV5	CV5	CV4	CV3	CV2	CVI	CVI	CV0				



MFX_AVC_SLICE_STATE											
	CV5         CV4         CV3         CV2         CV1         CV0										
	Value	Name									
	0 - 15										



## MFX\_BSP\_BUF\_BASE\_ADDR\_STATE

		MFX_BSP_BUI	BASE_ADI	DR_	STATE					
Source:		VideoCS								
Length B	Length Bias: 2									
This fran AVC Bit S For both BSP_BUF processin ENC and FieldOrd informat In addit combine The row	me-leve Stream n encoor BASE ng into all pic erCntL ion are ion, in ed into	Processing Units (for decoder, it is der and decoder, currently it is assur STATE. The simplicity of this comm	BSD Unit; for encod med that all codec and is the result of cit weight calculation n the Host, there is t) information to PA hand (AVC_DIRECTM encoding and MB P combine with those	der, it stand movir ons an no ne AK. Fo MODE Paramo	ards can share the same ng all the direct MV related nd directMV calculations are done in eed to provide POC (POC List - r decoder, all the direct mode S_STATE command). eters Construction (MPC) are					
DWord	Bit		Description							
0	31:29	Command Type								
		Default Value:	EO_PI	PIPE						
		Format: OpCode								
	28:27	Pipeline								
		Default Value:		2h Pipeline						
		Format:		OpCode						
	26:24	Media Command Opcode								
		Default Value:	0h MFX_COMMON_STATE							
		Format:	OpCode							
	23:21	SubOpcode A								
		Default Value:			0h					
		Format:			OpCode					
	20:16	SubOpcode B								
		Default Value:			4h					
		Format:		OpCode						
	15:12	Reserved								
		Format:			MBZ					
	11:0	DWord Length								
		Default Value:	8h Excludes DWo	ord (0,	,1)					
		Format:	=n Total Length	- 2						
1	31:6	BSD/MPC Row Store Scratch Buf	fer Base Address -	Read	d/Write					



		Μ	FX_BSP_BUF_BASE_AD	DR_STATE					
		(encoder) unit current row. It Its content is r	to store MB information of the previous a private buffer used by the BSD (due to the accessible by software. ThisRow St	puffer used by BSD (decoder) and MPC bus row for coding each macroblock in the lecoder) and MPC (encoder) hardware only. core buffer must be 64-byte cacheline e current macroblock to address this Row					
	For AVC BSD, 2 cacheline (CL) per MB when in MBAFF mode (row of MB pair); 1 CL per MB for non-MBAFF. So, to support 256 MBs per row (4K screen resolution), 2 * 256 * 64 bytes = 32,768 bytes are required. Cacheline alignment should be followed. For AVC MPC, 1 cachline for non- MBAFF, 2 cachelines for MBAFF per MB. For VC1, the BSD row store is 512-bit (one cacheline) per MB, times the number of MBs per picture MB row.								
			Programming	Notes					
		This is one of the four RowStore Scratch Buffers which can programmed to use the internal Media Storage (total size 640 CacheLine). When Deblocking Filter Row Store Scratch Buffer Cache Select is programmed to "1", this will be stored inside MFX Media Internal Storage. Driver then needs to program this Base Address between 0 to 639, indicating starting cacheline address location for this buffer. Driver needs to make sure the whole buffer fits into Media Internal Storage. (Notes: 1 cachelines per MB for non-mbaff; 2 cachelines per MB pair for mbaff, and the buffer needs to have enough space for 1 MB (pair) row).							
	5:0	Reserved							
		Format:		MBZ					
2	31:16	Reserved							
		Format:	4-bit address extension.	MBZ					
	15:0		v Store Scratch Buffer Base Address	s - Read/Write [47:32]					
			Descripti	on					
		This field is for	the upper range of BSD/MPC Row St	tore Scratch Buffer Base Address.					
		This field is use	ed for 48-bit addressing.						
3	31:15	Reserved							
		Format:		MBZ					
	14:13	BSD/MPC Row	Store Scratch Buffer - Tiled Resou	rce Mode					
		Format:		U2					
		For Media Sur	faces: fies the tiled resource mode.						
		Value	Name	Description					
		Oh	TRMODE_NONE	No tiled resource					
		1h	TRMODE_TILEYF	4KB tiled resources					



	-	N	/IFX_B	SP_BUF_BA	SE_AD	DR	_STA	TE	
		2h	TRMO	DE_TILEYS		64KB	tiled re	sources	
		3h	Reserv	/ed					
	12	BSD/MPC Re	ow Store	Scratch Buffer Cad	che Select				
		This field co	ntrols if In	tra Row Store is go	ing to store	e insic	de Media	a Internal Storage or to LLC.	
		Value	Name	•		D	escriptio	on	
		0		Buffer going to	o LLC				
		1	Buffer going to Internal Media Storage						
	11	Reserved							
		Format:					MBZ		
	10:9 Reserved								
	Format: MBZ								
	8:7	BSD/MPC R	ow Store	Scratch Buffer - A	rbitration	Prior	ity Cont	trol	
		Format:						U2	
		This field co	ntrols the	priority of arbitration	prity of arbitration used in the GAC/GAM pipeline for this surface.				
		Valu	е			Name			
		00b		Highest priority					
		01b		Second highest pri	iority				
		10b		Third highest prior	rity				
		11b		Lowest priority					
	6:1	BSD/MPC R	ow Store	Scratch Buffer - In	ndex to Me	to Memory Object Control State (MOCS) Tables			
		Format:						U6	
	The index to define the L3 and system cache memory properties. The details of the control further defined in L3 and Page walker (memory interface) control registers. The field is defined to populate 64 different surface controls to be used concurrently. Re control registers can be updated during runtime.						registers.		
	0	Reserved							
4	0       Reserved         31:6       MPR Row Store Scratch Buffer Base Address - Read/Write (Decoder Only)         This field provides the base address of the scratch buffer used by decoder's MPR unit to st         MB information of the previous row for decoding each macroblock in the current row. It is private buffer used by the MPR hardware only. Its content is not accessible by software.         Programming Notes         The MPR Row Store buffer must be 64-byte cacheline aligned.Hardware uses the horizont						decoder's MPR unit to store k in the current row. It is a ccessible by software. rdware uses the horizontal		
		address of each macroblock to address the MPR Row Store. Except ILDB Control Data, a operations does not cross slice boundary. This field is specified in frame-level.2 cachelir per MB when in MBAFF mode (row of MB pair); 1 CL per MB for non-MBAFF, So, to sup MBs per row (4K screen resolution), 2 * 256 * 64 bytes = 32,768 bytes are required. Cachelignment should be followed. This field is only valid for AVC decoder mode							



		N	/FX_BSF	P_BUF_BASE_AD	DR_STATE						
		Media Stora Cache Select then needs t address loca Internal Stor (Notes: 1 cal	This is one of the four RowStore Scratch Buffers which can programmed to use the internal Media Storage (total size 640 CacheLine). When Deblocking Filter Row Store Scratch Buffer Cache Select is programmed to "1", this will be cache inside MFX Media Internal Storage. Drive then needs to program this Base Address between 0 to 639, indicating starting cachelines address location for this buffer. Driver needs to make sure the whole buffer fits into Media Internal Storage (Notes: 1 cachelines per MB for non-mbaff; 2 cachelines per MB pair for mbaff, and the buffer needs to have enough space for 1 MB (pair) row).								
	5:0	Reserved									
		Format:			MBZ						
5	31:16	Reserved									
		Format:			MBZ						
		Reserved for	64-bit addre	ss extension.							
	15:0	MPR Row Store Scratch Buffer Base Address - Read/Write [47:32] This field is for the upper range of MPR Row Store Scratch Buffer Base Address. This field is used for 48-bit addressing.									
6	31:15	Reserved									
		Format: MBZ									
	14:13	MPR Row Store Scratch Buffer - Tiled Resource Mode									
		Format: U2									
		For Media Surfaces:									
		This field spe	ecifies the tile	d resource mode.							
		Value		Name	Description						
		0h	TRMODE_	NONE	No tiled resource						
		1h	TRMODE_	TILEYF	4KB tiled resources						
		2h	TRMODE_	TILEYS	64KB tiled resources						
		3h	Reserved								
	12			Buffer Cache Select Row Store is going to stor	e inside Media Internal Storage or to LLC.						
		Value	Name		Description						
		0		Buffer going to LLC							
		1		Buffer going to Internal I	Media Storage						
	11	Reserved									
		Format:			MBZ						
	10:9	Reserved									
		Format:			MBZ						
	8:7	MPR Row St	ore Scratch	Buffer - Arbitration Prio	rity Control						
		Format:									



		Μ	FX_BSP_BUF_BASE	ADDR_STATE			
		This field cont	rols the priority of arbitration u	used in the GAC/GAM pipeline for this surface.			
		Value		Name			
	00b Highest priority						
		01b	Second highest priorit	у			
	6:1	MPR Row Stor	re Scratch Buffer - Index to N	Memory Object Control State (MOCS) Tables			
		Format:		U6			
	The index to define the L3 and system cache memory properties. The details of the control further defined in L3 and Page walker (memory interface) control registers. The field is defined to populate 64 different surface controls to be used concurrently. Relation control registers can be updated during runtime.						
	0	Reserved					
7	31:6	<b>Bitplane Read Buffer Base Address</b> It must be cacheline aligned (i.e. 64 bytes address boundary), so lower bit 0 to 5 are used for controlling information.(In Cantiga, this field must be dword aligned.)Bitplane buffer is a linear buffer. In VC1 Long format, it is written by an application. In VC1 Short Format, it is written and read by H/W only.For VC1 intel Long Format : it is a read-only bufferFor VC1 DXVA2 Short Format : it is a write and a read bufferThis field is only valid for VC1 decoder mode.					
	5:0	Reserved					
		Format:		MBZ			
8	31:16	6 Reserved					
		Format:		MBZ			
		Reserved for 6	4-bit address extension.				
	15:0	This field is for	<b>Buffer Base Address - Read/</b> the upper range of Bitplane R ed for 48-bit addressing.				
9	31:15	Decominad					
J		Reserved					
J.		Format:		MBZ			
J	14:13	Format:	Buffer - Tiled Resource Mod				
	14:13	Format:	Buffer - Tiled Resource Mod				
	14:13	Format: Bitplane Read Format: For Media Sur	faces:	le			
	14:13	Format: Bitplane Read Format: For Media Sur This field spec	faces: ifies the tiled resource mode.	le U2			
	14:13	Format: Bitplane Read Format: For Media Sur This field spec Value	faces: ifies the tiled resource mode. Name	le U2 Description			
	14:13	Format: Bitplane Read Format: For Media Sur This field spec Value Oh	faces: ifies the tiled resource mode. Name TRMODE_NONE	le U2 Description No tiled resource			
	14:13	Format: Bitplane Read Format: For Media Sur This field spec Value Oh 1h	faces: ifies the tiled resource mode. Name TRMODE_NONE TRMODE_TILEYF	le U2 U2 V2 V4KB tiled resource 4KB tiled resources			
	14:13	Format: Bitplane Read Format: For Media Sur This field spec Value Oh	faces: ifies the tiled resource mode. Name TRMODE_NONE	le U2 Description No tiled resource			



	MFX_B	SP_BUF_BASE_ADDR	STA	TE			
12:11	Reserved						
	Format:		MBZ				
10:9	Reserved	Reserved					
	Format:		MBZ				
8:7	Bitplane Read Buffer	- Arbitration Priority Control					
	Format:			U2			
	This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.						
	Value	Name					
	00b	Highest priority					
	01b	Second highest priority					
	10b	Third highest priority					
	11b	Lowest priority					
6:1	Bitplane Read Buffer - Index to Memory Object Control State (MOCS) Tables						
	Format:			U6			
	The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers. The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.						
0	Reserved						



	MI_ATOMIC								
Source:	Source: BSpec								
Length Bias:	ength Bias: 2								
	Description								
data granularity graphics memo arithmetic and Inline/Indirect p Atomic-Compa increment requ atomic operatio field in the com CS_GPR4/5 reg in size and occo Note: Any refer belonging to th <b>Engine Name</b> RCS BCS VCS VECS <b>Indirect Sourc</b> Operand1 is so Operand2 is so Read return Da	MI_ATOMIC is used to carry atomic operation on data in graphics memory. Atomic operations are supported on data granularity of 4B, 8B and 16B. The atomic operation leads to a read-modify-write operation on the data in graphics memory with the option of returning value. The data in graphics memory is modified by doing arithmetic and logical operation with the inline/indirect data provided with the MI_ATOMIC command. Inline/Indirect provided in the command can be one or two operands based on the atomic operation. Ex: Atomic-Compare operation needs two operands while Atomic-Add operation needs single operand and Atomic- increment requires no operand. Refer "Atomics" sub-section under "L3 Cache and URB" section for detailed atomic operations supported. Atomic operations can be enabled to return value by setting "Return Data Control" field in the command, return data is stored to CS_GPR registers. CS_GPR4/5 registers are updated with memory Return Data based on the "Data Size". Each GPR register is qword in size and occupies two MMIO registers. Note: Any references to CS_GPR registers in the command should be understood as the CS_GPR registers belonging to the corresponding engines *CS_GPR registers. <b>Engine Name Corresponding GPR Registers</b> RCS CS_GPR VCS VCS_GPR VECS VECS_GPR VECS VECS_GPR VECS VECS_GPR Deprand1 is sourced from [CS_GPR1, CS_GPR0] Operand2 is sourced from [CS_GPR3, CS_GPR2]								
memory. When memory. When memory. CS_GI	When "Data Size" is DWORD lower dword of CS_GPR4 (Qword) is updated with the dword data returned from memory. When "Data Size" is QWORD only CS_GPR4 (Qword) is updated with the qword data returned from memory. When the data size is OCTWORD CS_GPR4/5 are updated with the OCTWORD data returned from memory. CS_GPR4 is loaded with lower qword returned from memory and CS_GPR5 is loaded with upper qword returned from memory.								
	Programming Notes	Source							
of the co	<ul> <li>When Inline Data mode is not set, Dwords 310 must not be included as part of the command. Dword Length field in the header must be programmed accordingly.</li> </ul>								
Data Siz program	line Data Mode is set, Dwords310 must be included based on the e field of the header. Both Operand-1 and Operand-2 dwords must be med based on the Data Size field. Operand-2 must be programmed the atomic operation doesn't require it. Dword Length field in the								



						MI_ATO	)M	lic	
h	eader m	ust be pr	rograr	nmed accord	ingl	y.			
MI_FLUS	SH_DW p		ne MI_					OMIC command. re the engine is IDLE	BlitterCS, VideoCS, VideoEnhancementCS
						Workaro	und	d	
Workarc MI_ATO			nsure	to program a	I PIP	PECONTROL	cor	nmand with CS Stall bit	set prior to programming
DWord Bit Description									
0	31:29	Comma	nd Ty	/pe					
		Default	Value				0h	MI_COMMAND	
		Format	:				Ор	Code	
	28:23	MI Com	mano	d Opcode					
		Default Value:						2Fh MI_ATOMIC	
		Format:					OpCode		
		buffer. l (secure)	t is all batch	owed for this	bit	to be clear w	whe	when executing from a en executing this comm <b>Per Process GTT Enab</b>	and from a privileged
		Value						Name	
		0h		Process phics Addres	S				
		1h		obal Graphics This command will use the global GTT Idress and this command must be executing batch buffer.					
	21	Reserve	ed		•				
		Source:		BlitterCS, Vio	deo	deoCS, VideoCS2, VideoEnhancementCS			
		Format: MBZ							
	21	Post-Sy	nc Op	peration					
		Source	Re	nderCS					
		Value					Name		
		0h	No Po Opera	ost Sync ation	Co	mmand is e	executed as usual.		
		1h	Post S Opera	Sync	MI_ATOMIC command is executed as flush command with Atomics operati Flush completion only guarantees th command is pushed till Windower up				is post sync operation. In prior to this





	-		MI_ATOMIC			
			<ul> <li>outstanding flushes issued prior to this command.</li> <li>When this bit set following ristiriciton apply to atomic operation: <ul> <li>Non-Compare atomic operations are supported on data granularity of 4B and 8B. DW3 is the lower dword of the operand and DW4 is the upper dword of the operand for the atomic operation.</li> <li>Compare atomic operations are supported on data granularity of 4B. DW3 is Operand-0 and DW4 is Operand-1 for the atomic operation.</li> <li>Atomic operations to GGTT/PPGTT memory surface are supported.</li> <li>Only Inline data mode for atomic operand is supported, no support for indirect data mode.</li> <li>No support for Return Data Control functionality.</li> <li>No support for compare atomic operations on data granularity of 8B.</li> </ul> </li> </ul>			
	Programming Notes					
	Any desired pipeline flush operation can be achieved by programming PIPE_CONTROL command prior to this command.					
	AWhen this bit is set Command Streamer sends a flush down the pipe and the atomic operation is saved as post sync operation. Command streamer goes on executing the following commands. Atomic operation saved as post sync operation is executed at some point later on completion of corresponding flush issued.					
AWhen this bit is set atomic semaphore signal operation will be out of order with MI commands programmed in the ring buffer or batch buffer, it will be in order w the post sync operations resulting due to PIPE_CONTROL command.						
			Workaround			
	d with "Command Streamer Stall Enable" must be programmed prior to IC command with Post-Sync Operation set in GPGPU mode of LINE_SELECT command is set to GPGPU mode of operation).					
20:19		l indicates the sizerformed. Data si	ze of the operand in dword/qword/octword on which atomic operation ize must match with the Atomic Opcode. Operation Data size could be			
	Value	Name	Description			
	0h	DWORD	Operand size used by Atomic Operation is DWORD.			
	1h	QWORD	Operand Size used by Atomic Operation is QWORD.			



			MI_ATOMIC				
	2h	OCTWORD	Operand Size used by Atomic Operation is OCTWORD.				
	3h	RESERVED					
18		when set indica	ates the source operands are provided in line within the comn ds are in CS_GPR registers.	nand. Whe			
			Programming Notes				
		registers must nd with this fiel	be programmed with appropriate values before issuing MI_A d reset.	TOMIC			
17	<b>CS STAL</b> This bit next com	when set comm	nand stream waits for completion of this command before exe	ecuting the			
			Programming Notes	Source			
	complet	te upon setting	amer Only: CS will not guarantee atomic operation to be this bit along with Post Sync Operation set. When Post Sync it has no significance.	RenderC			
	Workaround						
	Workaround: When CS STALL bit is set, Return Data Control must also be set in MI_ATOMIC command.						
16	Return I	Data Control					
	Source:	RenderCS, I	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS				
			Description				
	When P	latura Data Con	Description	tomic			
	When Return Data Control is set the read return feature will be enabled during the atomic operation. Data is stored in CS_GPR5/4 registers unconditionally on completion of the atomic operation. On data return CS_GPR5/4 Registers are updated based on the "Data Size" field. When "Data Size" is DWORD lower dword of CS_GPR4 (Qword) is updated with the dword data returned from memory. When "Data Size" is QWORD only CS_GPR4 (Qword) is updated with the qword data returned from memory. When the data size is OCTWORD CS_GPR4/5 are updated with the OCTWORD data returned from memory. CS_GPR4 is loaded with lower qword returned from memory and CS_GPR5 is loaded with upper qword returned from memory.						
	Workaround						
	Workaround: When Return Data Control bit is set, CS STALL must also be set in MI_ATOMIC command.						
15:8	This field		nd of atomic operation to be performed. Refer "Atomics" sub- tion of the B-spec for atomic opcode encoding and operation				
7:0	DWord	Lenath					
7.0							



			MI_ATOMIC						
		Total Length	- 2. Excludes DWord (0,1).						
		Value	Name		Exists If				
		1h	Inline Data 0 [Default]		([Inline Data]==0)				
		9h	Inline Data 1		([Inline Data]==1)				
1	31:2	Memory Add	lress						
		Format:	GraphicsAddress[31:2]						
		be performed	tains the graphics memory address of . Atomic operation can be performed dress has to be correspondingly aligned by a state of the correspondingly aligned by the corresponding of the corresponding o	d on data g	ranularity of 4B, 8B or 16B and				
	1:0	Reserved							
		Format:		BZ					
2	31:16	Reserved							
		Format:		BZ					
	15:0	<b>Memory Address High</b> This field specifies the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space.							
3	31:0	Operand1 Data Dword 0							
		Format:			U32				
		Dword0 of O	perand1 when Inline Data mode is se	et.					
4	31:0	Operand2 Data Dword 0							
		Format:			U32				
			perand2 when Inline Data mode is se	et.					
5	31:0	Operand1 Da	ta Dword 1						
		Format:			U32				
	24.0		perand1 when Inline Data mode is se	et.					
6	31:0	Operand2 Da	ita Dword 1						
		Format:	norand2 when Inline Data mode is a	at	U32				
7	21.0	Dword1 of Operand2 when Inline Data mode is set. Operand1 Data Dword 2							
1	31:0				1122				
		Format:     U32       Dword2 of Operand1 when Inline Data mode is set.							
8	31:0		•						
U	51.0	Operand2 Data Dword 2 Format: U32							
			perand2 when Inline Data mode is se	et.					
9	31:0	Operand1 Da	•						
		Format:			U32				
		Dword3 of O	perand1 when Inline Data mode is se	et.					



MI_ATOMIC								
10	31:0	Operand2 Data Dword 3						
		Format:	U32					
		Dword3 of Operand2 when Inline Data mode is set.						





## **MI\_SEMAPHORE\_WAIT**

		MI_SEMAPHORE_WAIT				
Source:		CommandStreamer				
Length B	ias:	2				
		Description				
synchron running when ex Commar o lf • V sv • lr fa o • E	nizatior on diff eclists nd Stre nd and compa vhen ex witch ca n ring b ails, Con peratio xec-List	supports memory based Semaphore WAIT. Memory based semaphores will be used for in between the Producer and the Consumer contexts. Producer and Consumer Contexts could be berent engines or on the same engine inside GT. Running on the same engine is only possible are enabled. Producer Context implements a Signal and Consumer context implements a Wait. amer on parsing this command fetches data from the Semaphore Address mentioned in this compares it with the inline Semaphore Data Dword. arison passes, the command streamer moves to the next command. keelists are enabled, if comparison fails Command streamer switches out the context. Context an be inhibited by setting "Inhibit Synchronous Context Switch" in CTXT_SR_CTL register. buffer mode of scheduling or Execlist with "Inhibit Synchronous context Switch", if comparison mmand Streamer evaluates the Compare Operation based on the Wait Mode until the compare on is true or Wait is canceled by SW. t Scheduling: CS generates semaphore wait interrupt to the scheduler when				
S • R N	chedul ing Buf 1I_SEM	APHORE_WAIT command is un-successful and when "Inhibit Synchronous Context Switch" is set. er can use this interrupt to preempt the context waiting on semaphore wait. ffer Scheduling: CS generates semaphore wait interrupt to the scheduler when APHORE_WAIT command is un-successful.				
MI_SEM. parsing the inlin commar mode is • If • U m	APHOR this con e Sema nd head suppol compa nolike ir node of Registe	arison passes, the command streamer moves to the next command. In Memory based semaphore, there is no context switch or preemption supported in Register Poll of operation. Semaphore wait interrupt is not generated by default on wait un-successful in r Poll" mode.				
Р	<ul> <li>Register Poll mode of Semaphore Wait command operation is privileged and will not be supported from PPGTT batch buffers.</li> <li>HW will not trigger Render DOP CG on semaphore wait unsuccessful in register poll mode of operation.</li> </ul>					
<u> </u>						
DWord	Bit	Description				
0	31:29	Command Type				
		Default Value: 0h MI_COMMAND				



		ſ	<b>VI_SE</b>	MAPHORE_WAIT				
	Format	t:		OpCode				
28:23	MI Command Opcode							
	Default Value:			1Ch MI_SEMAPHORE_WAIT				
	Format	t:		OpCode				
22	buffer.	t will be ignore It is allowed fo	r this bit t	eated as if clear when executing from a non-privileged batch to be clear when executing this command from a privileged nust be 1 if the <b>Per Process GTT Enable</b> bit is clear.				
	Value	Name	9	Description				
	0h	Per Process G Address	raphics					
	1h	Global Graphics Address		This command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.				
21:18	Reserve	ed		·				
	Forma	t:		MBZ				
17	Reserved							
	Format	Format: MBZ						
16	<b>Register Poll Mode</b> This field control the seamphore wait behavior of polling from memory vs MMIO register.							
	Value	Name		Description				
	1h	Register Poll [ <b>Default]</b>	register satisfied When of 22:2) car	node HW periodically reads the semaphore data from MMIO instead of memory for comparison until the condition is d. Periodicity will be mentioned in a SEMA_WAIT_POLL register. perating in register poll mode, DW2 "Semaphore Address" (bits rries the register MMIO offset to be polled. ter poll mode "Memory Type" field of this command are ignored				
	0h	Memory Poll		node HW will functional as in regular mode and checks for ore data in memory.				
	Programming Notes							
	In register poll mode of operation of MI_SEMAPHORE_WAIT command, context switch and preemption are not supported on wait un-successful. "Wait Mode" must be always set to "Polling Mode" when Register Poll Mode is enabled.							
	preem	ption are not s	upported	on wait un-successful. "Wait Mode" must be always set to				
15	preem "Pollin <b>Wait M</b> This bit	ption are not s g Mode" when l <b>ode</b>	upported Register WAIT beh	on wait un-successful. "Wait Mode" must be always set to				



				MI_SEMAPHOR	E_WAI	Т			
		1h	Polling Mode			semaphore data from memory for out. Periodicity will be mentioned in a			
		0h	DhSignal ModeIn this mode HW will reacquire the semaphore data from memory on receiving SIGNAL with the same Context ID. In ring buffer mode of scheduling Context ID associated with SIGNAL is ignored and always treated as a match.						
				Programi	ming Note	25			
		Wait N	1ode must	be always set to Polling Mode					
	14:12	Compa	re Operat	ion					
				es the operation that will be ex ntinue or wait.	ecuted to	create the result that will either allow			
			•	re Address Data re Data Dword					
		300 -	Semapho						
		Value		Name	Description				
		0h	SAD_GRE	ATER_THAN_SDD	If Indirect fetched data is greater than inline data then continue.				
		1h	SAD_GRE	ATER_THAN_OR_EQUAL_SDD	If Indirect fetched data is greater than or equal to inline data then continue.				
		2h	SAD_LESS	S_THAN_SDD	If Indirect fetched data is less than inline data then continue.				
		3h	SAD_LESS	S_THAN_OR_EQUAL_SDD	If Indirect fetched data is less than or equal to inline data then continue.				
		4h	SAD_EQU	AL_SDD	If Indirect fetched data is equalto inline data then continue.				
		5h	SAD_NOT	_EQUAL_SDD	If Indirect fetched data is not equal to inline data then continue.				
		6h	Reserved						
		7h	Reserved						
	11:8	Reserve	ed						
		Format	t:			MBZ			
	7:0		Length						
		Format	t:	=n Total Length -	2				
		V	alue		Nar	ne			
		2h		Excludes DWord (0,1) [Defau					
1	31:0	Semap	hore Data	Dword					



		MI_	SEMAPHORE_WAI	Т			
		Format: U32					
		This Data dword is supplied by software to control execution of the command buffer. This value is used as part of the comparison to result in waiting or continuing in the command parser if enabled.					
23	63:2	Semaphore Address					
		Format:	GraphicsAddress63-2				
		<b>Register Poll Mode:</b> In Register Poll mode of operation, Bits 22:2 (Bits 63:23 are reserved MI HW enforced) specify the MMIO offset of the register for the semaphore. <b>Non Register Poll Mode:</b> This field is the Graphics Memory Address of the 32-bit value for t semaphore. GraphicsAddress [63:48] are ignored by the HW and assumed to be in correct canonical form.					
	1:0	Reserved					
		Format:		MBZ			



### **PIPE\_CONTROL**

		PIPE_C	CONT	<b>FROL</b>	L		
Source:		RenderCS					
Length E	Bias:	2					
The PIP	E_CON	TROL command is used to effect the syr	nchroniz	ation d	described above.		
DWord	Bit	Description					
0	31:29	Command Type					
		Default Value:			3h GFXPIPE		
		Format:			OpCode		
	28:27	Command SubType					
		Default Value:		3h GF	FXPIPE_3D		
		Format:		ОрСо	ode		
	26:24	3D Command Opcode					
		Default Value:	2h	PIPE_C	ONTROL		
		Format:	Ор	Code			
	23:16	3D Command Sub Opcode					
		Default Value:	0h	PIPE_C	ONTROL		
		Format:	Ор	Code			
	15:10	Reserved					
		Format:			MBZ		
	9	Reserved					
	8	Reserved					
	7:0	DWord Length					
		Default Value:	4h DW	ORD_C	COUNT_n		
		Format:	=n				
		Total Length - 2. Excludes DWord (0,1)	•				
1	31	Reserved					
		Format:			MBZ		
	30	Reserved			1		
		Format:			MBZ		
	29	Reserved			1		
		Format:			MBZ		
	28	Reserved					
		Format:			MBZ		
	27	Reserved					



				PIPE_CONTROL				
26	Flush L	LC						
	Forma	t:		Enable				
		If enabled, at the end of the current pipe-control the last level cache is cleared of all the cachelines which have been determined as being part of the Frame Buffer.						
		Programming Notes						
	SW mu	ust alv	ays program	Post-Sync Operation to "Write Immediate Data" when Flush LLC is set.				
25	Reserv	ed						
	Forma	t:		MBZ				
24			Address Type ress space of D	Destination Address				
	Val		Name	Description				
	0h		PPGTT	Use PPGTT address space for DW write				
	1h		GGTT	Use GGTT address space for DW write				
				Programming Notes				
	Ignore	d if ""	No Write" is se	elected in Operation.				
23	LRI Post Sync Operation							
	Value		Name	Description				
	0h	No L	RI Operation	No LRI operation occurs as a result of this instruction. The Post-Sync Operation field is valid and may be used to specify an operation.				
	1h		O Write ediate Data	Write the DWord contained in Immediate Data Low (DW3) to the MMIO offset specifed in the Address field.				
	Programming Notes							
	This bit caues a post sync operation with an LRI (Load Register Immediate) operation. If this bit is set then the Post-Sync Operation field must be cleared.							
22	Reserv	ed						
21	Store I	Data lı	ndex					
	Forma	t:		U1				
	Description							
	0	Ring Buffer Mode Scheduling: This field is valid only if the post-sync operation is not 0. If this bit is set, the store data address is actually an index into the global hardware status page. This bit						
	only a	pplies	to the Global	HW status page. If this field is 1, the Destination Address Type in this				
			iust be set to 1					
			-	This field is valid only if the post-sync operation is not 0. If this bit is is index into the global hardware status page when destination				
				and is set to 1 (GGTT). The store data address is index into the per-				
		• •		age when destination address type in the command is set to 0 (PPGTT).				



20	Command Streamer Stall Enable				
20	Format:				
	If ENABLED, the sync operation will not occur until all previous flush operations pending a				
	completion of those previous flushes will complete, including the flush produced from this				
	command. This enables the command to act similar to the legacy MI_FLUSH command.				
	Programming Notes				
	A PIPE_CONTROL with Command Streamer Stall Enable set must be sent prior to enabling				
	tessellation or a geometry shader.				
19	Reserved				
18	TLB Invalidate				
	Format: U1				
	If ENABLED, all TLBs belonging to Render Engine will be invalidated once the flush operation is				
	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur				
	irrespective of this bit setting				
	If ENABLED, PIPE_CONTROL command will flush the in flight data written out by render engine				
	Global Observation point on flush done. Also Requires stall bit ([20] of DW1) set.				
	Programming Notes				
	If ENABLED all TLBs belonging to Render Engine will be invalidated once the flush operation is				
	If ENABLED, all TLBs belonging to Render Engine will be invalidated once the flush operation is complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur				
	If ENABLED, all TLBs belonging to Render Engine will be invalidated once the flush operation is complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.				
	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.				
	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur				
17	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting. Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cyc				
17	<ul> <li>complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.</li> <li>Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cyc will occur to the TLB cache to invalidate.</li> </ul>				
17	<ul> <li>complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.</li> <li>Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cyc will occur to the TLB cache to invalidate.</li> <li>Reserved</li> </ul>				
	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.         Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cyc will occur to the TLB cache to invalidate.         Reserved         Format:       MBZ				
	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.         Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cyc will occur to the TLB cache to invalidate.         Reserved         Format:       MBZ				
	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.         Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cyc will occur to the TLB cache to invalidate.         Reserved         Format:       MBZ         Generic Media State Clear         Format:       Disable         If set, all generic media state context information will be invalidated. Any state invalidated will not state invalidated will no				
	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.         Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cyc will occur to the TLB cache to invalidate.         Reserved         Format:       MBZ         Generic Media State Clear         Format:       Disable         If set, all generic media state context information will be invalidated. Any state invalidated will not state invalidated will no				
	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.         Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cycle will occur to the TLB cache to invalidate.         Reserved         Format:       MBZ         Generic Media State Clear         Format:       Disable         If set, all generic media state context information will be invalidated. Any state invalidated will mean be saved as part of the render engine context image. The state only only become valid once it is				
	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.         Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cycle will occur to the TLB cache to invalidate.         Reserved         Format:       MBZ         Generic Media State Clear         Format:       Disable         If set, all generic media state context information will be invalidated. Any state invalidated will r be saved as part of the render engine context image. The state only only become valid once it i parsed by the command streamer.				
	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.         Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cyc will occur to the TLB cache to invalidate.         Reserved         Format:       MBZ         Generic Media State Clear         Format:       Disable         If set, all generic media state context information will be invalidated. Any state invalidated will r be saved as part of the render engine context image. The state only only become valid once it i parsed by the command streamer.         Workaround				
	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.         Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cyc will occur to the TLB cache to invalidate.         Reserved         Format:       MBZ         Generic Media State Clear         Format:       Disable         If set, all generic media state context information will be invalidated. Any state invalidated will r be saved as part of the render engine context image. The state only only become valid once it i parsed by the command streamer.         Workaround       Workaround         Workaround: PIPECONTROL command with "Command Streamer Stall Enable" must be				
	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.         Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cyo will occur to the TLB cache to invalidate.         Reserved         Format:       MBZ         Generic Media State Clear         Format:       Disable         If set, all generic media state context information will be invalidated. Any state invalidated will r be saved as part of the render engine context image. The state only only become valid once it i parsed by the command streamer.         Workaround: PIPECONTROL command with "Command Streamer Stall Enable" must be programmed prior to programming a PIPECONTROL command with "Media State Clear" set in				
16	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.         Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cyc will occur to the TLB cache to invalidate.         Reserved         Format:       MBZ         Generic Media State Clear         Format:       Disable         If set, all generic media state context information will be invalidated. Any state invalidated will r be saved as part of the render engine context image. The state only only become valid once it i parsed by the command streamer.         Workaround       Workaround         Workaround: PIPECONTROL command with "Command Streamer Stall Enable" must be programmed prior to programming a PIPECONTROL command with "Media State Clear" set in GPGPU mode of operation (i.e when PIPELINE_SELECT command is set to GPGPU mode of operation).				
	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.         Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cyc will occur to the TLB cache to invalidate.         Reserved         Format:       MBZ         Generic Media State Clear         Format:       Disable         If set, all generic media state context information will be invalidated. Any state invalidated will not be saved as part of the render engine context image. The state only only become valid once it is parsed by the command streamer.         Workaround       Workaround         Workaround: PIPECONTROL command with "Command Streamer Stall Enable" must be programmed prior to programming a PIPECONTROL command with "Media State Clear" set in GPGPU mode of operation (i.e when PIPELINE_SELECT command is set to GPGPU mode of operation).				
16	complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.         Post Sync Operation or CS stall must be set to ensure a TLB invalidate occurs. Otherwise no cyc will occur to the TLB cache to invalidate.         Reserved         Format:       MBZ         Generic Media State Clear         Format:       Disable         If set, all generic media state context information will be invalidated. Any state invalidated will no be saved as part of the render engine context image. The state only only become valid once it is parsed by the command streamer.         Workaround       Workaround         Workaround: PIPECONTROL command with "Command Streamer Stall Enable" must be programmed prior to programming a PIPECONTROL command with "Media State Clear" set in GPGPU mode of operation (i.e when PIPELINE_SELECT command is set to GPGPU mode of operation).         Post Sync Operation       Post Sync Operation				



				PIPE_CONTROL			
	This fie	eld must k	oe cleared	d if the LRI Post-Sync Operation bit is set.			
	Value	Na	me	Description			
	0h	No Write		No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.			
	1h	Write Immedia	te Data	Write the QWord containing Immediate Data Low, High DWs to the Destination Address			
	2h	Write PS Count	Depth	Write the 64-bit PS_DEPTH_COUNT register to the Destination Address			
	3h	Write Timestar	np	Write the 64-bit TIMESTAMP register (i.e. "Reported Timestamp Count" 0x2358 for render pipe) to the Destination Address.			
				Programming Notes			
				e batch buffer, the address given will be in a PPGTT address space. If in a Iress given will be in GGTT space			
				Workaround			
	Workaround: PIPECONTROL command with "Command Streamer Stall Enable" must be programmed prior to programming a PIPECONTROL command with Post Sync Op in GPGPU mode of operation (i.e when PIPELINE_SELECT command is set to GPGPU mode of operation).						
13	Depth	Stall Enal	ble				
	Format:       Enable         This bit must be set when obtaining a "visible pixel" count to preclude the possible inclusi         PS_DEPTH_COUNT value written to memory of some fraction of pixels from objects initiate the PIPE_CONTROL command.						
		Name		Description			
	0h	Disable	3D pipel	ine will not stall subsequent primitives at the Depth Test stage.			
	1h			ine will stall any subsequent primitives at the Depth Test stage until the I Post-Sync operations complete.			
	Programming Notes						
	This bi	t must be	DISABLE	D for operations other than writing PS_DEPTH_COUNT.			
	This bit will have no effect (besides preventing write cache flush) if set in a PIPE_CONTROL command issued to the Media pipe.						
12	Render	<sup>r</sup> Target C	Cache Flu	ish Enable			
	Forma			Enable			
	comple operati	ting. This	bit must	Render Cache to be flushed to memory prior to this synchronization point be set for all write fence sync operations to assure that results from to this command are visible in memory once software observes this			





		PI	PE_CONTROL			
	Value	Name	Description			
0	)h	Disable Flush	Render Target Cache is NOT flushed.			
1	lh	Enable Flush	Render Target Cache is flushed.			
			Programming Notes			
	This bit mu queries.	st be DISABLED for E	nd-of-pipe (Read) fences, PS_DEPTH_COUNT or TIMESTAMP			
Т	This bit mu	st not be set when D	epth Stall Enable bit is set in this packet.			
11 <b>In</b>	nstruction	Cache Invalidate En	able			
F	ormat:		Enable			
	-	•	f any other bit in this packet. This bit controls the invalidation of ipe i.e. at the parsing time.			
10 <b>T</b>	exture Ca	che Invalidation Ena	ble			
F	ormat:		Enable			
	-	•	f any other bit in this packet. This bit controls the invalidation on the pipe i.e. at the parsing time.			
	Workaround					
		d: "CS Stall" bit in PIP ure Cache Invalidatio	PE_CONTROL command must be always set for GPGPU workloa n Enable" bit is set			
9 <b>In</b>	Indirect State Pointers Disable					
F	ormat:		Enable			
			Description			
ir ir	ndirect sta n the conte	te pointers in the har ext. If any new indired	ync operation associated with this pipe control packet, the dware are considered invalid; the indirect pointers are not sav ct state commands are executed in the command stream while new indirect state commands are preserved.			
(: S c	3DSTATE_0 State Point	CONSTANT_*) comma ers. Once ISP is issued for all the shaders (a	SP) only inhibits context restoring of Push Constant ands. Push Constant commands are only considered as Indirec d in a context, SW must initialize by programming push consta t least to zero length) before attempting any rendering operat			
8 <b>N</b>	lotify Enak	ole				
F	ormat:		Enable			
re		nce the sync operatio	Interrupt will be generated (if enabled by the MI Interrupt Con n is complete. See Interrupt Control Registers in Memory Inter			



	PIPE_CONTR	OL			
	Format:	Enable			
	Hardware on parsing PIPECONTROL command wi the outstanding post sync operations correspond commands are complete before making forward p	ing to previously executed PIPECONTROL			
6	Reserved				
5	DC Flush Enable				
	Format:	Enable			
	Setting this bit enables flushing of the L3\$ portio	ns that caches DC writes.			
	Programm	ning Notes			
	DC Flush (L3 Flush) by default doesn't result in flu L3\$, however this can be achieved by setting con "L3SQCREG4" register.				
4	VF Cache Invalidation Enable				
	Format:	Enable			
	Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of VF address based cache at the top of the pipe i.e. at the parsing time.				
	Programming Notes				
	If the VF Cache Invalidation Enable is set to a 1 in PIPE_CONTROL, all bitfields sets to 0, with the VF sent prior to the PIPE_CONTROL with VF Cache In	Cache Invalidation Enable;set to 0 needs to be			
	As the VF, VFR data caches do not support a full cache before a draw call that uses modified VERT erroneous hits in the cache.				
	Worka	round			
	Workaround When VF Cache Invalidate is set "Post Sync Opera Data" or "Write PS Depth Count" or "Write Times				
3	Constant Cache Invalidation Enable				
	Format:	Enable			
	Setting this bit is independent of any other bit in the constant cache at the top of the pipe i.e. at th	•			
2	State Cache Invalidation Enable				
	Format:	Enable			
	Setting this bit is independent of any other bit in the L1 and L2 state caches at the top of the pipe i	•			
1	Stall At Pixel Scoreboard				
	Format:	Enable			
	Defines the behavior of PIPE_CONTROL comman	d at the nivel scoreboard			



				PIPE_CONTROL			
		Valu	e Name	Description			
		0h	Disable	Stall at the pixel scoreboard is disabled.			
		1h	Enable	Stall at the pixel scoreboard is enabled.			
				Programming Notes			
		queries.	This bit is ignore	ED for End-of-pipe (Read) fences, PS_DEPTH_COUNT or TIMESTAMP ed if Depth Stall Enable is set. Further the render cache is not flushed n Enable bit is set.			
	0	Depth C	ache Flush Enab	le			
		Format:		Enable			
		-		lushing (i.e. writing back the dirty lines to memory and invalidating the ches. This bit applies to HiZ cache, Stencil cache and depth cache.			
		Value	Name	Description			
		0h	Flush Disabled	Depth relates caches (HiZ, Stencil and Depth) are NOT flushed.			
		1h	Flush Enabled	Depth relates caches (HiZ, Stencil and Depth) are flushed.			
				Programming Notes			
		for later	use as a texture,	ed to be flushed only when depth is required to be coherent in memory , source or honoring CPU lock. This bit must be DISABLED for End-of- EPTH_COUNT or TIMESTAMP queries.			
2	31:2	Address	-				
		Format:		GraphicsAddress[31:2]U32			
		If <b>Post Sync Operation</b> is set to 1h ([DevIVB+]: <b>LRI Post-Sync Operation</b> must be clear): Bits 31: secify the QW address of where the Immediate Data following this DW in the packet to be stored. Bit 2 MBZ Ignored if "No Write" is the selected in Post-Sync Operation [DevIVB+]: If <b>LRI Post-Syn</b> <b>Operation</b> is set: Bits 22:2 (Bits 31:23 are reserved MBZ) specify the MMIO offset destination for the data in the <b>Immediate Data Low</b> (DW3) field. Only DW writes are valid.					
	1:0	Reserve	d				
		Format:		MBZ			
3	31:0	Address					
		Format:		GraphicsAddress[63:32]U32			
		This field specifies the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space. This field is valid only if the post-sync operation is not 0 and the LRI Post-Sync Operation is clear.					
45	63:0	Immedia		The post syne operation is not o and the Err rost syne operation is clear.			
	0010	Format:		U64			
			•	Word value to be written to the targeted location. nc Operation is 1h (Write Immediate Data) or LRI Post-Sync Operation is			
		Ignored	if Post-Sync Ope	eration is "No write", "Write PS_DEPTH_COUNT" or "Write TIMESTAMP".			



# Split Send Message

	sends - Split Send Message
Source:	Eulsa
Length Bias:	4
	Description
shared functions (San functions (e.g. Thread entry to the EU's mes The response messag may be in any order for the first and seco message descriptor f corresponding to sro header present bit, a the target function II to src1) and the exte sideband. The sends instructio set, it indicates the e	n performs data communication between a thread and external function units, including mpler, Data Port Read, Data Port Write, URB, and Message Gateway) and some fixed d Spawner, who also have an unique Shared Function ID). The sends instruction adds an asage request queue. The request message is stored in a block of contiguous GRF registers. ge, if present, will be returned to a block of contiguous GRF registers. The return GRF writes depending on the external function units. <src0> and <src1> are the lead GRF registers and block of the request respectively. <dest> is the lead GRF register for response. The field <desc> contains the Message Length (the number of consecutive GRF registers). It also contains the number of consecutive GRF registers contains the number of consecutive GRF registers contains the number of consecutive GRF registers. The the function control signals. The extend message descriptor field <ex_desc> contains the Message Length (the number of consecutive GRF registers corresponding nded function control signals. WrEn is forwarded to the target function in the message in is the only way to terminate a thread. When the EOT (End of Thread) bit of <ex_desc> is nd of thread to the EU, the Thread Dispatcher and, in most cases, the parent fixed function. Field <desc> can be a 32-bit immediate, imm32, or a 32-bit scalar register, <reg32a>. GEN</reg32a></desc></ex_desc></ex_desc></desc></dest></src1></src0>
restricts that the 32-I	bit scalar register <reg32a> must be the leading dword of the address register. It should 0&lt;0;1,0&gt;:ud. When <desc> is a register operand, only the lower 31 bits of <reg32a> are</reg32a></desc></reg32a>
<pre><ex_desc> specifies which is the bit5 of &lt; bits9:6 of <ex_desc> control. Interpretatio</ex_desc></ex_desc></pre>	escriptor field <ex_desc> can be a 32-bit immediate, imm32 only. The bits3:0 of the the SFID for the message.The EOT field always comes from bit127 of the instruction word, eex_desc&gt;. A thread must terminate with a sends instruction with EOT turned on. The specify the extended message length and bits31:16 specify the 16bit extended function n of the extended function control signals is subject to the target external </ex_desc>
<pre><src1> is a 256-bit a block of the request with the first block. If and Extended Messa The source dependent the sources. <dest> serves for tw present, and to provi</dest></src1></pre>	ligned GRF register. It serves as the leading GRF register of the request. ligned GRF register or a null register. It serves as the leading GRF register for the second when it is not a null register. It is required that the second block of GRFs does not overlap it is a null register the Extended Message Length must be 0. The sum of Message Length ge Length must not be greater than 15 on SKL. ncy control, {NoSrcDepSet} is used to control the setting of source dependency for both o purposes: to provide the leading GRF register location for the response message if ide parameters to form the channel enable sideband signals.
addressed GRF regist If <dest> is null, ther</dest>	her there is a response to the message request. It can be either a null register, a direct- ter or a register-indirect GRF register. Otherwise, hardware behavior is undefined. The is no response to the request. Meanwhile, the Response Length field in <desc> must be essage requests, such as memory write (store) through the Data Port, do not want</desc>



### sends - Split Send Message

response data from the function unit. If so, the posted destination operand can be null.

If <dest> is a GRF register, the register number is forwarded to the shared function. In this case, the target function unit must send one or more response message phases back to the requesting thread. The number of response message phases must match the Response Length field in <desc>, which of course cannot be zero. For some cases, it could be an empty return message. An empty return message is defined as a single phase message with all channel enables turned off.

The destination type field is always valid and is used to generate the WrEn. This is true even if <dest> is a null register (this is an exception for null as for most cases these fields are ignored by hardware).

The address immediates for indirect sources and destination must be oword aligned.

The 16-bit channel enables of the message sideband are formed based on the WrEn. Interpretation of the channel enable sideband signals is subject to the target external function. In general for a 'sends' instruction with return messages, they are used as the destination dword write mask for the GRF registers starting at <dest>. For a message that has multiple return phases, the same set of channel enable signals applies to all the return phases.

NoDDCIr and NoDDChk must not be used for send instruction.

Send a message stored in GRF locations starting at <src0> followed by <src1> to a shared function identified by <ex\_desc> along with control from <desc> and <ex\_desc> with a GRF writeback location at <dest>.

Format:

[(pred)] sends (exec\_size) <dest> <src0> <src1> <ex\_desc> <desc>

#### Restriction

Restriction : Software must obey the following rules in signaling the end of thread using the sends instruction: The posted destination operand must be null. No acknowledgement is allowed for the sends instruction that signifies the end of thread. This is to avoid deadlock as the EU is expecting to free up the terminated thread's resource. A thread must terminate with a sends instruction with message to a shared function on the output message bus; therefore, it cannot terminate with a sends instruction with message to the following shared functions: Sampler unit, NULL function For example, a thread may terminate with a URB write message or a render cache write message. A root thread originated from the media (generic) pipeline must terminate with a sends instruction with message to the Thread Spawner unit. A child thread should also terminate with a sends to TS. Please refer to the Media Chapter for more detailed description. The sends instruction can not update accumulator registers. Saturate is not supported for sends instruction. ThreadCtrl encodings Switch is not supported for sends instruction. The sends with EOT should use register space R112-R127 for <src>. This is to enable loading of a new thread into the same slot while the message with EOT for current thread is pending dispatch. Any instruction updating the ARF must use a {Switch} if the ARF is not used before EOT.

Restriction : The source dependency control, {NoSrcDepSet}, must not be set for the send instruction preceding a send instruction with EOT.

#### **Syntax**

[(pred)] sends (exec\_size) reg greg greg imm32 imm32 [(pred)] sends (exec\_size) reg greg greg imm32 reg32a

#### Pseudocode

Evaluate(WrEn); <MsgChEnable> = WrEn; <SourceReg0> = <src0>.RegNum; <SourceReg1>



		sends - Split Send Message				
		essageEnqueue( <msgchenable>, <responsereg>, <sourcereg0>, esc&gt;, <dest>);</dest></sourcereg0></responsereg></msgchenable>				
Predication	Conditiona	I Modifier Saturation Source Modifier				
Υ	Ν	N N				
DWord	Bit	Description				
03	127:96	Message				
		Format: EU_INSTRUCTION_OPERAND_SEND_MSG				
	95:80	ExDesc[31:16]				
		Format: ExtMsgDescpt[31:16]				
	79	Source 0 Addressing Mode				
		Format: AddrMode				
	78	Reserved				
		Exists If: ([Source 0 Addressing Mode]=='Direct')				
		Format: MBZ				
	78	Source 0 Address Immediate Sign [9]				
		Exists If: ([Source 0 Addressing Mode]=='Indirect')				
		Format: S9[9]				
	77	SelReg32Desc				
	76:73	Source 0 Address Subregister Number				
		Exists If:     ([Source 0 Addressing Mode]=='Indirect')				
	76:69	Source 0 Register Number				
		Exists If: ([Source 0 Addressing Mode]=='Direct')				
	72:68	Source 0 Address Immediate [8:4]				
		<pre>xists If: ([Source 0 Addressing Mode]=='Indirect')</pre>				
		Format: S9[8:4]				
	68	Source 0 Subregister Number				
		Exists If:         ([Source 0 Addressing Mode]=='Direct')				
	67:64	ExDesc[9:6]				
		Format: ExtMsgDescpt[9:6]				
	63	Destination Addressing Mode				
		Format: AddrMode				
	62	Destination Address Immediate Sign [9]				
		Exists If: ([Destination Addressing Mode]=='Indirect')				
		Format: S9[9]				



sends - Split Send Message							
62	62 Reserved						
02	Exists If:						
	Format:	MBZ					
61	Reserved						
01		Format: MBZ					
60:57		Address Subregister I					
00.37	Exists If:	-	ssing Mode]=='Indirect')				
60:53	Destination Register Number						
	Exists If: ([Destination Addressing Mode]=='Direct')						
56:52	Destination	Destination Address Immediate [8:4]					
	Exists If:						
	Format:	S9[8:4]					
52	Destination Subregister Number [4]						
	Exists If:						
51:44	Source 1 Register Number						
43:41	Reserved						
	Format: MBZ						
40:37	<b>Destination</b>	Destination Type					
36	Source 1 Register File						
	Format:		RegFile[0]				
35	Destination Register File						
	Format:		RegFile[0]				
34	MaskCtrl						
33:32	Flag Register	Flag Register Number/Subregister Number					
31:28	Controls B						
	Format: EU_INSTRUCTION_CONTROLS_B						
27:24	Shared Function ID (SFID)						
	Format: SFID						
23:8	Controls A						
	Format:	Format: EU_INSTRUCTION_CONTROLS_A					
7	Reserved						
	Format:	Format: MBZ					
6:0	Opcode						
	Format:	E	U_OPCODE				