



**Intel® Arc™ A-Series Graphics and Intel Data Center GPU Flex Series  
Open-Source Programmer's Reference Manual  
For the discrete GPUs code named "Alchemist" and "Arctic Sound-M"**

Volume 2c: Command Reference: Registers  
Part 2 – Registers L through Z

March 2023, Revision 1.0



## Notices and Disclaimers

Intel technologies may require enabled hardware, software or service activation.

No product or component can be absolutely secure.

Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks

Customer is responsible for safety of the overall system, including compliance with applicable safety-related requirements or standards.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exceptions that a) you may publish an unmodified copy and b) code included in this document is licensed subject to Zero-Clause BSD open source license (0BSD). You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

## Table of Contents

L3 Allocation Control Register .....	1
L3 Cache Runtime ECC capture Register .....	3
L3 Cache Runtime ECC Test Control Register .....	4
L3 Control Register .....	5
L3 Fault Register .....	6
L3 Flush Range Register .....	7
L3 Flush Range Register 2 .....	8
L3 Multi Context Reserved1 .....	9
L3 Multi Context Reserved2 .....	10
L3Node arbiter config register.....	11
L3 Node Units Idle Status.....	13
L3 Parameter Information Register .....	14
L3 SQC register 4.....	15
L3 SQC register 5.....	16
L3 SQC register 6.....	18
L3 SQC register 7.....	19
L3 SQC registers 1 .....	21
L3 Unslice IDLE Status Register .....	24
LANEN_DIG_TX_LBERT_CTL.....	25
LBCF flush request .....	26
LBCF-LTISEQ Flush Done Message 0.....	28
LBCF-LTISEQ Flush Done Message 1 .....	30
LBCF Render config save msg .....	32
Link Capabilities .....	33
Link Capabilities 2 .....	36
Link Control and Status.....	37
LINKM.....	39
LINKN .....	40
LM_CTRL.....	41
LM_LUMA_COEFF .....	43
LM_TONEFACT_DATA .....	45
LM_TONEFACT_INDEX.....	47



<b>LNCF MOCS Register 0</b> .....	<b>49</b>
<b>LNCF MOCS Register 1</b> .....	<b>53</b>
<b>LNCF MOCS Register 2</b> .....	<b>57</b>
<b>LNCF MOCS Register 3</b> .....	<b>61</b>
<b>LNCF MOCS Register 4</b> .....	<b>65</b>
<b>LNCF MOCS Register 5</b> .....	<b>69</b>
<b>LNCF MOCS Register 6</b> .....	<b>73</b>
<b>LNCF MOCS Register 7</b> .....	<b>77</b>
<b>LNCF MOCS Register 8</b> .....	<b>81</b>
<b>LNCF MOCS Register 9</b> .....	<b>85</b>
<b>LNCF MOCS Register 10</b> .....	<b>89</b>
<b>LNCF MOCS Register 11</b> .....	<b>93</b>
<b>LNCF MOCS Register 12</b> .....	<b>97</b>
<b>LNCF MOCS Register 13</b> .....	<b>101</b>
<b>LNCF MOCS Register 14</b> .....	<b>105</b>
<b>LNCF MOCS Register 15</b> .....	<b>109</b>
<b>LNCF MOCS Register 16</b> .....	<b>113</b>
<b>LNCF MOCS Register 17</b> .....	<b>117</b>
<b>LNCF MOCS Register 18</b> .....	<b>121</b>
<b>LNCF MOCS Register 19</b> .....	<b>125</b>
<b>LNCF MOCS Register 20</b> .....	<b>129</b>
<b>LNCF MOCS Register 21</b> .....	<b>133</b>
<b>LNCF MOCS Register 22</b> .....	<b>137</b>
<b>LNCF MOCS Register 23</b> .....	<b>141</b>
<b>LNCF MOCS Register 24</b> .....	<b>145</b>
<b>LNCF MOCS Register 25</b> .....	<b>149</b>
<b>LNCF MOCS Register 26</b> .....	<b>153</b>
<b>LNCF MOCS Register 27</b> .....	<b>157</b>
<b>LNCF MOCS Register 28</b> .....	<b>161</b>
<b>LNCF MOCS Register 29</b> .....	<b>165</b>
<b>LNCF MOCS Register 30</b> .....	<b>169</b>
<b>LNCF MOCS Register 31</b> .....	<b>173</b>
<b>LNE Arbiter configuration register</b> .....	<b>177</b>
<b>LNI destination request Arbiter configuration register</b> .....	<b>179</b>



<b>LNI LNGP request source conflict resolution Arbiter configuration register .....</b>	<b>181</b>
<b>LNI NDX request source conflict resolution Arbiter configuration register.....</b>	<b>183</b>
<b>LNI Second Arbiter configuration register in 1 and 2 MEM slice CFG.....</b>	<b>185</b>
<b>LNI Second Arbiter configuration register in 4 MEM slice CFG .....</b>	<b>187</b>
<b>Load Indirect Base Vertex .....</b>	<b>189</b>
<b>Load Indirect Extended Parameter 0 .....</b>	<b>190</b>
<b>Load Indirect Extended Parameter 1 .....</b>	<b>191</b>
<b>Load Indirect Extended Parameter 2 .....</b>	<b>192</b>
<b>Load Indirect Instance Count.....</b>	<b>193</b>
<b>Load Indirect Starting Thread Group ID.....</b>	<b>194</b>
<b>Load Indirect Start Instance.....</b>	<b>195</b>
<b>Load Indirect Start Vertex.....</b>	<b>196</b>
<b>Load Indirect Thread Group Count.....</b>	<b>197</b>
<b>Load Indirect Vertex Count.....</b>	<b>198</b>
<b>Local Memory Bar .....</b>	<b>199</b>
<b>Local Memory Configuration.....</b>	<b>203</b>
<b>Lock register for Bank .....</b>	<b>204</b>
<b>Lock register for Node .....</b>	<b>208</b>
<b>LPFC FUSA Register .....</b>	<b>209</b>
<b>LPFC FUSA Register1 .....</b>	<b>211</b>
<b>LPFC FUSA Register2 .....</b>	<b>213</b>
<b>LPFC FUSA Register3 .....</b>	<b>215</b>
<b>LSN Arbitration Priority Register 0.....</b>	<b>217</b>
<b>LSN Miscellaneous Configuration.....</b>	<b>219</b>
<b>LSN Slice Client Virtual Channel Assignment .....</b>	<b>221</b>
<b>LTISEQ CBE Flush Req.....</b>	<b>223</b>
<b>LTR Extended Capability Header.....</b>	<b>224</b>
<b>LUT_3D_CTL .....</b>	<b>225</b>
<b>LUT_3D_DATA.....</b>	<b>227</b>
<b>LUT_3D_INDEX.....</b>	<b>228</b>
<b>MAILBOX0.....</b>	<b>229</b>
<b>MAILBOX1.....</b>	<b>230</b>
<b>MAILBOX2.....</b>	<b>231</b>
<b>MAILBOX3.....</b>	<b>232</b>



Primary Latency Timer .....	233
Primary Tile TileInterrupt .....	234
Maximum Latency .....	235
Maximum License request in GT C0 window.....	236
Max No Snoop Latency Register.....	237
Max Snoop Latency Register .....	238
MBC Control Register.....	239
MBUS_ABOX_CTL .....	241
MBUS_BBOX_CTL .....	243
MBUS_DBOX_CTL .....	245
MBUS_UBOX_CTL .....	248
MCPG1 Hysteresis Time Free.....	250
MCR Packet Control.....	251
MCR Packet Control 0 .....	253
MCR Packet Control 1 .....	254
MCR Packet Control 2 .....	255
MCR Packet Control 4 .....	256
MDRB Context Base 1 .....	257
MDRB Context Base 2 .....	258
MED0HCP0PowerGoodDelay .....	259
MED0MFX0PowerGoodDelay.....	260
MED0PowerGoodDelay.....	261
MED1HCP0PowerGoodDelay .....	262
MED1MFX0PowerGoodDelay.....	263
MED1PowerGoodDelay .....	264
Media BONUS2 Reg.....	265
Media Die Recovery.....	267
Media FIFO Messaging Register for Shadow Register Unit.....	268
Media PFET control register with lock .....	271
Media Power Context Save request.....	273
Media Power Down FSM control register with lock .....	274
Media Power Gate Control Request .....	277
Media Power on FSM control register with lock.....	278
Media unit Level Clock Gating override during rstflow 94B0 .....	280

<b>MEMRR_BASE_LSB</b> .....	<b>281</b>
<b>MEMRR_BASE_MSB</b> .....	<b>282</b>
<b>MEMRR_MASK_LSB</b> .....	<b>283</b>
<b>MEMRR_MASK_MSB</b> .....	<b>284</b>
<b>MESH Invocation Counter</b> .....	<b>285</b>
<b>MESH Invocation Counter per Slice</b> .....	<b>286</b>
<b>Message Address</b> .....	<b>287</b>
<b>Message Control</b> .....	<b>288</b>
<b>Message Data</b> .....	<b>290</b>
<b>Message Signaled Interrupts Capability ID</b> .....	<b>291</b>
<b>MFC_AVC_CABAC_INSERTION_COUNT</b> .....	<b>292</b>
<b>MFC_AVC Bitstream Decoding Front-End Parsing Logic Error Counter</b> .....	<b>293</b>
<b>MFC Image Status Control</b> .....	<b>294</b>
<b>MFC Image Status Mask</b> .....	<b>295</b>
<b>MFC QP Status Count</b> .....	<b>296</b>
<b>MFD Error Status</b> .....	<b>297</b>
<b>MFD Picture Parameter</b> .....	<b>299</b>
<b>MFX Frame BitStream SE/BIN Count</b> .....	<b>300</b>
<b>MFX Frame Macroblock Count</b> .....	<b>301</b>
<b>MFX Frame Row-Stored/BitStream Read Count</b> .....	<b>303</b>
<b>MFX PAK MPEG TS STATUS</b> .....	<b>304</b>
<b>MFX Pipeline Status Flags</b> .....	<b>305</b>
<b>MFX SFC LOCK Request</b> .....	<b>308</b>
<b>MFX SFC LOCK Status</b> .....	<b>310</b>
<b>MGCMD</b> .....	<b>312</b>
<b>MGSR GTI PD Control</b> .....	<b>313</b>
<b>MGSR Media PD Control</b> .....	<b>314</b>
<b>MGSR Programmable Shadow 0</b> .....	<b>315</b>
<b>MGSR Programmable Shadow 1</b> .....	<b>316</b>
<b>MI_SET_PREDICATE_RESULT</b> .....	<b>317</b>
<b>Minimum Grant</b> .....	<b>320</b>
<b>Minute IA Force Fence</b> .....	<b>321</b>
<b>Minute IA Force TLB Invalidate</b> .....	<b>322</b>
<b>Mirror FUSE A</b> .....	<b>323</b>



<b>Mirror GT C6 entry Count .....</b>	<b>324</b>
<b>Mirror of DPRB LSB .....</b>	<b>325</b>
<b>Mirror of DPRB MSB.....</b>	<b>326</b>
<b>Mirror of DSMBASE LSB.....</b>	<b>327</b>
<b>Mirror of DSMBASE MSB .....</b>	<b>328</b>
<b>Mirror of EMRR Base LSB.....</b>	<b>329</b>
<b>Mirror of EMRR Base MSB .....</b>	<b>330</b>
<b>Mirror of EU Enable Fuses.....</b>	<b>331</b>
<b>Mirror of FUSE1 Control DW .....</b>	<b>332</b>
<b>Mirror of Fuse 3 control DW.....</b>	<b>334</b>
<b>Mirror of Global Command Register .....</b>	<b>336</b>
<b>Mirror of GMCH Graphics Control Register.....</b>	<b>340</b>
<b>Mirror of Graphics Translation Table and Memory Mapped Range Address (31:0).....</b>	<b>342</b>
<b>Mirror of Graphics Translation Table and Memory Mapped Range Address UDW.....</b>	<b>344</b>
<b>Mirror of GSMBASE LSB.....</b>	<b>345</b>
<b>Mirror of GSMBASE MSB .....</b>	<b>346</b>
<b>Mirror of GT Compute DSS Enable Fuses.....</b>	<b>347</b>
<b>Mirror of GT Geometry DSS Enable Fuses.....</b>	<b>348</b>
<b>Mirror of GT VEBOX and VDBOX Enable.....</b>	<b>349</b>
<b>Mirror of PCICMD MAE/BME .....</b>	<b>350</b>
<b>Mirror of PMR HIGH LIMIT (31-0) .....</b>	<b>352</b>
<b>Mirror of PMR HIGH LIMIT 63-32.....</b>	<b>353</b>
<b>Mirror of Protected Memory Enable Register.....</b>	<b>354</b>
<b>Mirror of RC0 Hysterisis free .....</b>	<b>356</b>
<b>Mirror RC0 Any Engine Busy Free.....</b>	<b>357</b>
<b>Mirror RC0 wake count free .....</b>	<b>358</b>
<b>Mirror Rc6 post hysterisis overhead free.....</b>	<b>359</b>
<b>Mirror rc6 pre Engine wake overhead free .....</b>	<b>360</b>
<b>Misc Clocking Reset Control Registers.....</b>	<b>361</b>
<b>MISC CTX control register.....</b>	<b>364</b>
<b>Miscellaneous Message Register 0 for GTI Doorbell Unit.....</b>	<b>365</b>
<b>Misc Reset Control Register.....</b>	<b>366</b>
<b>Mode Register for GAB .....</b>	<b>367</b>
<b>Mode Register for GAC .....</b>	<b>369</b>

<b>Mode Register for GAFS.....</b>	<b>371</b>
<b>Mode Register for Software Interface.....</b>	<b>373</b>
<b>MSG_FBC_REND_STATE.....</b>	<b>380</b>
<b>MSI Mask Bits.....</b>	<b>381</b>
<b>MSI Pending Bits.....</b>	<b>382</b>
<b>Multi Context Control Register.....</b>	<b>383</b>
<b>Multi Tile Configuration.....</b>	<b>384</b>
<b>NDE_RSTWRN_OPT.....</b>	<b>385</b>
<b>NONPIPE_ISOCREQ.....</b>	<b>386</b>
<b>NOP Identification Register.....</b>	<b>387</b>
<b>Number Of VFs.....</b>	<b>389</b>
<b>OAC Aggregate Perf Counter A0.....</b>	<b>390</b>
<b>OAC Aggregate Perf Counter A0 Upper DWord.....</b>	<b>391</b>
<b>OAC Aggregate Perf Counter A4.....</b>	<b>392</b>
<b>OAC Aggregate Perf Counter A4 Upper DWord.....</b>	<b>393</b>
<b>OAC Aggregate Perf Counter A7.....</b>	<b>394</b>
<b>OAC Aggregate Perf Counter A7 Upper DWord.....</b>	<b>395</b>
<b>OAC Aggregate Perf Counter A8.....</b>	<b>396</b>
<b>OAC Aggregate Perf Counter A8 Upper DWord.....</b>	<b>397</b>
<b>OAC Aggregate Perf Counter A9.....</b>	<b>398</b>
<b>OAC Aggregate Perf Counter A9 Upper DWord.....</b>	<b>399</b>
<b>OAC Aggregate Perf Counter A10.....</b>	<b>400</b>
<b>OAC Aggregate Perf Counter A10 Upper DWord.....</b>	<b>401</b>
<b>OAC Aggregate Perf Counter A11.....</b>	<b>402</b>
<b>OAC Aggregate Perf Counter A11 Upper DWord.....</b>	<b>403</b>
<b>OAC Aggregate Perf Counter A12.....</b>	<b>404</b>
<b>OAC Aggregate Perf Counter A12 Upper DWord.....</b>	<b>405</b>
<b>OAC Aggregate Perf Counter A13.....</b>	<b>406</b>
<b>OAC Aggregate Perf Counter A13 Upper DWord.....</b>	<b>407</b>
<b>OAC Aggregate Perf Counter A14.....</b>	<b>408</b>
<b>OAC Aggregate Perf Counter A14 Upper DWord.....</b>	<b>409</b>
<b>OAC Aggregate Perf Counter A15.....</b>	<b>410</b>
<b>OAC Aggregate Perf Counter A15 Upper DWord.....</b>	<b>411</b>
<b>OAC Aggregate Perf Counter A16.....</b>	<b>412</b>



OAC Aggregate Perf Counter A16 Upper DWord .....	413
OAC Aggregate Perf Counter A17 .....	414
OAC Aggregate Perf Counter A17 Upper DWord .....	415
OAC Aggregate Perf Counter A18 .....	416
OAC Aggregate Perf Counter A18 Upper DWord .....	417
OAC Aggregate Perf Counter A19 .....	418
OAC Aggregate Perf Counter A19 Upper DWord .....	419
OAC Aggregate Perf Counter A20 .....	420
OAC Aggregate Perf Counter A20 Upper DWord .....	421
OAC Aggregate Perf Counter A28 .....	422
OAC Aggregate Perf Counter A28 Upper DWord .....	423
OAC Aggregate Perf Counter A29 .....	424
OAC Aggregate Perf Counter A29 Upper DWord .....	425
OAC Aggregate Perf Counter A30 .....	426
OAC Aggregate Perf Counter A30 Upper DWord .....	427
OAC Aggregate Perf Counter A31 .....	428
OAC Aggregate Perf Counter A31 Upper DWord .....	429
OAC Aggregate Perf Counter A32 .....	430
OACAggregatePerfCounterA32UpperDWord .....	431
OAC Aggregate Perf Counter A34 .....	432
OACAggregatePerfCounterA34UpperDWord .....	433
OAC Aggregate Perf Counter A35 .....	434
OACAggregatePerfCounterA35UpperDWord .....	435
OAC Boolean_Counter_B0 .....	436
OAC Boolean_Counter_B1 .....	437
OAC Boolean_Counter_B2 .....	438
OAC Boolean_Counter_B3 .....	439
OAC Boolean_Counter_B4 .....	440
OAC Boolean_Counter_B5 .....	441
OAC Boolean_Counter_B6 .....	442
OAC Boolean_Counter_B7 .....	443
OAC GPU Ticks Counter .....	444
OAC GPU Ticks Counter Upper DWord .....	445
OAC Observation Architecture Control .....	446

<b>OAC Observation Architecture Status Register .....</b>	<b>447</b>
<b>OAG Aggregate Perf Counter A0 .....</b>	<b>450</b>
<b>OAG Aggregate Perf Counter A0 Upper DWord .....</b>	<b>451</b>
<b>OAG Aggregate Perf Counter A1 .....</b>	<b>452</b>
<b>OAG Aggregate Perf Counter A1 Upper DWord .....</b>	<b>453</b>
<b>OAG Aggregate Perf Counter A2 .....</b>	<b>454</b>
<b>OAG Aggregate Perf Counter A2 Upper DWord .....</b>	<b>455</b>
<b>OAG Aggregate Perf Counter A3 .....</b>	<b>456</b>
<b>OAG Aggregate Perf Counter A3 Upper DWord .....</b>	<b>457</b>
<b>OAG Aggregate Perf Counter A4 .....</b>	<b>458</b>
<b>OAG Aggregate Perf Counter A4 Lower DWord Free.....</b>	<b>459</b>
<b>OAG Aggregate Perf Counter A4 Upper DWord .....</b>	<b>460</b>
<b>OAG Aggregate Perf Counter A5 .....</b>	<b>461</b>
<b>OAG Aggregate Perf Counter A5 Upper DWord .....</b>	<b>462</b>
<b>OAG Aggregate Perf Counter A6 .....</b>	<b>463</b>
<b>OAG Aggregate Perf Counter A6 Lower DWord Free.....</b>	<b>464</b>
<b>OAG Aggregate Perf Counter A6 Upper DWord .....</b>	<b>465</b>
<b>OAG Aggregate Perf Counter A7 .....</b>	<b>466</b>
<b>OAG Aggregate Perf Counter A7 Upper DWord .....</b>	<b>467</b>
<b>OAG Aggregate Perf Counter A8 .....</b>	<b>468</b>
<b>OAG Aggregate Perf Counter A8 Upper DWord .....</b>	<b>469</b>
<b>OAG Aggregate Perf Counter A9 .....</b>	<b>470</b>
<b>OAG Aggregate Perf Counter A9 Upper DWord .....</b>	<b>471</b>
<b>OAG Aggregate Perf Counter A10 .....</b>	<b>472</b>
<b>OAG Aggregate Perf Counter A10 Upper DWord.....</b>	<b>473</b>
<b>OAG Aggregate Perf Counter A11 .....</b>	<b>474</b>
<b>OAG Aggregate Perf Counter A11 Upper DWord.....</b>	<b>475</b>
<b>OAG Aggregate Perf Counter A12 .....</b>	<b>476</b>
<b>OAG Aggregate Perf Counter A12 Upper DWord.....</b>	<b>477</b>
<b>OAG Aggregate Perf Counter A13 .....</b>	<b>478</b>
<b>OAG Aggregate Perf Counter A13 Upper DWord.....</b>	<b>479</b>
<b>OAG Aggregate Perf Counter A14 .....</b>	<b>480</b>
<b>OAG Aggregate Perf Counter A14 Upper DWord.....</b>	<b>481</b>
<b>OAG Aggregate Perf Counter A15 .....</b>	<b>482</b>



OAG Aggregate Perf Counter A15 Upper DWord.....	483
OAG Aggregate Perf Counter A16.....	484
OAG Aggregate Perf Counter A16 Upper DWord.....	485
OAG Aggregate Perf Counter A17.....	486
OAG Aggregate Perf Counter A17 Upper DWord.....	487
OAG Aggregate Perf Counter A18.....	488
OAG Aggregate Perf Counter A18 Upper DWord.....	489
OAG Aggregate Perf Counter A19.....	490
OAG Aggregate Perf Counter A19 Lower DWord Free .....	491
OAG Aggregate Perf Counter A19 Upper DWord.....	492
OAG Aggregate Perf Counter A20.....	493
OAG Aggregate Perf Counter A20 Lower DWord Free .....	494
OAG Aggregate Perf Counter A20 Upper DWord.....	495
OAG Aggregate Perf Counter A21.....	496
OAG Aggregate Perf Counter A21 Upper DWord.....	497
OAG Aggregate Perf Counter A22.....	498
OAG Aggregate Perf Counter A22 Upper DWord.....	499
OAG Aggregate Perf Counter A23.....	500
OAG Aggregate Perf Counter A23 Upper DWord.....	501
OAG Aggregate Perf Counter A24.....	502
OAG Aggregate Perf Counter A24 Upper DWord.....	503
OAG Aggregate Perf Counter A25.....	504
OAG Aggregate Perf Counter A25 Upper DWord.....	505
OAG Aggregate Perf Counter A26.....	506
OAG Aggregate Perf Counter A26 Upper DWord.....	507
OAG Aggregate Perf Counter A27.....	508
OAG Aggregate Perf Counter A27 Upper DWord.....	509
OAG Aggregate Perf Counter A28.....	510
OAG Aggregate Perf Counter A28 Upper DWord.....	511
OAG Aggregate Perf Counter A29.....	512
OAG Aggregate Perf Counter A29 Upper DWord.....	513
OAG Aggregate Perf Counter A30.....	514
OAG Aggregate Perf Counter A30 Upper DWord.....	515
OAG Aggregate Perf Counter A31.....	516



OAG Aggregate Perf Counter A31 Upper DWord.....	517
OAG Aggregate Perf Counter A32 .....	518
OAG Aggregate Perf Counter A32 Upper DWord.....	519
OAGAggregatePerfCounterA33 .....	520
OAGAggregatePerfCounterA33UpperDWord.....	521
OAGAggregatePerfCounterA34 .....	522
OAGAggregatePerfCounterA34UpperDWord.....	523
OAGAggregatePerfCounterA35 .....	524
OAGAggregatePerfCounterA35UpperDWord.....	525
OAG Aggregate Perf Counter A36 .....	526
OAG Aggregate Perf Counter A37 .....	527
OAG Aggregate Perf Counter SPM0 Lower DWord Free .....	528
OAG Aggregate Perf Counter SPM0 Upper DWord Free .....	529
OAG Aggregate Perf Counter SPM1 Lower DWord Free .....	530
OAG Aggregate Perf Counter SPM1 Upper DWord Free .....	531
OAG Aggregate Perf Counter SPM2 Lower DWord Free .....	532
OAG Aggregate Perf Counter SPM2 Upper DWord Free .....	533
OAG Aggregate Perf Counter SPM3 Lower DWord Free .....	534
OAG Aggregate Perf Counter SPM3 Upper DWord Free .....	535
OAG Aggregate Perf Counter SPM4 Lower DWord Free .....	536
OAG Aggregate Perf Counter SPM4 Upper DWord Free .....	537
OAG Aggregate Perf Counter SPM5 Lower DWord Free .....	538
OAG Aggregate Perf Counter SPM5 Upper DWord Free .....	539
OAG Any Media Fixed Function 0 Wake Count Free .....	540
OAG Any Media Fixed Function 1 Wake Count Free .....	541
OAG Any Media Fixed Function Busy Free .....	542
OAG BLT Busy Free .....	543
OAG BLT Wake Count Free .....	544
OAG Boolean Counter B0.....	545
OAG Boolean Counter B1.....	546
OAG Boolean Counter B2.....	547
OAG Boolean Counter B3.....	548
OAG Boolean Counter B4.....	549
OAG Boolean Counter B5.....	550



<b>OAG Boolean Counter B6</b> .....	<b>551</b>
<b>OAG Boolean Counter B7</b> .....	<b>552</b>
<b>OAG Context Control</b> .....	<b>553</b>
<b>OAG Customizable Event Creation 0-0</b> .....	<b>555</b>
<b>OAG Customizable Event Creation 1-0</b> .....	<b>557</b>
<b>OAG Customizable Event Creation 1-1</b> .....	<b>559</b>
<b>OAG Customizable Event Creation 2-0</b> .....	<b>560</b>
<b>OAG Customizable Event Creation 2-1</b> .....	<b>562</b>
<b>OAG Customizable Event Creation 3-0</b> .....	<b>563</b>
<b>OAG Customizable Event Creation 3-1</b> .....	<b>565</b>
<b>OAG Customizable Event Creation 4-0</b> .....	<b>566</b>
<b>OAG Customizable Event Creation 5-0</b> .....	<b>568</b>
<b>OAG Customizable Event Creation 5-1</b> .....	<b>570</b>
<b>OAG Customizable Event Creation 6-0</b> .....	<b>571</b>
<b>OAG Customizable Event Creation 6-1</b> .....	<b>573</b>
<b>OAG Customizable Event Creation 7-0</b> .....	<b>574</b>
<b>OAG Customizable Event Creation 7-1</b> .....	<b>576</b>
<b>OAG GPU Ticks Counter</b> .....	<b>577</b>
<b>OAG GPU Ticks Counter Upper DWord</b> .....	<b>578</b>
<b>OAG GTI Busy Free</b> .....	<b>579</b>
<b>OAG GTI Wake Count Free</b> .....	<b>580</b>
<b>OAG GuC Busy Free</b> .....	<b>581</b>
<b>OAG GuC Wake Count Free</b> .....	<b>582</b>
<b>OAG Interrupt Mask Register</b> .....	<b>583</b>
<b>OAG L3Node Customizable Event Creation 0-0</b> .....	<b>584</b>
<b>OAG L3Node Customizable Event Creation 1-0</b> .....	<b>586</b>
<b>OAG L3Node Customizable Event Creation 1-1</b> .....	<b>588</b>
<b>OAG L3Node Customizable Event Creation 2-0</b> .....	<b>589</b>
<b>OAG L3Node Customizable Event Creation 2-1</b> .....	<b>591</b>
<b>OAG L3Node Customizable Event Creation 3-0</b> .....	<b>592</b>
<b>OAG L3Node Customizable Event Creation 3-1</b> .....	<b>594</b>
<b>OAG L3Node Customizable Event Creation 4-0</b> .....	<b>595</b>
<b>OAG L3Node Customizable Event Creation 5-0</b> .....	<b>597</b>
<b>OAG L3Node Customizable Event Creation 5-1</b> .....	<b>599</b>

<b>OAG L3Node Customizable Event Creation 6-0 .....</b>	<b>600</b>
<b>OAG L3Node Customizable Event Creation 6-1 .....</b>	<b>602</b>
<b>OAG L3Node Customizable Event Creation 7-0 .....</b>	<b>603</b>
<b>OAG L3Node Customizable Event Creation 7-1 .....</b>	<b>605</b>
<b>OAG MCPG0 Hysteresis Time Free.....</b>	<b>606</b>
<b>OAG Media Sampler Really Busy Free .....</b>	<b>607</b>
<b>OAG Media Sampler Wake Count Free .....</b>	<b>608</b>
<b>OAG MMIO Trigger.....</b>	<b>609</b>
<b>OAG Observation Architecture Buffer.....</b>	<b>610</b>
<b>OAG Observation Architecture Control.....</b>	<b>612</b>
<b>OAG Observation Architecture Report Trigger 2 .....</b>	<b>614</b>
<b>OAG Observation Architecture Report Trigger 6.....</b>	<b>620</b>
<b>OAG Observation Architecture Report Trigger Counter .....</b>	<b>625</b>
<b>OAG Observation Architecture Start Trigger 5 .....</b>	<b>626</b>
<b>OAG Observation Architecture Start Trigger Counter .....</b>	<b>627</b>
<b>OAG Observation Architecture Status Register.....</b>	<b>628</b>
<b>OAG Observation Architecture Tail Pointer.....</b>	<b>632</b>
<b>OAG RC0 Any Engine Busy Free .....</b>	<b>633</b>
<b>OAG RC0 Clocks Free .....</b>	<b>634</b>
<b>OAG RC0 Hysteresis Free .....</b>	<b>635</b>
<b>OAG RC0 Wake Count Free.....</b>	<b>636</b>
<b>OAG RC6 Entry Count Free .....</b>	<b>637</b>
<b>OAG RC6 Pre Engine Wake Overhead Free.....</b>	<b>638</b>
<b>OAG RCPG Hysteresis Time Free .....</b>	<b>639</b>
<b>OAG Render Busy Free .....</b>	<b>640</b>
<b>OAG Render Wake Count Free .....</b>	<b>641</b>
<b>OAG Slice Customizable Event Creation 0-0.....</b>	<b>642</b>
<b>OAG Slice Customizable Event Creation 1-0.....</b>	<b>644</b>
<b>OAG Slice Customizable Event Creation 1-1.....</b>	<b>646</b>
<b>OAG Slice Customizable Event Creation 2-0.....</b>	<b>647</b>
<b>OAG Slice Customizable Event Creation 2-1.....</b>	<b>649</b>
<b>OAG Slice Customizable Event Creation 3-0.....</b>	<b>650</b>
<b>OAG Slice Customizable Event Creation 3-1.....</b>	<b>652</b>
<b>OAG Slice Customizable Event Creation 4-0.....</b>	<b>653</b>



OAG Slice Customizable Event Creation 5-0.....	655
OAG Slice Customizable Event Creation 5-1.....	657
OAG Slice Customizable Event Creation 6-0.....	658
OAG Slice Customizable Event Creation 6-1.....	660
OAG Slice Customizable Event Creation 7-0.....	661
OAG Slice Customizable Event Creation 7-1.....	663
OAG SQ Full Occupancy count Free.....	664
OAG SQ Memory Bound Stall count Free.....	665
OAG Unslice Busy Free.....	666
OAG Unslice Wake Count Free.....	667
OAM Aggregate Perf Counter A36.....	668
OAM Aggregate Perf Counter A37.....	669
OAM Boolean_Counter_B0.....	670
OAM Boolean_Counter_B1.....	671
OAM Boolean_Counter_B2.....	672
OAM Boolean_Counter_B3.....	673
OAM Boolean_Counter_B4.....	674
OAM Boolean_Counter_B5.....	675
OAM Boolean_Counter_B6.....	676
OAM Boolean_Counter_B7.....	677
OAM Context Control.....	678
OAM GPU Ticks Counter.....	680
OAM GPU Ticks Counter Upper DWord.....	681
OAM Interrupt Mask Register.....	682
OAM MMIO Trigger.....	683
OAM Observation Architecture Buffer.....	684
OAM Observation Architecture Control.....	686
OAM Observation Architecture Head Pointer.....	688
OAM Observation Architecture Report Trigger 2.....	689
OAM Observation Architecture Report Trigger 6.....	695
OAM Observation Architecture Report Trigger Counter.....	700
OAM Observation Architecture Start Trigger 5.....	701
OAM Observation Architecture Start Trigger Counter.....	702
OAM Observation Architecture Status Register.....	703

<b>OAM Observation Architecture Tail Pointer</b> .....	<b>708</b>
<b>OAM Slice Customizable Event Creation 0-0</b> .....	<b>709</b>
<b>OAM Slice Customizable Event Creation 1-0</b> .....	<b>711</b>
<b>OAM Slice Customizable Event Creation 1-1</b> .....	<b>713</b>
<b>OAM Slice Customizable Event Creation 2-0</b> .....	<b>714</b>
<b>OAM Slice Customizable Event Creation 2-1</b> .....	<b>716</b>
<b>OAM Slice Customizable Event Creation 3-0</b> .....	<b>717</b>
<b>OAM Slice Customizable Event Creation 3-1</b> .....	<b>719</b>
<b>OAM Slice Customizable Event Creation 4-0</b> .....	<b>720</b>
<b>OAM Slice Customizable Event Creation 5-0</b> .....	<b>722</b>
<b>OAM Slice Customizable Event Creation 5-1</b> .....	<b>724</b>
<b>OAM Slice Customizable Event Creation 6-0</b> .....	<b>725</b>
<b>OAM Slice Customizable Event Creation 6-1</b> .....	<b>727</b>
<b>OAM Slice Customizable Event Creation 7-0</b> .....	<b>728</b>
<b>OAM Slice Customizable Event Creation 7-1</b> .....	<b>730</b>
<b>OA Programmable Event Source Select Register</b> .....	<b>731</b>
<b>OAR Aggregate Perf Counter A0</b> .....	<b>732</b>
<b>OAR Aggregate Perf Counter A0 Upper DWord</b> .....	<b>733</b>
<b>OAR Aggregate Perf Counter A1</b> .....	<b>734</b>
<b>OAR Aggregate Perf Counter A1 Upper DWord</b> .....	<b>735</b>
<b>OAR Aggregate Perf Counter A2</b> .....	<b>736</b>
<b>OAR Aggregate Perf Counter A2 Upper DWord</b> .....	<b>737</b>
<b>OAR Aggregate Perf Counter A3</b> .....	<b>738</b>
<b>OAR Aggregate Perf Counter A3 Upper DWord</b> .....	<b>739</b>
<b>OAR Aggregate Perf Counter A4</b> .....	<b>740</b>
<b>OAR Aggregate Perf Counter A4 Upper DWord</b> .....	<b>741</b>
<b>OAR Aggregate Perf Counter A5</b> .....	<b>742</b>
<b>OAR Aggregate Perf Counter A5 Upper DWord</b> .....	<b>743</b>
<b>OAR Aggregate Perf Counter A6</b> .....	<b>744</b>
<b>OAR Aggregate Perf Counter A6 Upper DWord</b> .....	<b>745</b>
<b>OAR Aggregate Perf Counter A7</b> .....	<b>746</b>
<b>OAR Aggregate Perf Counter A7 Upper DWord</b> .....	<b>747</b>
<b>OAR Aggregate Perf Counter A8</b> .....	<b>748</b>
<b>OAR Aggregate Perf Counter A8 Upper DWord</b> .....	<b>749</b>



OAR Aggregate Perf Counter A9 .....	750
OAR Aggregate Perf Counter A9 Upper DWord .....	751
OAR Aggregate Perf Counter A10 .....	752
OAR Aggregate Perf Counter A10 Upper DWord .....	753
OAR Aggregate Perf Counter A11 .....	754
OAR Aggregate Perf Counter A11 Upper DWord .....	755
OAR Aggregate Perf Counter A12 .....	756
OAR Aggregate Perf Counter A12 Upper DWord .....	757
OAR Aggregate Perf Counter A13 .....	758
OAR Aggregate Perf Counter A13 Upper DWord .....	759
OAR Aggregate Perf Counter A14 .....	760
OAR Aggregate Perf Counter A14 Upper DWord .....	761
OAR Aggregate Perf Counter A15 .....	762
OAR Aggregate Perf Counter A15 Upper DWord .....	763
OAR Aggregate Perf Counter A16 .....	764
OAR Aggregate Perf Counter A16 Upper DWord .....	765
OAR Aggregate Perf Counter A17 .....	766
OAR Aggregate Perf Counter A17 Upper DWord .....	767
OAR Aggregate Perf Counter A18 .....	768
OAR Aggregate Perf Counter A18 Upper DWord .....	769
OAR Aggregate Perf Counter A19 .....	770
OAR Aggregate Perf Counter A19 Upper DWord .....	771
OAR Aggregate Perf Counter A20 .....	772
OAR Aggregate Perf Counter A20 Upper DWord .....	773
OAR Aggregate Perf Counter A21 .....	774
OAR Aggregate Perf Counter A21 Upper DWord .....	775
OAR Aggregate Perf Counter A22 .....	776
OAR Aggregate Perf Counter A22 Upper DWord .....	777
OAR Aggregate Perf Counter A23 .....	778
OAR Aggregate Perf Counter A23 Upper DWord .....	779
OAR Aggregate Perf Counter A24 .....	780
OAR Aggregate Perf Counter A24 Upper DWord .....	781
OAR Aggregate Perf Counter A25 .....	782
OAR Aggregate Perf Counter A25 Upper DWord .....	783

<b>OAR Aggregate Perf Counter A26 .....</b>	<b>784</b>
<b>OAR Aggregate Perf Counter A26 Upper DWord .....</b>	<b>785</b>
<b>OAR Aggregate Perf Counter A27 .....</b>	<b>786</b>
<b>OAR Aggregate Perf Counter A27 Upper DWord .....</b>	<b>787</b>
<b>OAR Aggregate Perf Counter A28 .....</b>	<b>788</b>
<b>OAR Aggregate Perf Counter A28 Upper DWord .....</b>	<b>789</b>
<b>OAR Aggregate Perf Counter A29 .....</b>	<b>790</b>
<b>OAR Aggregate Perf Counter A29 Upper DWord .....</b>	<b>791</b>
<b>OAR Aggregate Perf Counter A30 .....</b>	<b>792</b>
<b>OAR Aggregate Perf Counter A30 Upper DWord .....</b>	<b>793</b>
<b>OAR Aggregate Perf Counter A31 .....</b>	<b>794</b>
<b>OAR Aggregate Perf Counter A31 Upper DWord .....</b>	<b>795</b>
<b>OAR Aggregate Perf Counter A32 .....</b>	<b>796</b>
<b>OAR Aggregate Perf Counter A32 Upper DWord .....</b>	<b>797</b>
<b>OARAggregatePerfCounterA33 .....</b>	<b>798</b>
<b>OARAggregatePerfCounterA33UpperDWord .....</b>	<b>799</b>
<b>OARAggregatePerfCounterA34 .....</b>	<b>800</b>
<b>OARAggregatePerfCounterA34UpperDWord .....</b>	<b>801</b>
<b>OARAggregatePerfCounterA35UpperDWord .....</b>	<b>802</b>
<b>OAR Boolean_Counter_B0 .....</b>	<b>803</b>
<b>OAR Boolean_Counter_B1 .....</b>	<b>804</b>
<b>OAR Boolean_Counter_B2 .....</b>	<b>805</b>
<b>OAR Boolean_Counter_B3 .....</b>	<b>806</b>
<b>OAR Boolean_Counter_B4 .....</b>	<b>807</b>
<b>OAR Boolean_Counter_B5 .....</b>	<b>808</b>
<b>OAR Boolean_Counter_B6 .....</b>	<b>809</b>
<b>OAR Boolean_Counter_B7 .....</b>	<b>810</b>
<b>OAR GPU Ticks Counter .....</b>	<b>811</b>
<b>OAR GPU Ticks Counter Upper DWord .....</b>	<b>812</b>
<b>OAR Observation Architecture Control .....</b>	<b>813</b>
<b>OAR Observation Architecture Status Register .....</b>	<b>814</b>
<b>Observation Architecture Control per Context .....</b>	<b>817</b>
<b>Observation Architecture Head Pointer .....</b>	<b>819</b>
<b>OUTPUT_CSC_COEFF .....</b>	<b>820</b>



<b>OUTPUT_CSC_POSTOFF</b> .....	<b>822</b>
<b>OUTPUT_CSC_PREOFF</b> .....	<b>824</b>
<b>Outstanding Page Request Allocation</b> .....	<b>826</b>
<b>Outstanding Page Request Capacity</b> .....	<b>827</b>
<b>PAGE_FAULT_MODE</b> .....	<b>828</b>
<b>Page Directory Pointer Descriptor - PDP0/PML4/PASID</b> .....	<b>829</b>
<b>Page Directory Pointer Descriptor - PDP1</b> .....	<b>832</b>
<b>Page Directory Pointer Descriptor - PDP2</b> .....	<b>834</b>
<b>Page Directory Pointer Descriptor - PDP3</b> .....	<b>836</b>
<b>Page Req Queue Tail Shadow Register DW0</b> .....	<b>838</b>
<b>Page Req Queue Tail Shadow Register DW1</b> .....	<b>839</b>
<b>Page Request Control</b> .....	<b>840</b>
<b>Page Request Extended Capability Header</b> .....	<b>841</b>
<b>Page Request Queue Address Register 0</b> .....	<b>842</b>
<b>Page Request Queue Address Register 1</b> .....	<b>843</b>
<b>Page Request Queue Head Register 0</b> .....	<b>844</b>
<b>Page Request Queue Head Register 1</b> .....	<b>845</b>
<b>Page Request Queue Tail Register 0</b> .....	<b>846</b>
<b>Page Request Queue Tail Register 1</b> .....	<b>847</b>
<b>Page Request Status</b> .....	<b>848</b>
<b>PAK_NUM_OF_SLICES</b> .....	<b>850</b>
<b>PAK_Stream-Out Report (Errors)</b> .....	<b>851</b>
<b>PAK_Stream-Out Report (Warnings)</b> .....	<b>852</b>
<b>PAK Report Running Status</b> .....	<b>853</b>
<b>PAL_EXT_GC_MAX</b> .....	<b>854</b>
<b>PAL_EXT2_GC_MAX</b> .....	<b>856</b>
<b>PAL_GC_MAX</b> .....	<b>858</b>
<b>PAL_LGC</b> .....	<b>861</b>
<b>PAL_PREC_DATA</b> .....	<b>976</b>
<b>PAL_PREC_INDEX</b> .....	<b>978</b>
<b>PAL_PREC_MULTI_SEG_DATA</b> .....	<b>980</b>
<b>PAL_PREC_MULTI_SEG_INDEX</b> .....	<b>981</b>
<b>PASID Capability</b> .....	<b>982</b>
<b>PASID Control</b> .....	<b>984</b>



<b>PASID Extended Capability Header .....</b>	<b>985</b>
<b>PAT Index.....</b>	<b>986</b>
<b>PCI Command.....</b>	<b>988</b>
<b>PCI Express Capability .....</b>	<b>991</b>
<b>PCI Express Capability Header.....</b>	<b>992</b>
<b>PCI Express Device Control .....</b>	<b>993</b>
<b>PCI Express Device Status Register.....</b>	<b>996</b>
<b>PCI Mirror of GMCH Graphics Control .....</b>	<b>998</b>
<b>PCI Status.....</b>	<b>1001</b>
<b>PCU Interrupt Definition .....</b>	<b>1004</b>
<b>Persistent Batch Buffer State Register .....</b>	<b>1008</b>
<b>PF Resizable BAR Capability .....</b>	<b>1011</b>
<b>PF Resizable BAR Control.....</b>	<b>1013</b>
<b>PF Resizable Capability Header .....</b>	<b>1015</b>
<b>PHY_MISC.....</b>	<b>1016</b>
<b>PHY_MISC1 .....</b>	<b>1018</b>
<b>Pinned Surface Mapping Size Register .....</b>	<b>1022</b>
<b>Pinned Surface Per Process Virtual Address Base Register .....</b>	<b>1023</b>
<b>Pinned Surface Process ID Register .....</b>	<b>1024</b>
<b>Pinned Surface Virtual Address Base Register .....</b>	<b>1025</b>
<b>PIPE_ARB_CTL.....</b>	<b>1026</b>
<b>PIPE_BOTTOM_COLOR.....</b>	<b>1029</b>
<b>PIPE_DB_CTL .....</b>	<b>1031</b>
<b>PIPE_DMCSANLINECOMP .....</b>	<b>1033</b>
<b>PIPE_DSS_CTL1 .....</b>	<b>1035</b>
<b>PIPE_DSS_CTL2 .....</b>	<b>1039</b>
<b>PIPE_FLIPCNT.....</b>	<b>1042</b>
<b>PIPE_FLIPDONETMSTMP .....</b>	<b>1043</b>
<b>PIPE_FLIPTMSTMP .....</b>	<b>1044</b>
<b>PIPE_FRMCNT .....</b>	<b>1045</b>
<b>PIPE_FRMTMSTMP.....</b>	<b>1046</b>
<b>PIPE_ISOCREQ.....</b>	<b>1047</b>
<b>PIPE_ISOCREQ_OFFSET .....</b>	<b>1049</b>
<b>PIPE_MISC .....</b>	<b>1051</b>



<b>PIPE_MISC2</b> .....	<b>1057</b>
<b>PIPE_MISC3</b> .....	<b>1061</b>
<b>PIPE_MISC4</b> .....	<b>1062</b>
<b>PIPE_SCANLINE</b> .....	<b>1064</b>
<b>PIPE_SCANLINECOMP</b> .....	<b>1066</b>
<b>PIPE_SEAM_EXCESS</b> .....	<b>1069</b>
<b>PIPE_SRC SZ</b> .....	<b>1071</b>
<b>PIPE_STATUS</b> .....	<b>1073</b>
<b>PIPEDMC_CONTROL</b> .....	<b>1077</b>
<b>Pixel Shader Scheduling Mode</b> .....	<b>1078</b>
<b>Pixel Shader Scheduling Mode 2</b> .....	<b>1082</b>
<b>Pixel Shader Scheduling Mode 3</b> .....	<b>1086</b>
<b>Pixel Shader Scheduling Mode 4</b> .....	<b>1089</b>
<b>PLANE_AFLIP_WIN_CTL</b> .....	<b>1092</b>
<b>PLANE_BUF_CFG</b> .....	<b>1096</b>
<b>PLANE_CC_VAL</b> .....	<b>1100</b>
<b>PLANE_COLOR_CTL</b> .....	<b>1103</b>
<b>PLANE_CSC_COEFF</b> .....	<b>1110</b>
<b>PLANE_CSC_POSTOFF</b> .....	<b>1113</b>
<b>PLANE_CSC_PREOFF</b> .....	<b>1116</b>
<b>PLANE_CTL</b> .....	<b>1119</b>
<b>PLANE_CUS_CTL</b> .....	<b>1128</b>
<b>PLANE_INPUT_CSC_COEFF</b> .....	<b>1133</b>
<b>PLANE_INPUT_CSC_POSTOFF</b> .....	<b>1136</b>
<b>PLANE_INPUT_CSC_PREOFF</b> .....	<b>1139</b>
<b>PLANE_KEYMAX</b> .....	<b>1142</b>
<b>PLANE_KEYMSK</b> .....	<b>1145</b>
<b>PLANE_KEYVAL</b> .....	<b>1149</b>
<b>PLANE_LEFT_SURF</b> .....	<b>1152</b>
<b>PLANE_OFFSET</b> .....	<b>1155</b>
<b>PLANE_PIXEL_NORMALIZE</b> .....	<b>1161</b>
<b>PLANE_POS</b> .....	<b>1163</b>
<b>PLANE_POST_CSC_GAMC_DATA</b> .....	<b>1169</b>
<b>PLANE_POST_CSC_GAMC_DATA_ENH</b> .....	<b>1171</b>

PLANE_POST_CSC_GAMC_INDEX .....	1174
PLANE_POST_CSC_GAMC_INDEX_ENH .....	1176
PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH .....	1179
PLANE_POST_CSC_GAMC_SEG0_DATA_ENH .....	1182
PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH .....	1184
PLANE_PRE_CSC_GAMC_DATA .....	1187
PLANE_PRE_CSC_GAMC_DATA_ENH .....	1189
PLANE_PRE_CSC_GAMC_INDEX .....	1192
PLANE_PRE_CSC_GAMC_INDEX_ENH .....	1194
PLANE_SIZE .....	1197
PLANE_STRIDE .....	1203
PLANE_SURF .....	1207
PLANE_SURFLIVE .....	1211
PLANE_VFID .....	1216
PLANE_WM .....	1219
POISON_DATA_HANDLING_ENABLE .....	1245
POISON_DATA_STATUS .....	1246
PORT_CL_DW5 .....	1247
PORT_CL_DW10 .....	1249
PORT_CL_DW12 .....	1252
PORT_CL_DW15 .....	1255
PORT_CL_DW16 .....	1257
PORT_COMP_DW0 .....	1259
PORT_COMP_DW1 .....	1261
PORT_COMP_DW3 .....	1263
PORT_COMP_DW8 .....	1265
PORT_COMP_DW9 .....	1267
PORT_COMP_DW10 .....	1268
PORT_PCS_DW1 .....	1269
PORT_PCS_DW9 .....	1274
PORT_TX_DFLEXDPCSSS .....	1277
PORT_TX_DFLEXDPMLE1 .....	1279
PORT_TX_DFLEXDPPMS .....	1282
PORT_TX_DFLEXDPSP .....	1284



<b>PORT_TX_DFLEXNPCPMS</b> .....	<b>1288</b>
<b>PORT_TX_DFLEXP2</b> .....	<b>1290</b>
<b>PORT_TX_DW0</b> .....	<b>1292</b>
<b>PORT_TX_DW1</b> .....	<b>1296</b>
<b>PORT_TX_DW2</b> .....	<b>1299</b>
<b>PORT_TX_DW4</b> .....	<b>1302</b>
<b>PORT_TX_DW5</b> .....	<b>1305</b>
<b>PORT_TX_DW6</b> .....	<b>1309</b>
<b>PORT_TX_DW7</b> .....	<b>1312</b>
<b>PORT_TX_DW8</b> .....	<b>1315</b>
<b>POST_CSC_CC2_DATA</b> .....	<b>1319</b>
<b>POST_CSC_CC2_INDEX</b> .....	<b>1321</b>
<b>Power Clock State Register</b> .....	<b>1322</b>
<b>Power Down Delay</b> .....	<b>1323</b>
<b>Power Management Capabilities</b> .....	<b>1324</b>
<b>Power Management Capabilities ID</b> .....	<b>1326</b>
<b>Power Management Control and Status</b> .....	<b>1327</b>
<b>PP_CONTROL</b> .....	<b>1329</b>
<b>PP_OFF_DELAYS</b> .....	<b>1331</b>
<b>PP_ON_DELAYS</b> .....	<b>1332</b>
<b>PP_STATUS</b> .....	<b>1333</b>
<b>PPPR</b> .....	<b>1335</b>
<b>PPRO</b> .....	<b>1336</b>
<b>PRE_CSC_CC2_GAMC_DATA</b> .....	<b>1337</b>
<b>PRE_CSC_CC2_GAMC_INDEX</b> .....	<b>1339</b>
<b>PRE_CSC_GAMC_DATA</b> .....	<b>1340</b>
<b>PRE_CSC_GAMC_INDEX</b> .....	<b>1342</b>
<b>Predicate Rendering Data Result</b> .....	<b>1344</b>
<b>Predicate Rendering Data Result 1</b> .....	<b>1345</b>
<b>Predicate Rendering Data Result 2</b> .....	<b>1347</b>
<b>Predicate Rendering Data Storage</b> .....	<b>1349</b>
<b>Predicate Rendering Temporary Register0</b> .....	<b>1350</b>
<b>Predicate Rendering Temporary Register1</b> .....	<b>1351</b>
<b>Predication Mask Register</b> .....	<b>1352</b>

<b>Preemption Status .....</b>	<b>1354</b>
<b>PRERESETMessagingRegister .....</b>	<b>1358</b>
<b>PRIMARY_SPI_ADDRESS.....</b>	<b>1362</b>
<b>PRIMARY_SPI_ERASE .....</b>	<b>1363</b>
<b>PRIMARY_SPI_REGIONID .....</b>	<b>1364</b>
<b>PRIMARY_SPI_TRIGGER.....</b>	<b>1365</b>
<b>PRIMARY_SPI_TRIGGER2.....</b>	<b>1366</b>
<b>Primitives Generated By VF .....</b>	<b>1367</b>
<b>PRMRR_BASE_LSB .....</b>	<b>1368</b>
<b>PRMRR_BASE_MSB .....</b>	<b>1369</b>
<b>PRMRR_MASK_LSB .....</b>	<b>1370</b>
<b>PRMRR_MASK_MSB.....</b>	<b>1371</b>
<b>ProgramShadow_2.....</b>	<b>1372</b>
<b>ProgramShadow_3.....</b>	<b>1373</b>
<b>PS_ADAPTIVE_CTRL .....</b>	<b>1374</b>
<b>PS_COEF_DATA.....</b>	<b>1377</b>
<b>PS_COEF_INDEX.....</b>	<b>1380</b>
<b>PS_CTRL.....</b>	<b>1383</b>
<b>PS_ECC_STAT .....</b>	<b>1389</b>
<b>PS_HPHASE .....</b>	<b>1391</b>
<b>PS_HSCALE.....</b>	<b>1394</b>
<b>PS_PROG_HSCALE .....</b>	<b>1396</b>
<b>PS_PROG_VSCALE.....</b>	<b>1398</b>
<b>PS_PWR_GATE .....</b>	<b>1400</b>
<b>PS_VPHASE .....</b>	<b>1402</b>
<b>PS_VSCALE .....</b>	<b>1405</b>
<b>PS_WIN_POS .....</b>	<b>1407</b>
<b>PS_WIN_SZ.....</b>	<b>1409</b>
<b>PS Depth Count.....</b>	<b>1411</b>
<b>PS Depth Count for Slice0.....</b>	<b>1412</b>
<b>PS Depth Count for Slice1.....</b>	<b>1413</b>
<b>PS Depth Count for Slice2.....</b>	<b>1414</b>
<b>PS Depth Count for Slice3.....</b>	<b>1415</b>
<b>PS Depth Count for Slice4.....</b>	<b>1416</b>



PS Depth Count for Slice5.....	1417
PS Depth Count for Slice6.....	1418
PS Depth Count for Slice7.....	1419
PS Invocation Count .....	1420
PS Invocation Count for Slice0.....	1421
PS Invocation Count for Slice1 .....	1422
PS Invocation Count for Slice2.....	1423
PS Invocation Count for Slice3.....	1424
PS Invocation Count for Slice4.....	1425
PS Invocation Count for Slice5.....	1426
PS Invocation Count for Slice6.....	1427
PS Invocation Count for Slice7.....	1428
PSR_EVENT.....	1429
PSR_IIR .....	1433
PSR_IMR.....	1435
PSR_MASK.....	1437
PSR2_CTL.....	1440
PSR2_MAN_TRK_CTL.....	1444
PSR2_STATUS .....	1446
PSR2_SU_STATUS .....	1449
PTE SW Fault Repair High.....	1451
PTE SW Fault Repair Low .....	1452
PWR_WELL_CTL .....	1453
PWR_WELL_CTL_AUX.....	1457
PWR_WELL_CTL_DDI.....	1460
PWRCTXSAVE Message Register for Boot Controller Unit.....	1463
RAWCLK_FREQ.....	1464
Ray Tracing Control Register.....	1466
RC6 Context Base.....	1470
RC6 Context Base Register 1 .....	1471
RC6 LOCATION .....	1472
Register_HCPBitstreamOutputCABACInsertionCount.....	1473
Register_HCPSFCLOCKRequest .....	1474
Register_HCPSFCLOCKStatus.....	1476

<b>Register_MESHPrimitiveCounter .....</b>	<b>1478</b>
<b>Register_MESHPrimitiveCounterperSlice.....</b>	<b>1479</b>
<b>Register_OAG Aggregate Perf Counter A36UpperDWord.....</b>	<b>1480</b>
<b>Register_OAG Aggregate Perf Counter A37UpperDword.....</b>	<b>1481</b>
<b>Register_OAM Aggregate Perf Counter A36 Upper DWord.....</b>	<b>1482</b>
<b>Register_OAM Aggregate Perf Counter A37 Upper DWord.....</b>	<b>1483</b>
<b>Register_OAR Aggregate Perf Counter A35 .....</b>	<b>1484</b>
<b>Remote2Root FLR Ack.....</b>	<b>1485</b>
<b>Render and Media Context Restore Needed .....</b>	<b>1487</b>
<b>Render Control Unit Mode Register .....</b>	<b>1488</b>
<b>Render Control Unit Power Clock State Register.....</b>	<b>1490</b>
<b>RenderCS to LTISEQ Range Based Flush DW1.....</b>	<b>1491</b>
<b>Reported BitRateControl Convergence Status.....</b>	<b>1493</b>
<b>Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01 .....</b>	<b>1495</b>
<b>Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23 .....</b>	<b>1497</b>
<b>Reported BitRateControl CumulativeDeltaQindex and Qindex 01 .....</b>	<b>1499</b>
<b>Reported BitRateControl CumulativeDeltaQindex and Qindex 23.....</b>	<b>1501</b>
<b>Reported BitRateControl DeltaLoopFilter.....</b>	<b>1503</b>
<b>Reported BitRateControl DeltaQindex.....</b>	<b>1505</b>
<b>Reported BitRateControl parameter Mask .....</b>	<b>1506</b>
<b>Reported BitRateControl parameter Status.....</b>	<b>1508</b>
<b>Reported Bitstream Output Bit Count for Syntax Elements Only.....</b>	<b>1510</b>
<b>Reported Bitstream Output Bit Count for Syntax Elements Only Register .....</b>	<b>1511</b>
<b>Reported Bitstream Output Byte Count per Frame Register.....</b>	<b>1512</b>
<b>Reported Bitstream Output Byte Count per Tile.....</b>	<b>1513</b>
<b>Reported Bitstream Output CABAC Bin Count Register .....</b>	<b>1514</b>
<b>Reported Final Bitstream Byte Count.....</b>	<b>1515</b>
<b>Reported Frame Zero Padding Byte Count.....</b>	<b>1516</b>
<b>Reported Timestamp Count .....</b>	<b>1517</b>
<b>Report Queue CFG HI .....</b>	<b>1520</b>
<b>Report Queue CFG LO.....</b>	<b>1521</b>
<b>Reset Control Register.....</b>	<b>1522</b>
<b>Reset Flow Control Messages 0 .....</b>	<b>1525</b>
<b>Revision Identification and Class Code register .....</b>	<b>1527</b>



<b>RING_BUFFER_HEAD_PREEMPT_REG .....</b>	<b>1528</b>
<b>Ring Buffer Control .....</b>	<b>1531</b>
<b>Ring Buffer Head .....</b>	<b>1535</b>
<b>Ring Buffer Start .....</b>	<b>1538</b>
<b>Ring Buffer Tail .....</b>	<b>1541</b>
<b>Ring Context Address Register 0 for GTI Doorbell Unit.....</b>	<b>1544</b>
<b>Ring Context Start Register for GTI Doorbell Unit .....</b>	<b>1545</b>
<b>RMTIMEOUTREG_CAPTURE .....</b>	<b>1546</b>
<b>Root2Remote FLR Trigger .....</b>	<b>1547</b>
<b>RSA for uOS/Soft Scratch .....</b>	<b>1549</b>
<b>RTADDR_LSB.....</b>	<b>1550</b>
<b>RTADDR_MSB .....</b>	<b>1551</b>
<b>RTT_CR_SPARE.....</b>	<b>1552</b>
<b>Sampler control register .....</b>	<b>1553</b>
<b>Sampler Dummy Register .....</b>	<b>1554</b>
<b>SAMPLER Mode Register .....</b>	<b>1555</b>
<b>SAMPLER READ DATA.....</b>	<b>1559</b>
<b>SARB-LTISEQ Flush Done Message .....</b>	<b>1560</b>
<b>SBFT Overrides .....</b>	<b>1561</b>
<b>SBLC_PWM_CTL1 .....</b>	<b>1562</b>
<b>SBLC_PWM_DUTY .....</b>	<b>1564</b>
<b>SBLC_PWM_FREQ .....</b>	<b>1565</b>
<b>SCRATCH 1 from LPFCunit.....</b>	<b>1566</b>
<b>SCRATCH2 Register .....</b>	<b>1567</b>
<b>SCRATCH3 Register .....</b>	<b>1569</b>
<b>Second Level Batch Buffer Head Pointer Preemption Register .....</b>	<b>1571</b>
<b>Second Level Batch Buffer Head Pointer Register .....</b>	<b>1574</b>
<b>Second Level Batch Buffer State Register.....</b>	<b>1577</b>
<b>Second Level Batch Buffer Upper Head Pointer Preemption Register.....</b>	<b>1580</b>
<b>Second Level Batch Buffer Upper Head Pointer Register .....</b>	<b>1583</b>
<b>SEL_FETCH_PLANE_CTL.....</b>	<b>1586</b>
<b>Semaphore Interrupt Register.....</b>	<b>1589</b>
<b>Semaphore Polling Interval on Wait .....</b>	<b>1590</b>
<b>Semaphore Signal Port.....</b>	<b>1592</b>



<b>Semaphore Token .....</b>	<b>1594</b>
<b>SG AddrRangeForTile0.....</b>	<b>1597</b>
<b>SG AddrRangeForTile1.....</b>	<b>1598</b>
<b>SG AddrRangeForTile2.....</b>	<b>1599</b>
<b>SG AddrRangeForTile3.....</b>	<b>1600</b>
<b>SGunit Internal Interrupt Port.....</b>	<b>1601</b>
<b>SGunit Posted Queue Head .....</b>	<b>1603</b>
<b>SGunit Posted Queue Tail .....</b>	<b>1604</b>
<b>SHOTPLUG_CTL_DDI.....</b>	<b>1605</b>
<b>SHOTPLUG_CTL_TC .....</b>	<b>1608</b>
<b>SHPD_FILTER_CNT.....</b>	<b>1610</b>
<b>SHPD_PULSE_CNT .....</b>	<b>1611</b>
<b>Slice 0 BONUS1 Reg.....</b>	<b>1612</b>
<b>Slice 0 BONUS2 Reg.....</b>	<b>1614</b>
<b>Slice 0 PGFET control register with lock.....</b>	<b>1616</b>
<b>Slice 0 Power Context Save request .....</b>	<b>1618</b>
<b>Slice 0 Power Down FSM control register with lock.....</b>	<b>1619</b>
<b>Slice 0 Power Gate Control Request .....</b>	<b>1622</b>
<b>Slice 0 Power on FSM control register with lock.....</b>	<b>1623</b>
<b>Slice 0 SubSlice 0 PGFET control register with lock.....</b>	<b>1625</b>
<b>Slice 0 SubSlice 1 PGFET control register with lock.....</b>	<b>1627</b>
<b>Slice 0 SubSlice 2 PGFET control register with lock.....</b>	<b>1629</b>
<b>Slice 1 - 5 BONUS1 Reg.....</b>	<b>1631</b>
<b>Slice 1 - 5 BONUS2 Reg.....</b>	<b>1633</b>
<b>Slice 1 - 5 PGFET control register with lock.....</b>	<b>1635</b>
<b>Slice 1 - 5 Power Down FSM control register with lock.....</b>	<b>1637</b>
<b>Slice 1 - 5 Power Gate Control Request.....</b>	<b>1640</b>
<b>Slice 1 -5 Power on FSM control register with lock.....</b>	<b>1641</b>
<b>Slice Common Power Context Save request.....</b>	<b>1643</b>
<b>Slice Context 1 NODE CCS Mode .....</b>	<b>1644</b>
<b>Slice unit Level Clock Gating Control 94D0 .....</b>	<b>1645</b>
<b>Slice unit Level Clock Gating Control 94D4 .....</b>	<b>1646</b>
<b>Slice unit Level Clock Gating Control 94D8 .....</b>	<b>1653</b>
<b>Slice unit Level Clock Gating Control 94DC .....</b>	<b>1659</b>



<b>Slice unit Level Clock Gating Control 94E0</b> .....	<b>1660</b>
<b>Slice unit Level Clock Gating Control 94E4</b> .....	<b>1667</b>
<b>Slice unit Level Clock Gating override during rstflow 94F0</b> .....	<b>1674</b>
<b>SLM Correctible Error Count</b> .....	<b>1675</b>
<b>Small Draw Watermark</b> .....	<b>1676</b>
<b>SNP_FILTER_Q_STATUS</b> .....	<b>1677</b>
<b>SNPS_PHY_AUX_CNFG</b> .....	<b>1678</b>
<b>SNPS_PHY_I2C_CNFG</b> .....	<b>1681</b>
<b>SNPS_PHY_MPLLB_CP</b> .....	<b>1684</b>
<b>SNPS_PHY_MPLLB_DIV</b> .....	<b>1686</b>
<b>SNPS_PHY_MPLLB_DIV2</b> .....	<b>1689</b>
<b>SNPS_PHY_MPLLB_FRACN1</b> .....	<b>1691</b>
<b>SNPS_PHY_MPLLB_FRACN2</b> .....	<b>1693</b>
<b>SNPS_PHY_MPLLB_SSCEN</b> .....	<b>1695</b>
<b>SNPS_PHY_MPLLB_SSCSTEP</b> .....	<b>1697</b>
<b>SNPS_PHY_MPLLB_STATUS</b> .....	<b>1699</b>
<b>SNPS_PHY_REF_CONTROL</b> .....	<b>1702</b>
<b>SNPS_PHY_TX_COMMON</b> .....	<b>1705</b>
<b>SNPS_PHY_TX_EQ</b> .....	<b>1707</b>
<b>SNPS_PHY_TX_REQ</b> .....	<b>1711</b>
<b>SNPS_PHY_TYPEC_STATUS</b> .....	<b>1714</b>
<b>Soft Scratch</b> .....	<b>1716</b>
<b>South Display Engine Interrupt Bit Definition</b> .....	<b>1717</b>
<b>SPI_ERROR_OPTIONROMBAR_ADDRESS</b> .....	<b>1719</b>
<b>SPI_ERROR_PRIMARY_ADDRESS</b> .....	<b>1720</b>
<b>SPI_ERROR_SRC</b> .....	<b>1721</b>
<b>SPI_STATIC_REGIONS</b> .....	<b>1723</b>
<b>SRD_CTL</b> .....	<b>1724</b>
<b>SRD_PERF_CNT</b> .....	<b>1729</b>
<b>SRD_STATUS</b> .....	<b>1730</b>
<b>SRIOV Capabilities</b> .....	<b>1733</b>
<b>SRIOV Control Register</b> .....	<b>1734</b>
<b>SRIOV Extended Capability Header</b> .....	<b>1736</b>
<b>SRIOV Initial VFs</b> .....	<b>1737</b>

<b>SRIOV Status.....</b>	<b>1738</b>
<b>SRIOV Total VFs.....</b>	<b>1739</b>
<b>SSM0 BONUS1 Reg.....</b>	<b>1740</b>
<b>SSM0 BONUS2 Reg.....</b>	<b>1742</b>
<b>SSM1 BONUS1 Reg.....</b>	<b>1744</b>
<b>SSM1 BONUS2 Reg.....</b>	<b>1746</b>
<b>SSM2 BONUS1 Reg.....</b>	<b>1748</b>
<b>SSM2 BONUS2 Reg.....</b>	<b>1750</b>
<b>ssmcp Sub Slice Power Context Save request.....</b>	<b>1752</b>
<b>Stream Output 0 Num Primitives Written Counter.....</b>	<b>1753</b>
<b>Stream Output 0 Primitive Storage Needed Counter.....</b>	<b>1754</b>
<b>Stream Output 0 Write Offset.....</b>	<b>1755</b>
<b>Stream Output 1 Num Primitives Written Counter.....</b>	<b>1756</b>
<b>Stream Output 1 Primitive Storage Needed Counter.....</b>	<b>1757</b>
<b>Stream Output 1 Write Offset.....</b>	<b>1758</b>
<b>Stream Output 2 Num Primitives Written Counter.....</b>	<b>1759</b>
<b>Stream Output 2 Primitive Storage Needed Counter.....</b>	<b>1760</b>
<b>Stream Output 2 Write Offset.....</b>	<b>1761</b>
<b>Stream Output 3 Num Primitives Written Counter.....</b>	<b>1762</b>
<b>Stream Output 3 Primitive Storage Needed Counter.....</b>	<b>1763</b>
<b>Stream Output 3 Write Offset.....</b>	<b>1764</b>
<b>SubSlice0 Power Down FSM control register with lock.....</b>	<b>1765</b>
<b>SubSlice 0 Power Gate Control Request.....</b>	<b>1768</b>
<b>SubSlice 0 Power on FSM control register with lock.....</b>	<b>1769</b>
<b>SubSlice 1 Power Context Save request.....</b>	<b>1771</b>
<b>SubSlice 1 Power Down FSM control register with lock.....</b>	<b>1772</b>
<b>SubSlice 1 Power Gate Control Request.....</b>	<b>1775</b>
<b>SubSlice 1 Power on FSM control register with lock.....</b>	<b>1776</b>
<b>SubSlice 2 Power Down FSM control register with lock.....</b>	<b>1778</b>
<b>SubSlice 2 Power Gate Control Request.....</b>	<b>1781</b>
<b>SubSlice 2 Power on FSM control register with lock.....</b>	<b>1782</b>
<b>SubSlice unit Level Clock Gating Control 9520.....</b>	<b>1784</b>
<b>SubSlice unit Level Clock Gating Control 9524.....</b>	<b>1785</b>
<b>SubSlice unit Level Clock Gating Control 9528.....</b>	<b>1792</b>



SubSlice unit Level Clock Gating Control 9530 .....	1798
SubSlice unit Level Clock Gating override during rstflow 9540.....	1802
Subsystem Identification .....	1803
Subsystem Vendor Identification.....	1804
Supported Page Sizes .....	1805
SVL Barrier Done .....	1806
SWF.....	1807
System Page Sizes .....	1808
Tailpointer delay counter.....	1809
TASK Invocation Counter.....	1810
TASK Invocation Counter per Slice .....	1811
TBIMR Mode Register .....	1812
TCSS_DISP_MAILBOX_IN_CMD .....	1814
TCSS_DISP_MAILBOX_IN_DATA .....	1815
TCSS_DISP_MAILBOX_OUT_CMD .....	1816
TCSS_DISP_MAILBOX_OUT_DATA.....	1817
Thread Dispatched Count Register .....	1818
Thread Faulted Count Register.....	1819
Thread Fault Status Register 0 .....	1820
Thread Fault Status Register 1 .....	1821
Thread Load Status Register 0.....	1822
Thread Load Status Register 1.....	1823
Thread Mode Register.....	1824
Thread Restart Control Register.....	1828
Tile 0 Posted Queue Head.....	1829
Tile 0 Posted Queue Tail.....	1830
Tile 1 Posted Queue Head.....	1831
Tile 1 Posted Queue Tail.....	1832
Tile 2 Posted Queue Head.....	1833
Tile 2 Posted Queue Tail.....	1834
Tile 3 Posted Queue Head.....	1835
Tile 3 Posted Queue Tail.....	1836
Tile Cache Control Register .....	1837
TiledResources Invalid Tile Detection Register .....	1839

TiledResources VA Detection Registers .....	1840
Tiled Resources Wrapper Write Data Port arbitration .....	1841
TIMESTAMP_CTR.....	1843
TLB Inval Descriptor A.....	1844
TLB Inval Descriptor B .....	1846
TLB Inval Descriptor C .....	1847
TLBInvalidationRegister_BLT .....	1848
TLBInvalidationRegister_GFX .....	1849
TLBInvalidationRegister_GUC.....	1850
TLBInvalidationRegister_OA .....	1851
Top of Low Usable DRAM Register.....	1852
Total Local Memory.....	1853
TOUUD_LSB_REG .....	1855
TOUUD_MSB_REG .....	1856
TRANS_CLK_SEL.....	1857
TRANS_CONF.....	1859
TRANS_DDI_FUNC_CTL.....	1862
TRANS_DDI_FUNC_CTL2.....	1868
TRANS_DP2_CTL.....	1872
TRANS_DP2_VFREQHIGH .....	1874
TRANS_DP2_VFREQLOW .....	1875
TRANS_DSI_FUNC_CONF .....	1876
TRANS_EXITLINE .....	1882
TRANS_HBLANK.....	1884
TRANS_HSYNC .....	1886
TRANS_HTOTAL .....	1888
TRANS_MSA_MISC.....	1891
TRANS_MULT .....	1893
TRANS_PUSH.....	1894
TRANS_SET_CONTEXT_LATENCY.....	1896
TRANS_SPACE.....	1898
TRANS_STEREO3D_CTL.....	1900
TRANS_VBLANK .....	1903
TRANS_VRR_CTL.....	1905



<b>TRANS_VRR_FLIPLINE</b> .....	<b>1907</b>
<b>TRANS_VRR_STATUS</b> .....	<b>1908</b>
<b>TRANS_VRR_STATUS2</b> .....	<b>1910</b>
<b>TRANS_VRR_VMAX</b> .....	<b>1911</b>
<b>TRANS_VRR_VMAXSHIFT</b> .....	<b>1912</b>
<b>TRANS_VRR_VMIN</b> .....	<b>1913</b>
<b>TRANS_VRR_VSYNC</b> .....	<b>1914</b>
<b>TRANS_VRR_VTOTAL_PREV</b> .....	<b>1916</b>
<b>TRANS_VSYNC</b> .....	<b>1917</b>
<b>TRANS_VSYNCSHIFT</b> .....	<b>1919</b>
<b>TRANS_VTOTAL</b> .....	<b>1921</b>
<b>TRANS_WD_FUNC_CTL</b> .....	<b>1923</b>
<b>TRNULLDETCT</b> .....	<b>1926</b>
<b>TSEG Base Memory</b> .....	<b>1927</b>
<b>Ungated Clock Counter for DFR Testability</b> .....	<b>1928</b>
<b>Unslice unit Level Clock Gating Control 943C</b> .....	<b>1929</b>
<b>Unslice unit Level Clock Gating Control 9430</b> .....	<b>1932</b>
<b>Unslice unit Level Clock Gating Control 9434</b> .....	<b>1939</b>
<b>Unslice unit Level Clock Gating Control 9438</b> .....	<b>1946</b>
<b>Unslice unit Level Clock Gating Control 9440</b> .....	<b>1951</b>
<b>Unslice unit Level Clock Gating Control 9444</b> .....	<b>1958</b>
<b>Unslice unit Level Clock Gating Control 9448</b> .....	<b>1966</b>
<b>Unslice unit Level Clock Gating Control 9450</b> .....	<b>1967</b>
<b>Unslice unit Level Clock Gating Control 9454</b> .....	<b>1969</b>
<b>uOS Full Hash</b> .....	<b>1970</b>
<b>UTIL_PIN_BUF_CTL</b> .....	<b>1971</b>
<b>UTIL_PIN_CTL</b> .....	<b>1972</b>
<b>UTIL2_PIN_BUF_CTL</b> .....	<b>1975</b>
<b>UTIL2_PIN_CTL</b> .....	<b>1976</b>
<b>Valid Bit Vector 3 for RCC Register</b> .....	<b>1977</b>
<b>VCS CSB</b> .....	<b>1978</b>
<b>VCS CSB Fifo Status Register</b> .....	<b>1979</b>
<b>VDBox TLB Invalidation Register</b> .....	<b>1980</b>
<b>Vdbox unit Level Clock Gating Control 3F0C</b> .....	<b>1983</b>

<b>Vdbox unit Level Clock Gating Control 3F04</b> .....	<b>1991</b>
<b>Vdbox unit Level Clock Gating Control 3F08</b> .....	<b>1999</b>
<b>Vdbox unit Level Clock Gating Control 3F10</b> .....	<b>2007</b>
<b>Vdbox unit Level Clock Gating Control 3F14</b> .....	<b>2011</b>
<b>Vdbox unit Level Clock Gating Control 3F18</b> .....	<b>2020</b>
<b>Vdbox unit Level Clock Gating override during rstflow</b> .....	<b>2028</b>
<b>vdcp Vdbox unit Level Clock Gating override during rstflow</b> .....	<b>2029</b>
<b>VDMBDFBARKVM</b> .....	<b>2030</b>
<b>VEBOX TLB Invalidation Register</b> .....	<b>2031</b>
<b>Vebox unit Level Clock Gating Control 3F04</b> .....	<b>2033</b>
<b>Vebox unit Level Clock Gating Control 3F08</b> .....	<b>2039</b>
<b>Vebox unit Level Clock Gating override during rstflow</b> .....	<b>2042</b>
<b>VECS CSB</b> .....	<b>2043</b>
<b>VECS CSB Fifo Status Register</b> .....	<b>2044</b>
<b>Vendor Identification</b> .....	<b>2045</b>
<b>VEO Current Pipe 0 XY Register</b> .....	<b>2046</b>
<b>VEO DN Pipe 0 XY Register</b> .....	<b>2047</b>
<b>VEO DN Pipe 1 XY Register</b> .....	<b>2048</b>
<b>VEO DV Count Register</b> .....	<b>2049</b>
<b>VEO DV Hold Register</b> .....	<b>2050</b>
<b>VEO Previous Pipe 0 XY Register</b> .....	<b>2054</b>
<b>VEO State Register</b> .....	<b>2055</b>
<b>VE SFC Forced Lock Acknowledgement Register</b> .....	<b>2057</b>
<b>VE SFC Forced Lock Register</b> .....	<b>2058</b>
<b>VE VFW SFC Usage Register</b> .....	<b>2059</b>
<b>VF_CAPABILITY_REGISTER</b> .....	<b>2060</b>
<b>VF_SW_FLAG</b> .....	<b>2061</b>
<b>VF ARI Capability</b> .....	<b>2062</b>
<b>VF ARI Control</b> .....	<b>2063</b>
<b>VF ARI Extended Capability Header</b> .....	<b>2064</b>
<b>VF BAR0 LDW</b> .....	<b>2065</b>
<b>VF BAR0 UDW</b> .....	<b>2067</b>
<b>VF BAR1 LDW</b> .....	<b>2068</b>
<b>VF BAR1 UDW</b> .....	<b>2070</b>



<b>VF BAR2 LDW .....</b>	<b>2072</b>
<b>VF BAR2 UDW .....</b>	<b>2073</b>
<b>VF Built In Self Test.....</b>	<b>2074</b>
<b>VF Cache Line Size.....</b>	<b>2075</b>
<b>VF Capabilities Pointer .....</b>	<b>2076</b>
<b>VF Device Capabilities .....</b>	<b>2077</b>
<b>VF Device Capabilities 2 .....</b>	<b>2080</b>
<b>VF Device ID.....</b>	<b>2083</b>
<b>VF Device Identification .....</b>	<b>2084</b>
<b>VF Header Type .....</b>	<b>2085</b>
<b>VF Interrupt Line .....</b>	<b>2086</b>
<b>VF Interrupt Pin.....</b>	<b>2087</b>
<b>VF Interrupt Trigger Register .....</b>	<b>2088</b>
<b>VF Link Capabilities.....</b>	<b>2096</b>
<b>VF Link Capabilities 2 .....</b>	<b>2099</b>
<b>VFL Scratch Pad.....</b>	<b>2100</b>
<b>VF Primary Latency Timer .....</b>	<b>2103</b>
<b>VF Maximum Latency .....</b>	<b>2104</b>
<b>VF Message Address .....</b>	<b>2105</b>
<b>VF Message Control.....</b>	<b>2106</b>
<b>VF Message Data.....</b>	<b>2108</b>
<b>VF Message Signaled Interrupts Capability ID .....</b>	<b>2109</b>
<b>VF Migration State Array Offset .....</b>	<b>2110</b>
<b>VF Minimum Grant .....</b>	<b>2111</b>
<b>VF MSI Mask Bits.....</b>	<b>2112</b>
<b>VF MSI Pending Bits .....</b>	<b>2113</b>
<b>VF PCI Command .....</b>	<b>2114</b>
<b>VF PCI Express Capability.....</b>	<b>2117</b>
<b>VF PCI Express Capability Header .....</b>	<b>2118</b>
<b>VF PCI Express Capability Structure.....</b>	<b>2119</b>
<b>VF PCI Express Device Control.....</b>	<b>2121</b>
<b>VF PCI Status .....</b>	<b>2124</b>
<b>VF Resizable Capability .....</b>	<b>2127</b>
<b>VF Resizable Capability Header .....</b>	<b>2129</b>



<b>VF Resizable Control</b> .....	<b>2130</b>
<b>VF Revision Identification and Class Code</b> .....	<b>2132</b>
<b>VF Scratch Pad</b> .....	<b>2134</b>
<b>VF Stride</b> .....	<b>2137</b>
<b>VF Subsystem Identification</b> .....	<b>2138</b>
<b>VF Subsystem Vendor Identification</b> .....	<b>2139</b>
<b>VF Vendor Identification</b> .....	<b>2140</b>
<b>VF Video BIOS ROM Base Address</b> .....	<b>2141</b>
<b>VFW Credit Count Register</b> .....	<b>2142</b>
<b>VGA_CONTROL</b> .....	<b>2143</b>
<b>VIDEO_DIP_CTL</b> .....	<b>2146</b>
<b>VIDEO_DIP_DATA</b> .....	<b>2152</b>
<b>VIDEO_DIP_DRM_DATA</b> .....	<b>2175</b>
<b>VIDEO_DIP_DRM_ECC</b> .....	<b>2179</b>
<b>VIDEO_DIP_ECC</b> .....	<b>2181</b>
<b>VIDEO_DIP_GCP</b> .....	<b>2191</b>
<b>VIDEO_DIP_PPS_DATA</b> .....	<b>2193</b>
<b>VIDEO_DIP_PPS_ECC</b> .....	<b>2208</b>
<b>Video BIOS ROM Base Address</b> .....	<b>2213</b>
<b>VIRTUALIZATION CONTROL REGISTER</b> .....	<b>2214</b>
<b>VSC_EXT_SDP_CONF</b> .....	<b>2215</b>
<b>VSC_EXT_SDP_CTL</b> .....	<b>2218</b>
<b>VSC_EXT_SDP_DATA</b> .....	<b>2221</b>
<b>VSC_EXT_SDP_HEADER</b> .....	<b>2223</b>
<b>VS Invocation Counter</b> .....	<b>2225</b>
<b>VS Invocation Counter per Slice</b> .....	<b>2226</b>
<b>VSR_PUSH_CONSTANT_BASE</b> .....	<b>2227</b>
<b>VTd Status</b> .....	<b>2228</b>
<b>Wait For Event and Display Flip Flags Register</b> .....	<b>2229</b>
<b>Wait For Event and Display Flip Flags Register 1</b> .....	<b>2234</b>
<b>Wait For Event and Display Flip Flags Register 2</b> .....	<b>2240</b>
<b>Wait For Event and Display Flip Flags Register 3</b> .....	<b>2247</b>
<b>Wait For Event and Display Flip Flags Register 4</b> .....	<b>2254</b>
<b>Wait For Event and Display Flip Flags Register 5</b> .....	<b>2261</b>



<b>Wait For Event and Display Flip Flags Register 6</b> .....	<b>2268</b>
<b>Watchdog Counter</b> .....	<b>2272</b>
<b>Watchdog Counter Control</b> .....	<b>2274</b>
<b>Watchdog Counter Threshold</b> .....	<b>2277</b>
<b>WD_FRAME_STATUS</b> .....	<b>2280</b>
<b>WD_IIR</b> .....	<b>2282</b>
<b>WD_IMR</b> .....	<b>2283</b>
<b>WD_PERF_CNT</b> .....	<b>2284</b>
<b>WD_STRIDE</b> .....	<b>2285</b>
<b>WD_SURF</b> .....	<b>2286</b>
<b>WD_TAIL_CFG</b> .....	<b>2287</b>
<b>WD_TAIL_CFG2</b> .....	<b>2289</b>
<b>WD_VFID</b> .....	<b>2290</b>
<b>WIDI Session 0</b> .....	<b>2291</b>
<b>WIDI Session 1</b> .....	<b>2292</b>
<b>WIDI Session 2</b> .....	<b>2293</b>
<b>WIDI Session 3</b> .....	<b>2294</b>
<b>WiDi VDEnc Stall counter</b> .....	<b>2295</b>
<b>Window Hardware Generated Clear Value</b> .....	<b>2296</b>
<b>WM_LINETIME</b> .....	<b>2297</b>
<b>WM_MISC</b> .....	<b>2298</b>
<b>Workload Partition Register</b> .....	<b>2299</b>

## L3 Allocation Control Register

<b>L3ALLOCREG - L3 Allocation Control Register</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
_Custom_GTIReset:	DEV							
Address:	0B134h							
Name:	L3 Allocation Control Register							
ShortName:	L3ALLOCREG							
Address:	0B234h							
ShortName:	L3ALLOCREG_CCS0							
This register controls the allocation of various sections of the L3 cache								
DWord	Bit	Description						
0	31:25	<b>All L3 Client Pool</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: right;">R/W</td> </tr> </table> Number of ways allocated for the all client pool. This is a combined pool for all clients. <div style="background-color: #e6f2ff; padding: 2px; text-align: center;"><b>Programming Notes</b></div> When this field is non-zero, <b>DC Way Assignment</b> and <b>Read Only Client Pool</b> should be 0KB.	Access:	R/W				
Access:	R/W							
<table border="1" style="width: 100%;"> <tr> <td>L3CacheLayout:</td> <td style="text-align: right;">2x2 array</td> </tr> </table>	L3CacheLayout:	2x2 array	24:18	<b>DC Way Assignment</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">0h</td> </tr> <tr> <td>Access:</td> <td style="text-align: right;">R/W</td> </tr> </table> Number of ways allocated for HDC. <div style="background-color: #e6f2ff; padding: 2px; text-align: center;"><b>Programming Notes</b></div> Note: This field must be 0KB if All L3 Client Pool is non-zero.	Default Value:	0h	Access:	R/W
	L3CacheLayout:	2x2 array						
Default Value:	0h							
Access:	R/W							
17:11	<b>Read Only Client Pool</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: right;">0h</td> </tr> <tr> <td>Access:</td> <td style="text-align: right;">R/W</td> </tr> </table> Number of ways allocated for Read Only L3 clients. This is a combined pool for all Read Only clients. <div style="background-color: #e6f2ff; padding: 2px; text-align: center;"><b>Programming Notes</b></div> Note: This field must be 0KB if All L3 Client Pool is non-zero.	Default Value:	0h	Access:	R/W			
Default Value:	0h							
Access:	R/W							
10	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: right;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: right;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO							
Format:	MBZ							

## L3ALLOCREG - L3 Allocation Control Register

	9	<b>Reserved</b>		
		Access:	R/W	
	8	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	7:1	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	0	<b>Allocation Error status</b>		
		Access:	RO	
	<p>This bit indicates a programming error in L3 allocation registers (L3ALLOCREG and L3TCCNTRLREG).</p> <p>0 : Indicates no error in programming</p> <p>1 : Indicates that the L3 allocation programming is incorrect.L3 will use the most recent valid allocation OR default programming.</p>			

## L3 Cache Runtime ECC capture Register

L3_ECC_CAPTURE_REG - L3 Cache Runtime ECC capture Register		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B144h	
This register shows the captured value of the ECC calculated by the internal logic for L3 writes.		
DWord	Bit	Description
0	31:20	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	19:0	<b>L3 Cache Latched ECC Value</b>
	Access: RO	This field holds the value of the ECC generated by the L3 cache pipeline for the preceding write cycle.



## L3 Cache Runtime ECC Test Control Register

L3_ECC_TEST_CTL - L3 Cache Runtime ECC Test Control Register			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	0B13Ch		
This register is used to control the run time testing of the ECC logic in the L3 cache.			
DWord	Bit	Description	
0	31:22	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	21	<b>L3 ECC Latch Enable</b>	
		Access:	R/W
		This bit enables the latching of the ECC value generated for any write access made to the L3. The latched value of the ECC can be read from the "L3 Cache Runtime ECC capture Register".	
		<b>Value</b>	<b>Name</b> <b>Description</b>
		0	<b>[Default]</b> Disable latching.
	1	Enable the latching	
	20	<b>L3 ECC Override Enable</b>	
Access:		R/W	
This bit enables the overriding of the ECC value generated for any write access made to the L3. The value in the field below will be used to override the ECC internally generated.			
<b>Value</b>		<b>Name</b> <b>Description</b>	
0		<b>[Default]</b> Disable override of the ECC value	
1	Enable the override of the ECC value		
19:0	<b>L3 ECC Override Value</b>		
	Default Value:	00h	
	Access:	R/W	
This is the value to be used as the override for the ECC when enabled in the bit field above.			

## L3 Control Register

L3CNTLREG - L3 Control Register		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	07034h	
Name:	L3 Control Register	
ShortName:	L3CNTLREG	
DWord	Bit	Description
0	31:0	<b>Reserved</b>
		Access: R/W
		Format: PBC
		_Custom_GTIRReset: DEV



## L3 Fault Register

<b>L3FLTREG - L3 Fault Register</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B190h	
DWord	Bit	Description
0	31:20	<b>Reserved</b>
		Access: RO
		Format: MBZ
	19:1	<b>Page Fault Full Client ID</b>
		Access: RO
	0	<b>Page Fault has Occurred</b>
Access: RO This field indicates that a page fault has occurred, and that the full client ID found in bits [19:1] is valid.		



## L3 Flush Range Register

L3FLUSHRANGE - L3 Flush Range Register			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	0B174h		
DWord	Bit	Description	
0	31:12	<b>Address Low</b>	
		Access:	R/W
		Format:	GraphicsAddress[31:12]
	11:9	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	8:3	8:3	<b>Address Mask</b>
			Access:
		AM - Address Mask:	
		The value in this field specifies the number of low order bits of the ADDR field that must be masked for the invalidation operation. This field enables software to request invalidation.	
Mask Value		Address Bits Masked	Pages Invalidated
0		None	1
1		12	2
2		13:12	4
3		14:12	8
4		15:12	16
...	...	...	
2:0	2:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ



## L3 Flush Range Register 2

L3FLUSHRANGE2 - L3 Flush Range Register 2				
Register Space: MMIO: 0/2/0				
Access: R/W				
Size (in bits): 32				
_Custom_GTIReset: DEV				
Address: 0B178h				
DWord	Bit	Description		
0	31:30	<b>Reserved</b>		
		Access: RO		
		Format: MBZ		
	29:28	<b>L3 Flush Eviction Policy</b>		
		Access: R/W		
		This field describes the flush eviction policy for the address ranges being flushed		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	Flush L3 with eviction - INV <b>[Default]</b>	All modified content written to memory and L3 state is invalid
		1h	Flush L3 with eviction - VLD	All modified content written to memory and L3 state is kept valid (shared state)
	2h	Discard	All modified content is discarded (no write out to memory) and L3 state is invalid	
27:16	<b>Reserved</b>			
	Access: RO			
	Format: MBZ			
15:0	<b>Address Upper</b>			
	Access: R/W			
	Format: GraphicsAddress[47:32]			

## L3 Multi Context Reserved1

<b>L3RCS0RSVD1 - L3 Multi Context Reserved1</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B168h	
ShortName:	L3RCS0RSVD1	
Address:	0B268h	
ShortName:	L3CCS0RSVD1	
DWord	Bit	Description
0	31:0	<b>SCRATCH</b>
		Access: <span style="border: 1px solid black; padding: 2px;">R/W</span>



## L3 Multi Context Reserved2

L3 Multi Context Reserved2		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B16Ch	
ShortName:	L3RCS0RSVD2	
Address:	0B26Ch	
ShortName:	L3CCS0RSVD2	
DWord	Bit	Description
0	31:0	<b>SCRATCH</b>
		Access: R/W

## L3Node arbiter config register

L3NODEARBCFG - L3Node arbiter config register			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	0B0B4h		
L3Node arbiter configuration register			
DWord	Bit	Description	
0	31:28	<b>Reserved</b>	
	27:25	<b>LNE cross read return weight</b>	
		Access:	R/W
		_Custom_GTIReset:	DEV
		<b>Description</b>	
		Arbiter weight for LNE cross node read return	
		<b>Value</b>	<b>Name</b>
		5	[Default]
	24:22	<b>LNE cross eviction weight</b>	
		Access:	R/W
_Custom_GTIReset:		DEV	
<b>Description</b>			
Arbiter weight for LNE cross node eviction			
	<b>Value</b>	<b>Name</b>	
	1	[Default]	
21:18	<b>Reserved</b>		
17:16	<b>SQ hash selection control</b>		
	Access:	R/W	
	_Custom_GTIReset:	DEV	
	10: ADDR[7] 10: ADDR[7] 01: ADDR[7] 00: ^ADDR[47:9]^ADDR[7] Incf_cfg_Inib_sq_bankhash.		
15:12	<b>Reserved</b>		
11:8	<b>Reserved</b>		

## L3NODEARBCFG - L3Node arbiter config register

	7:6	<b>LNIB B2B grant for preserving locality</b>		
		Access:	R/W	
		_Custom_GTIReset:	DEV	
	00: 1 grant. 01: 2 b2b grants 10: 3 b2b grants 11: Not supported Incf_Inic_b2b_gnt.			
	5:4	<b>LSN B2B grant for preserving locality</b>		
		Access:	R/W	
		_Custom_GTIReset:	DEV	
	00: 1 grant. 01: 2 b2b grants 10: 3 b2b grants 11: Not supported Incf_Lsn_b2b_gnt.			
	3:2	<b>LNE miss and eviction B2B grant for preserving locality</b>		
		Access:	R/W	
		_Custom_GTIReset:	DEV	
	Incf_Ine_arb_pri.			
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	<b>[Default]</b>	1 grant
		1h		2 b2b grant
		2h		3 b2b grant
	3h		4 b2b grant	
	1:0	<b>LNIC B2B grant for preserving locality</b>		
		Access:	R/W	
		_Custom_GTIReset:	DEV	
	00: 1 grant. 01: 2 b2b grants 10: 3 b2b grants 11: Not supported Incf_Inic_b2b_gnt.			

## L3 Node Units Idle Status

L3_NODE_IDLE - L3 Node Units Idle Status		
Register Space:	MMIO: 0/2/0	
Access:	RO Variant	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B0B0h	
Status register for L3 node units idle indication. Value 1 means idle		
DWord	Bit	Description
0	31:10	<b>Reserved</b>
		Access: RO
		Format: MBZ
	9	<b>IDLE_CBE</b>
	Access: RO Variant	
	8	<b>IDLE_LSN5</b>
	Access: RO Variant	
	7	<b>IDLE_LSN4</b>
	Access: RO Variant	
	6	<b>IDLE_LSN3</b>
	Access: RO Variant	
	5	<b>IDLE_LSN2</b>
	Access: RO Variant	
4	<b>IDLE_LSN1</b>	
Access: RO Variant		
3	<b>IDLE_LSN0</b>	
Access: RO Variant		
2	<b>IDLE_LNIC</b>	
Access: RO Variant		
1	<b>IDLE_LNIB</b>	
Access: RO Variant		
0	<b>IDLE_LNE</b>	
Access: RO Variant		



## L3 Parameter Information Register

<b>L3PARAMINFO - L3 Parameter Information Register</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
_Custom_GTIRreset:	DEV	
Address:	0B164h	
<b>Programming Notes</b>		
GT_L3_NUM_WAYS gives total number of ways for one L3 bank. Storage per way can be calculated as Total Storage per L3 bank / GT_L3_NUM_WAYS. L3ALLOCREG and L3TCCNTLREG can be programmed appropriately using storage/way information.		
DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Access: RO
		Format: MBZ
	15:8	<b>Reserved</b>
		Access: RO
		Format: MBZ
	7:0	<b>GT_L3_NUM_WAYS</b>
		Access: RO
		This field indicates number of tagged ways in L3 bank which is maximum number of ways that can be allocated for cachable data.



## L3 SQC register 4

L3SQCREG4 - L3 SQC register 4		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B118h	
Address:	0B218h	
ShortName:	L3SQCREG4_CCS0	
DWord	Bit	Description
0	31:21	<b>Reserved</b>
		Access: RO
		Format: MBZ
	20:7	<b>Reserved</b>
		Access: RO
		Format: MBZ
	6	<b>Placeholder</b>
		Access: RO
	5:0	<b>Reserved</b>
		Access: RO
		Format: MBZ



## L3 SQC register 5

L3SQCREG5 - L3 SQC register 5			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	0B158h		
Address:	0B258h		
ShortName:	L3SQCREG5_CCS0		
DWord	Bit	Description	
0	31:24	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	23	<b>Cross-Tile Partial Write Merge Enable</b>	
		Default Value:	1
		Access:	R/W
		Format:	enable
	Enables partial write merge optimization for cross-tile surfaces.		
	22	<b>Coherent Partial Write Merge Enable</b>	
		Default Value:	1
		Access:	R/W
		Format:	Enable
		_Custom_GTIReset:	DEV
	Enables partial write merge optimization for coherent surfaces.		
	21	<b>Compressible Partial Write Merge Enable</b>	
Default Value:		1	
Access:		R/W	
Format:		Enable	
_Custom_GTIReset:		DEV	
Enables partial write merge optimization for compressible surfaces.			
20	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
19:10	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

<b>L3SQCREG5 - L3 SQC register 5</b>						
9:0	<p><b>L3 cache partial Write merge timer initial value</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>1FFh Default</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>If partial write merging is enabled, this timer controls the window to allow partial writes to merge together. The value is first loaded when an eligible request arrives, and is reloaded every time another partial write is collapsed in to the parent</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Programming Notes</b></td> </tr> </table> <p>The value of this register must be nonzero if any partial write merging is enabled, consisting of the CZ + L3 Partial Write Merge Enables in TCCNTLREG*, and the Coherent + Compressible Partial Write Merge Enables in LSCREG5*</p>	Default Value:	1FFh Default	Access:	R/W	<b>Programming Notes</b>
Default Value:	1FFh Default					
Access:	R/W					
<b>Programming Notes</b>						



## L3 SQC register 6

<b>L3SQCREG6 - L3 SQC register 6</b>									
Register Space:	MMIO: 0/2/0								
Size (in bits):	32								
_Custom_GTIReset:	DEV								
Address:	0B15Ch								
Address:	0B25Ch								
ShortName:	L3SQCREG6_CCS0								
DWord	Bit	Description							
0	31:14	<b>Reserved</b>							
		Access: RO							
		Format: MBZ							
	13:7	Access:	<b>Maximum number of partial write chains</b>						
			R/W						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">8h</td> <td style="text-align: center;">[Default]</td> </tr> <tr> <td style="text-align: center;">[4h-20h]</td> <td></td> </tr> </tbody> </table>		Value	Name	8h	[Default]	[4h-20h]	
		Value	Name						
		8h	[Default]						
		[4h-20h]							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">10h</td> <td style="text-align: center;">[Default]</td> </tr> <tr> <td style="text-align: center;">[4h,20h]</td> <td></td> </tr> </tbody> </table>		Value	Name	10h	[Default]	[4h,20h]		
	Value	Name							
	10h	[Default]							
[4h,20h]									
6:0	Access:	<b>Maximum number of slots that can wait for timer to expire</b>							
		R/W							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">10h</td> <td style="text-align: center;">[Default]</td> </tr> <tr> <td style="text-align: center;">[4h,20h]</td> <td></td> </tr> </tbody> </table>		Value	Name	10h	[Default]	[4h,20h]		
	Value	Name							
	10h	[Default]							
	[4h,20h]								
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">10h</td> <td style="text-align: center;">[Default]</td> </tr> <tr> <td style="text-align: center;">[4h,20h]</td> <td></td> </tr> </tbody> </table>		Value	Name	10h	[Default]	[4h,20h]			
Value	Name								
10h	[Default]								
[4h,20h]									

## L3 SQC register 7

L3SQCREG7 - L3 SQC register 7			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	0B188h		
L3 register for LSQC config bits			
DWord	Bit	Description	
0	31:6	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	5	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	4	<b>Compressed Data Fill Discard Fix Disable</b>	
		Default Value:	0
		Access:	R/W
		Format:	Disable
	3	<b>Blend Fill Caching Optimization Disable</b>	
		Default Value:	0
		Access:	R/W
		Format:	Disable
		Disable special treatment for compressible cases where intent to modify is expressed. This potentially results in additional cachelines being filled in to L3.	
	2	<b>Convert GA Ctype Disable</b>	
Access:		R/W	
Format:		Disable	
<b>Value</b>		<b>Name</b>	<b>Description</b>
1			All the converted GA * CTYPES (GT_GT_GA_memRd/wr/Atm ) will be treated as Legacy Ctypes with L3 look up bypass.
0	<b>[Default]</b>	All the converted GA* CTYPES (GT_GA_memRd/wr/Atm Ctypes) can be converted to L3 bound Ctypes.	

## L3SQCREG7 - L3 SQC register 7

	1	<b>Convert GA Force Uncacheable Enable</b>									
		Access:	R/W								
		Format:	Enable								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td></td> <td>Converted GA* CTypes will be forced as global GO, uncacheable, and lookup enabled</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;"><b>[Default]</b></td> <td>The cycles will follow that specified by MOCS.</td> </tr> </tbody> </table>		Value	Name	Description	1		Converted GA* CTypes will be forced as global GO, uncacheable, and lookup enabled	0	<b>[Default]</b>
	Value	Name	Description								
	1		Converted GA* CTypes will be forced as global GO, uncacheable, and lookup enabled								
	0	<b>[Default]</b>	The cycles will follow that specified by MOCS.								
	0	<b>Force L3 Uncacheable Lookup Enable</b>									
		Access:	R/W								
		Format:	Enable								
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td></td> <td>LSQC will do the Look up for all UC L3 bound Ctypes.</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;"><b>[Default]</b></td> <td>Look up enable values from MOCS will be used as is.</td> </tr> </tbody> </table>		Value	Name	Description	1		LSQC will do the Look up for all UC L3 bound Ctypes.	0	<b>[Default]</b>	Look up enable values from MOCS will be used as is.	
Value		Name	Description								
1			LSQC will do the Look up for all UC L3 bound Ctypes.								
0	<b>[Default]</b>	Look up enable values from MOCS will be used as is.									

## L3 SQC registers 1

L3SQCREG1 - L3 SQC registers 1						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
_Custom_GTIReset:	DEV					
Address:	0B100h					
Address:	0B200h					
ShortName:	L3SQCREG1_CCS0					
Programming Notes						
Workaround - Credits between LNI/LSQC are not updated in case of Render DOP gating condition)- DOP Render clock ungating needs to happen before L3SQCREG1 is programmed and it should happen through the driver.						
DWord	Bit	Description				
0	31:24	<b>Reserved</b>				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	23:17	<b>L3SQ General Priority Credit Initialization</b>				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
		Access:	R/W			
		<th>Description</th>	Description			
<p>Number of general priority credits that SQ presents to L3 Arbiter blocks. This inherently also determines the depth of the SQ; reduce the number of credits and SQ uses fewer slots. The number of general priority credits is equal to double the value written in this register. Example: [00001b = 2 credits; 00100b = 8 credits]</p> <p>The number of general priority credits is always greater than that of high priority credits. This implies that the sum of the programmed general priority and high priority values should be less than or equal to total slot credits</p> <p>Signal name: lbcf_csr_lsqc_gen_credit_init</p>						
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0100000b</td> <td>[Default]</td> </tr> <tr> <td>[2h,20h]</td> <td></td> </tr> </tbody> </table>	Value	Name	0100000b	[Default]	[2h,20h]	
Value	Name					
0100000b	[Default]					
[2h,20h]						
		<th>Programming Notes</th>	Programming Notes			
		<p>The number of general priority credits is always greater than that of high priority credits. Total number of general and high priority credits should be less than or equal to total slot credits. This implies that the sum of the programmed general priority and high priority values should be less than or equal to lbcf_csr_lsqc_gen_credit_init + lbcf_csr_lsqc_hp_credit_init</p>				

## L3SQCREG1 - L3 SQC registers 1

16:11	<b>L3SQ High Priority Credit Initialization</b>	Access:	R/W	<p>Number of high priority credits that SQ presents to L3 Arbiter blocks. This inherently also determines the depth of the SQ; reduce the number of credits and SQ uses fewer slots. The number of high priority credits is equal to double the value written in this register. Example: [00001b = 2 credits; 00100b = 8 credits]</p> <p>The number of high priority credits is always lesser than that of general priority credits. This implies that the sum of the programmed general priority and high priority values should be less than or equal to total slot credits</p> <p>Valid values for high priority credits can range from: [0 to 15]. Other values are reserved</p> <p>Signal name: lbcf_csr_lsqc_gen_credit_init</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">000000b</td> <td style="text-align: center;">[Default]</td> </tr> </tbody> </table> <div style="border: 1px solid black; padding: 5px; margin-top: 10px; text-align: center;"> <b>Programming Notes</b> </div> <p>The number of high priority credits is always lesser than that of general priority credits. Total number of general and high priority credits should be less than total slot credits. This implies that the sum of the programmed general priority and high priority values should be less than or equal to lbcf_csr_lsqc_gen_credit_init + lbcf_csr_lsqc_hp_credit_init</p>	Value	Name	000000b	[Default]					
Value	Name												
000000b	[Default]												
10	<b>Reserved</b>	Access:	RO										
		Format:	MBZ										
9	<b>Reserved</b>	Access:	RO										
		Format:	MBZ										
8	<b>Error Detection Behavior Control</b>	Access:	R/W										
	<p>The L3 error detection can be enabled to hang the GPU on a non-recoverable error due to SER type events. Such option will be used when corresponding context has data consistency requirements. Once error detection is enabled, s/w has to initialize URB or SLM to all 0's (based on usage model) prior to execution of the workload. Initialization is required to clean up the error detection logic and syndrome tracking.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 15%; text-align: center;">Value</th> <th style="width: 15%; text-align: center;">Name</th> <th style="width: 70%; text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">[Default]</td> <td>RTL does not hang on parity errors or double bit error</td> </tr> <tr> <td style="text-align: center;">1</td> <td></td> <td>RTL enforces a hang on parity errors or double bit error</td> </tr> </tbody> </table>				Value	Name	Description	0	[Default]	RTL does not hang on parity errors or double bit error	1		RTL enforces a hang on parity errors or double bit error
Value	Name	Description											
0	[Default]	RTL does not hang on parity errors or double bit error											
1		RTL enforces a hang on parity errors or double bit error											
7	<b>Reserved</b>	Access:	RO										
		Format:	MBZ										



<b>L3SQCREG1 - L3 SQC registers 1</b>		
6	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
5	<b>Flush all non coherent lines</b>	
	Access:	R/W
<b>Description</b>		
<p>The L3 will support destination based flushing for the unified sections of the cache. i.e., if we get a DC flush, even if we have a unified cache, only the lines brought in by DC will be flushed. Similarly, tile cache flushes only clean out lines brought in by the C/Z clients into the unified section.</p> <p>However, in order to provide a mechanism to allow for a single pass flush to clean out the entire R/W section of the cache, this mode is implemented. When a pipeline flush or a tile cache flush is received and if this bit is set, then all the modified non-coherent lines irrespective of DC/C/Z in the unified cache section will be flushed. Also, all the Shared lines in the unified cache section will be downgraded to invalid for all Non- Coherent lines.</p> <p>This bit will have no impact when DC and tile cache are in separate sections. Also note that this bit will not initiate the invalidation of RO lines in the cache. That is only controlled by the RO invalidation commands sent to the L3 on a per context basis.</p>		
<b>Value Name Description</b>		
0	<b>[Default]</b>	By default, the full flush mode will be disabled.
4:0	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ



## L3 Unslice IDLE Status Register

L3_UNSL_IDLE - L3 Unslice IDLE Status Register		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B414h	
DWord	Bit	Description
0	31:2	<b>Reserved</b>
		Access: RO
		Format: MBZ
	1	<b>LSN Endpoint Unit IDLE Indication</b>
		Access: RO Variant LSN Endpoint Unit IDLE. This bit is not used and assigned to zero.
	0	<b>LTISEQunit Unit IDLE Indication</b>
Access: RO Variant LTISEQunit IDLE		

## LANEN\_DIG\_TX\_LBERT\_CTL

LANEN_DIG_TX_LBERT_CTL			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
<p>PHY link quality transmission test pattern control register.            This register is not accessed through regular MMIO. Refer to Display Transcoder DP2 section, DP2.0 Link Quality Checks sub-section for programming instructions.            There are instances of this register for each PHY and each lane and a broadcast write access to all lanes of each PHY.  <b>Bit width is documented as 32 because of tool restrictions. Actual width is 16.</b></p>			
DWord	Bit	Description	
0	31:15	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	14:5	<b>PAT0</b>	
		Access:	R/W
			Pattern for fixed pattern mode
	4	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	3:0	<b>Mode</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
0h		Disabled	Normal display output
1h		PRBS31	
2h		PRBS23	
3h		PRBS23 alternate	
4h		PRBS16	
5h		PRBS15	
6h		PRBS11	
7h		PRBS9	
8h		PRBS7	
9h		PAT0	
Ah	DC balanced PAT0	PAT0, ~PAT0	
Bh	Fixed Pattern	Ten 0s, PAT0, ten 1s, ~PAT0	



## LBCF flush request

LBCFFLSHREQ - LBCF flush request			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	0B17Ch		
This register is used by the LTI Sequencer to initiate flush flows in the L3 banks			
DWord	Bit	Description	
0	31:23	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	22:16	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	15:11	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	10	<b>GroupID Indication</b>	
Access:		R/W	
Indicates whether the ID programmed in [9:5] is a GroupID or an EngineID			
<b>Value</b>		<b>Name</b>	<b>Description</b>
0		<b>[Default]</b>	The ID programmed in [9:5] is an EngineID
1		The ID programmed in [9:5] is a GroupID	
9:5	<b>ID</b>		
	Access:		R/W
	This field either reflects the EngineID or GroupID, based on how the is_gid bit [10] is programmed. In Render Engine Reset case bit 10 will be set and a value of 00000 will indicate {RCS+CCS}		
4:0	<b>Flush Type</b>		
	Access:		R/W
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h		GT_L3_RW_FLSH : This is on per context basis and flushes non coherent DC lines. This is sent by global flush sequencer.
	1h		GT_L3_TILE_FLSH : This is valid only for render context and global flush sequencer will send the request to L3

## LBCFFLSHREQ - LBCF flush request

2h	GT_L3_GLBL_FLSH : This will flush all modified as well as RO lines of all context.
3h	GT_L3_PM_FLSH : This will flush all the lines ignoring the context and will be sent by PM.
4h	GT_L3_TXT_INV : This invalidates texture lines of a particular context.
5h	GT_L3_INST_INV : This invalidates state and instruction lines of a particular context.
6h	GT_L3_CNST_INV : This invalidates constant lines of a particular context.
7h	GT_L3_ST_INV : This invalidates state and instruction lines of a particular context and also invalidates SARB
8h	GT_L3_CSCB_INV : This invalidates CS command buffer for render context.
9h	GT_L3_GEO_CACHE_INV : This invalidates vertex buffer for render context.
Ah	GT_L3_FABRIC_FLSH : Fabric flush checks completion counter at bank and CCunit It is engine specific
Bh	GT_L3_BANK_PMUNBLK : This will unblock LBI, PM will send this after the completion of PM flush.
Ch	GT_L3_RO_INV :LTISEQ will send RO invalidation for any read only invalidation if any of the tex, constant, state, instruction invalidation enabled. This is per context.
Dh	GT_L3_DISCARD_FLSH
Eh	GT_L3_RANGE_FLSH



## LBCF-LTISEQ Flush Done Message 0

LBCF_LTISEQ_FLUSH_DONE0 - LBCF-LTISEQ Flush Done Message 0		
Register Space:	MMIO: 0/2/0	
Access:	R/W Hardware Clear	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B494h	
DWord	Bit	Description
0	31:16	<b>Mask</b> Access: <input type="text"/> R/W
	15	<b>BANK15 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	14	<b>BANK14 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	13	<b>BANK13 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	12	<b>BANK12 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	11	<b>BANK11 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	10	<b>BANK10 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	9	<b>BANK9 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	8	<b>BANK8 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	7	<b>BANK7 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	6	<b>BANK6 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	5	<b>BANK5 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	4	<b>BANK4 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
3	<b>BANK3 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear	

<b>LBCF_LTISEQ_FLUSH_DONE0 - LBCF-LTISEQ Flush Done Message 0</b>		
	2	<b>BANK2 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	1	<b>BANK1 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	0	<b>BANK0 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear



## LBCF-LTISEQ Flush Done Message 1

LBCF_LTISEQ_FLUSH_DONE1 - LBCF-LTISEQ Flush Done Message 1		
Register Space:	MMIO: 0/2/0	
Access:	R/W Hardware Clear	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B498h	
DWord	Bit	Description
0	31:16	<b>Mask</b> Access: <input type="text"/> R/W
	15	<b>BANK31 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	14	<b>BANK30 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	13	<b>BANK29 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	12	<b>BANK28 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	11	<b>BANK27 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	10	<b>BANK26 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	9	<b>BANK25 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	8	<b>BANK24 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	7	<b>BANK23 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	6	<b>BANK22 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	5	<b>BANK21 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	4	<b>BANK20 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
3	<b>BANK19 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear	



<b>LBCF_LTISEQ_FLUSH_DONE1 - LBCF-LTISEQ Flush Done Message 1</b>		
	2	<b>BANK18 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	1	<b>BANK17 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear
	0	<b>BANK16 Flush Done</b> Access: <input type="text"/> R/W Hardware Clear



## LBCF Render config save msg

LBCFRCSR - LBCF Render config save msg				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
_Custom_GTIReset:	DEV			
Address:	0B3FCh			
This register is not context saved and is written by CS unit				
DWord	Bit	Description		
0	31:17	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	16	<b>Render Context Save Request Mask</b>		
		Access:	R/W Hardware Clear	
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0	default <b>[Default]</b>	Render context save request is ignored, and LBCFRCSR[0] is invalid.
		1		LBCFRCSR[0] is valid.
	15:1	<b>Reserved</b>		
		Access:	RO	
Format:		MBZ		
0	<b>Render Context save Request</b>			
	Access:	R/W Hardware Clear		
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0	default <b>[Default]</b>	Render context save is not being requested.	
	1		Render context save is being requested. This bit is self-cleared upon sampling.	

## Link Capabilities

LINKCAP_0_2_0_PCI - Link Capabilities			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	0007Ch		
This register provides information on the PCIe link capabilities.			
DWord	Bit	Description	
0	31:24	<b>Port Number</b>	
		Default Value:	00h
		Access:	RO
		_Custom_GTIRreset:	BUS
	PCIe port number for the given PCIe link.		
23	Reserved	Access:	RO
		Format:	MBZ
22	ASPM Optionality Compliance	Default Value:	1b
		Access:	RO
		_Custom_GTIRreset:	BUS
		This bit must be set to 1b in all Functions. Software is permitted to use the value of this bit to help determine whether to enable ASPM or whether to run ASPM compliance tests	
21	Link Bandwidth Notification Cap	Default Value:	0b
		Access:	RO
		_Custom_GTIRreset:	BUS
		This field is reserved for PCIe endpoints.	
20	Link Active Report Cap	Default Value:	0b
		Access:	RO
		_Custom_GTIRreset:	BUS
		This bit must be 1b if component supports optional cap of reported DL_Active state.	

## LINKCAP\_0\_2\_0\_PCI - Link Capabilities

19	<b>Surprise Down Report Cap</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
	Set if optional capability of detecting and reporting a surprise down error condition.	
18	<b>Clock PM</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
This bit must be hardwired to 0b.		
17:15	<b>L1 Exit Latency</b>	
	Default Value:	000b
	Access:	RO
	_Custom_GTIRreset:	BUS
This field indicates the L1 exit latency of the given PCIe link. The value reported indicates the length of time this port required to complete transition from ASPM L1 to L0. 000b=less than 1us.		
14:12	<b>L0s Exit Latency</b>	
	Default Value:	000b
	Access:	RO
	_Custom_GTIRreset:	BUS
This field indicates the L0s exit latency for the given PCIe link. The value reported indicates the length of time this port requires to complete transition from L0s to L0. 000b=less than 64ns.		
11:10	<b>Active State PM</b>	
	Default Value:	11b
	Access:	RO
	_Custom_GTIRreset:	BUS
This field indicates the level of ASPM supported on the given PCIe Link. Hardwired to 11 to indicate L0s and L1 supported.		
9:4	<b>Max Link Width</b>	
	Default Value:	000001b
	Access:	RO
	_Custom_GTIRreset:	BUS
Maximum Link Width Per IOSF spec recommendation, report x1. Encoding is 00 0001b (x1 width).		

## LINKCAP\_0\_2\_0\_PCI - Link Capabilities

	3:0	<b>Max Link Speed</b>	
		Default Value:	0001b
		Access:	RO
		_Custom_GTIRreset:	BUS
		<p>Max Link Speed Per IOSF Spec, report Gen1. This field indicates the maximum Link speed of the associated Port. The encoded value specifies a bit location in the Supported Link Speeds Vector (in the Link Capabilities 2 register) that corresponds to the maximum Link speed. The encoding is 0001b.</p>	



## Link Capabilities 2

LINKCAP2_0_2_0_PCI - Link Capabilities 2			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	0009Ch		
This register provides information on the link capabilities 2 register			
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	7:1	<b>Supported Link Speed Vector</b>	
		Default Value:	000001b 2_5GTs
		Access:	RO
		_Custom_GTIRreset:	BUS
		<p>This field indicates the supported Link speed(s) of the associated Port. For each bit, a value of 1b indicates that the corresponding Link speed is supported; otherwise, the Link speed is not supported. See Section 8.2.1 for further requirements. Bit definitions within this field are:</p> <p>Bit 0: 2.5 GT/s            Bit 1: 5.0 GT/s            Bit 2: 8.0 GT/s            Bit 3: 16.0 GT/s            Bits 6:4: RsvdP</p> <p>Multi-Function Devices associated with an Upstream Port must report the same value in this field for all Functions</p>	
	0	<b>Reserved</b>	
		Access:	RO
Format:		MBZ	

## Link Control and Status

LINKCTRLSTS_0_2_0_PCI - Link Control and Status			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00080h		
This register provides information on the PCIe link control and status.			
DWord	Bit	Description	
0	31:26	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	25:20	<b>Negotiated Link Width</b>	
		Default Value:	000001b
		Access:	RO
		_Custom_GTIReset:	BUS
			Report x1 width only.
	19:16	<b>Current Link Speed</b>	
		Default Value:	0001b
Access:		RO	
_Custom_GTIReset:		BUS	
		Report Gen1 speed only.	
15:8	<b>Link Active Report Cap</b>		
	Default Value:	00h	
	Access:	RO	
	_Custom_GTIReset:	BUS	
		Reserved	
7	<b>Reserved</b>		
7	<b>Reserved</b>		
6	<b>Reserved</b>		
6	<b>Reserved</b>		
5	<b>Retrain Link</b>		
		Default Value: 0b	

## LINKCTRLSTS\_0\_2\_0\_PCI - Link Control and Status

		Access:	RO
		_Custom_GTIReset:	BUS
		Reserved	
	4	<b>Link Disable</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
		This bit is reserved on endpoints.	
	3	<b>Reserved</b>	
	3	<b>Reserved</b>	
	2	<b>Reserved</b>	
		Access:	RO
	Format:	MBZ	
1:0	<b>Reserved</b>		
1:0	<b>Reserved</b>		



## LINKM

<b>LINKM</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	60040h-60043h			
Name:	Transcoder Link M Value 1			
ShortName:	TRANS_LINKM1_A			
Reset:	soft			
Address:	61040h-61043h			
Name:	Transcoder Link M Value 1			
ShortName:	TRANS_LINKM1_B			
Reset:	soft			
Address:	62040h-62043h			
Name:	Transcoder Link M Value 1			
ShortName:	TRANS_LINKM1_C			
Reset:	soft			
Address:	63040h-63043h			
Name:	Transcoder Link M Value 1			
ShortName:	TRANS_LINKM1_D			
Reset:	soft			
<b>Description</b>				
This register is double buffered to update on the next MSA after LINKN is written.				
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:24	<b>Reserved</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
0	23:0	<b>Link M value</b>		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field is the link M value for external transmission in the Main Stream Attributes.</p>	Access:	R/W
Access:	R/W			



## LINKN

LINKN		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	60044h-60047h	
Name:	Transcoder Link N Value 1	
ShortName:	TRANS_LINKN1_A	
Reset:	soft	
Address:	61044h-61047h	
Name:	Transcoder Link N Value 1	
ShortName:	TRANS_LINKN1_B	
Reset:	soft	
Address:	62044h-62047h	
Name:	Transcoder Link N Value 1	
ShortName:	TRANS_LINKN1_C	
Reset:	soft	
Address:	63044h-63047h	
Name:	Transcoder Link N Value 1	
ShortName:	TRANS_LINKN1_D	
Reset:	soft	
Description		
This register is double buffered to update on the next MSA after written. <b>Writes to this register arm M/N registers for this transcoder.</b>		
DWord	Bit	Description
0	31:24	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	23:0	<b>Link N value</b>
Access: R/W		
		This field is the link N value for external transmission in the Main Stream Attributes and VB-ID.

## LM\_CTRL

LM_CTRL			
Register Space:	MMIO: 0/2/0		
Access:	Double Buffered		
Size (in bits):	32		
Address:	68300h-68303h		
Name:	Luminance Mapping Control		
ShortName:	LM_CTRL_1_A		
Reset:	soft		
Address:	68B00h-68B03h		
Name:	Luminance Mapping Control		
ShortName:	LM_CTRL_1_B		
Reset:	soft		
Address:	69300h-69303h		
Name:	Luminance Mapping Control		
ShortName:	LM_CTRL_1_C		
Reset:	soft		
Address:	69B00h-69B03h		
Name:	Luminance Mapping Control		
ShortName:	LM_CTRL_1_D		
Reset:	soft		
<p>This register controls the enhanced tone/luminance mapping LUT component. The LUT is a shared resource within each Pipe that can be bound to any of the HDR Planes.</p>			
DWord	Bit	Description	
0	31	<b>Luminance Mapper Enable</b>	
		Access: Double Buffered	
		This will enable the tone/luminance mapper LUT component.	
		<b>Value</b>	<b>Name</b>
		0b	Disabled
1b	Enabled		
30:2		<b>Reserved</b>	
		Access: RO	
		Format: MBZ	

<b>LM_CTRL</b>			
	1:0	<b>Plane Binding</b>	
		Access: Double Buffered	
		This field controls which HDR Plane the tone mapping LUT is bound to. This field is ignored if the LUT is not enabled.	
		<b>Value</b>	<b>Name</b>
		00b	Plane 1
		01b	Plane 2
10b	Plane 3		
11b	Reserved		

## LM\_LUMA\_COEFF

LM_LUMA_COEFF							
Register Space:	MMIO: 0/2/0						
Access:	Double Buffered						
Size (in bits):	32						
Address:	6830Ch-6830Fh						
Name:	Luminance Mapping Coefficients						
ShortName:	LM_LUMA_COEFF_1_A						
Reset:	soft						
Address:	68B0Ch-68B0Fh						
Name:	Luminance Mapping Coefficients						
ShortName:	LM_LUMA_COEFF_1_B						
Reset:	soft						
Address:	6930Ch-6930Fh						
Name:	Luminance Mapping Coefficients						
ShortName:	LM_LUMA_COEFF_1_C						
Reset:	soft						
Address:	69B0Ch-69B0Fh						
Name:	Luminance Mapping Coefficients						
ShortName:	LM_LUMA_COEFF_1_D						
Reset:	soft						
<p>This register contains the coefficients to calculate the luminance of incoming pixels which is used to address into the tone-mapping LUT. The pixel luminance is calculated using the following formula:  <math>luma = (K_r * red) + (K_g * green) + (K_b * blue)</math>                      All coefficients have a precision of 0.9. Multiply the desired coefficient by <math>2^9</math> to get programming value</p>							
DWord	Bit	Description					
0	31:29	<b>Reserved</b>					
		Access:	RO				
		Format:	MBZ				
	28:20	<b>Red Coefficient</b>					
		Access:	Double Buffered				
		This field contains the red coefficient (Kr)					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>87h</td> <td>[Default]</td> <td>0.2627</td> </tr> </tbody> </table>	Value	Name	Description	87h	[Default]
	Value	Name	Description				
	87h	[Default]	0.2627				
	19	<b>Reserved</b>					
Access:		RO					
Format:		MBZ					

<b>LM_LUMA_COEFF</b>							
	18:10	<b>Green Coefficient</b>					
		Access: Double Buffered					
		This field contains the green coefficient (Kg)					
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>15bh</td> <td>[Default]</td> <td>0.6780</td> </tr> </tbody> </table>	Value	Name	Description	15bh	[Default]
	Value	Name	Description				
	15bh	[Default]	0.6780				
	9	<b>Reserved</b>					
		Access: RO					
		Format: MBZ					
	8:0	<b>Blue Coefficient</b>					
Access: Double Buffered							
This field contains the blue coefficient (Kb)							
<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>1eh</td> <td>[Default]</td> <td>0.0593</td> </tr> </tbody> </table>		Value	Name	Description	1eh	[Default]	0.0593
Value		Name	Description				
1eh	[Default]	0.0593					

## LM\_TONEFACT\_DATA

<b>LM_TONEFACT_DATA</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	68308h-6830Bh					
Name:	Luminance Mapping Tone Factor Data					
ShortName:	LM_TONEFACT_DATA_1_A					
Reset:	soft					
Address:	68B08h-68B0Bh					
Name:	Luminance Mapping Tone Factor Data					
ShortName:	LM_TONEFACT_DATA_1_B					
Reset:	soft					
Address:	69308h-6930Bh					
Name:	Luminance Mapping Tone Factor Data					
ShortName:	LM_TONEFACT_DATA_1_C					
Reset:	soft					
Address:	69B08h-69B0Bh					
Name:	Luminance Mapping Tone Factor Data					
ShortName:	LM_TONEFACT_DATA_1_D					
Reset:	soft					
<p>This register is used to access the tone-map factors within the luminance mapper's LUT. The Index Value from the LM_TONEFACT_INDEX register is the address into the LUT. The contents of the table are uninitialized until Software loads it (i.e. the table is not resettable). Use of the table before Software has initialized it will result in non-deterministic behavior. See <b>Luminance Mapping LUT</b> page for more details (i.e. number of LUT entries)</p>						
<b>Programming Notes</b>						
Even though this register is not double buffered, the LUT itself is double buffered on the rising edge of V. Blank.						
<b>Restriction</b>						
This register must be written only as a full 32 bit dword. Byte or word writes are not supported.						
DWord	Bit	Description				
0	31:24	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

<b>LM_TONEFACT_DATA</b>				
	23:0	<p><b>Tone Mapping Factor</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>This is the tone-map factor to write to or read from the LUT. Precision of the data within the LUT is 8.16</p>	Access:	R/W
Access:	R/W			



## LM\_TONEFACT\_INDEX

<b>LM_TONEFACT_INDEX</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	68304h-68307h	
Name:	Luminance Mapping Tone Factor Index	
ShortName:	LM_TONEFACT_INDEX_1_A	
Reset:	soft	
Address:	68B04h-68B07h	
Name:	Luminance Mapping Tone Factor Index	
ShortName:	LM_TONEFACT_INDEX_1_B	
Reset:	soft	
Address:	69304h-69307h	
Name:	Luminance Mapping Tone Factor Index	
ShortName:	LM_TONEFACT_INDEX_1_C	
Reset:	soft	
Address:	69B04h-69B07h	
Name:	Luminance Mapping Tone Factor Index	
ShortName:	LM_TONEFACT_INDEX_1_D	
Reset:	soft	
This register controls the index into the tone/luminance mapping LUT for software updates/status of the tone factors		
DWord	Bit	Description
0	31:17	<b>Reserved</b>
		Access: RO
		Format: MBZ

## LM\_TONEFACT\_INDEX

16	<b>Index Auto Increment</b>			
	Access:			R/W
	This field enables the index into the LUT to auto increment for every write or read to the LM_TONEFACT_DATA register			
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0b	No Increment	HW does not automatically increment index value	
	1b	Auto Increment	HW increments the index value with each read or write to the data register	
	<b>Programming Notes</b>			
	<ol style="list-style-type: none"> <li>1. When auto increment is enabled, then hardware will:               <ol style="list-style-type: none"> <li>a. Increment from the current Index Value specified within this register for each read/write to the data register</li> <li>b. Automatically roll-over the Index Value to zero after it reaches the end of the table</li> </ol> </li> <li>2. If auto increment is not enabled, then it is Software's responsibility to:               <ol style="list-style-type: none"> <li>a. Update the Index Value for every access to the LUT</li> <li>b. Ensure the Index Value is within the valid range of the table (aliasing will occur if an Index Value is outside of the table's depth)</li> </ol> </li> </ol>			
15:8	<b>Reserved</b>			
	Access:			RO
	Format:			MBZ
7:0	<b>Index Value</b>			
	Access:			R/W
	This field controls the index into the luminance mapper's LUT.			
	<b>Value</b>		<b>Name</b>	
	[0,170]			

## LNCF MOCS Register 0

LNCFCMOCS0 - LNCF MOCS Register 0													
Register Space:	MMIO: 0/2/0												
Size (in bits):	32												
_Custom_GTIReset:	DEV												
Address:	0B020h												
DWord	Bit	Description											
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO									
	Access:	WO											
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
23	<b>Upper UC L3 Lookup</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock												
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
22	<b>Upper Global Go</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	R/W Lock												
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												

## LNCFCMOCS0 - LNCF MOCS Register 0

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC <b>[Default]</b></td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC <b>[Default]</b>	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC <b>[Default]</b>	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	0h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>10 ^ 16</td> </tr> <tr> <td>1</td> <td>11 ^ 17</td> </tr> <tr> <td>2</td> <td>12 ^ 18</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	10 ^ 16	1	11 ^ 17	2	12 ^ 18							
Bit Offset	Corresponding Address Bit																		
0	10 ^ 16																		
1	11 ^ 17																		
2	12 ^ 18																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock	<p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 85%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE									
Value	Name																		
0h	UPPER_ESC_DISABLE <b>[Default]</b>																		
1h	UPPER_ESC_ENABLE																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO																
		Format:	MBZ																

## LNCFCMOCS0 - LNCF MOCS Register 0

7	<b>Lower UC L3 Lookup</b>	Access:	R/W Lock
<b>Description</b>			
Enable Lookup for uncacheable accesses			
<b>Value</b>		<b>Name</b>	
0		LOWER_UCL3LKDIS	
1		LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global Go</b>	Access:	R/W Lock
<b>Description</b>			
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3			
<b>Value</b>		<b>Name</b>	
0		LOWER_GOL3	
1		LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls			
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0h	LOWER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.	
1h	LOWER_UC	Uncacheable	
2h	LOWER_RESERVED	Reserved	
3h	LOWER_WB	Writeback	

## LNCFCMOCS0 - LNCF MOCS Register 0

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	0h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	$10 \wedge 16$	
	1	$11 \wedge 17$	
	2	$12 \wedge 18$	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE <b>[Default]</b>	
	1h	LOWER_ESC_ENABLE	

## LNCF MOCS Register 1

LNCFCMOCS1 - LNCF MOCS Register 1													
Register Space:	MMIO: 0/2/0												
Size (in bits):	32												
_Custom_GTIReset:	DEV												
Address:	0B024h												
DWord	Bit	Description											
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO									
	Access:	WO											
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
23	<b>Upper UC L3 Lookup</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock												
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
22	<b>Upper Global Go</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	R/W Lock												
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												

## LNCFCMOCS1 - LNCF MOCS Register 1

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC <b>[Default]</b></td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC <b>[Default]</b>	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC <b>[Default]</b>	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	3h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>10 ^ 16</td> </tr> <tr> <td>1</td> <td>11 ^ 17</td> </tr> <tr> <td>2</td> <td>12 ^ 18</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	10 ^ 16	1	11 ^ 17	2	12 ^ 18							
Bit Offset	Corresponding Address Bit																		
0	10 ^ 16																		
1	11 ^ 17																		
2	12 ^ 18																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock	<p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE</td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0h	UPPER_ESC_DISABLE	1h	UPPER_ESC_ENABLE <b>[Default]</b>									
Value	Name																		
0h	UPPER_ESC_DISABLE																		
1h	UPPER_ESC_ENABLE <b>[Default]</b>																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO	<p>Format: MBZ</p>															



## LNCFCMOCS1 - LNCF MOCS Register 1

7	<b>Lower UC L3 Lookup</b>	Access:	R/W Lock
<b>Description</b>			
Enable Lookup for uncacheable accesses			
<b>Value</b>		<b>Name</b>	
0		LOWER_UCL3LKDIS	
1		LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	Access:	R/W Lock
<b>Description</b>			
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3			
<b>Value</b>		<b>Name</b>	
0		LOWER_GOL3	
1		LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls			
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	
1h	LOWER_UC <b>[Default]</b>	Uncacheable	
2h	LOWER_RESERVED	Reserved	
3h	LOWER_WB	Writeback	

## LNCFCMOCS1 - LNCF MOCS Register 1

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	1h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	10 ^ 16	
	1	11 ^ 17	
	2	12 ^ 18	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 2

LNCFCMOCS2 - LNCF MOCS Register 2													
Register Space:	MMIO: 0/2/0												
Size (in bits):	32												
_Custom_GTIReset:	DEV												
Address:	0B028h												
DWord	Bit	Description											
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO									
	Access:	WO											
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
23	<b>Upper UC L3 Lookup</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock												
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
22	<b>Upper Global GO</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	R/W Lock												
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												
21:20	<b>Upper MOCS Index - L3 Cacheability Control</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p>	Access:	R/W Lock										
Access:	R/W Lock												



## LNCFCMOCS2 - LNCF MOCS Register 2

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS2 - LNCF MOCS Register 2

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	7h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 3

LNCFCMOCS3 - LNCF MOCS Register 3													
Register Space:	MMIO: 0/2/0												
Size (in bits):	32												
_Custom_GTIReset:	DEV												
Address:	0B02Ch												
DWord	Bit	Description											
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO									
	Access:	WO											
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
23	<b>Upper UC L3 Lookup</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock												
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
22	<b>Upper Global Go</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	R/W Lock												
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												

## LNCFCMOCS3 - LNCF MOCS Register 3

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC [Default]</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC [Default]	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC [Default]	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	3h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11							
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock	<p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE</td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE [Default]</td> </tr> </tbody> </table>	Value	Name	0h	UPPER_ESC_DISABLE	1h	UPPER_ESC_ENABLE [Default]									
Value	Name																		
0h	UPPER_ESC_DISABLE																		
1h	UPPER_ESC_ENABLE [Default]																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO	<p>Format: MBZ</p>															



## LNCFCMOCS3 - LNCF MOCS Register 3

7	<b>Lower UC L3 Lookup</b>	Access:	R/W Lock
<b>Description</b>			
Enable Lookup for uncacheable accesses			
<b>Value</b>		<b>Name</b>	
0		LOWER_UCL3LKDIS	
1		LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global Go</b>	Access:	R/W Lock
<b>Description</b>			
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3			
<b>Value</b>		<b>Name</b>	
0		LOWER_GOL3 <b>[Default]</b>	
1		LOWER_GOMemory	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls			
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	
1h	LOWER_UC <b>[Default]</b>	Uncacheable	
2h	LOWER_RESERVED	Reserved	
3h	LOWER_WB	Writeback	

## LNCFCMOCS3 - LNCF MOCS Register 3

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		1h
	Default Value:		1h
	Access:		R/W Lock
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:		R/W Lock
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 4

LNCFCMOCS4 - LNCF MOCS Register 4									
Register Space: MMIO: 0/2/0									
Size (in bits): 32									
_Custom_GTIReset: DEV									
Address: 0B030h									
DWord	Bit	Description							
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO					
	Access:	WO							
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
	Access:	RO							
Format:	MBZ								
23	<b>Upper UC L3 Lookup</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Enable Lookup for uncacheable accesses</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock								
Value	Name								
0	UPPER_UCL3LKDIS								
1	UPPER_UCL3LKEN <b>[Default]</b>								
22	<b>Upper Global Go</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3 <b>[Default]</b></td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0	UPPER_GOL3 <b>[Default]</b>	1	UPPER_GOMemory
Access:	R/W Lock								
Value	Name								
0	UPPER_GOL3 <b>[Default]</b>								
1	UPPER_GOMemory								

## LNCFCMOCS4 - LNCF MOCS Register 4

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB <b>[Default]</b></td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB <b>[Default]</b>	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB <b>[Default]</b>	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	0h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11							
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock	<p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE									
Value	Name																		
0h	UPPER_ESC_DISABLE <b>[Default]</b>																		
1h	UPPER_ESC_ENABLE																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO																
		Format:	MBZ																

## LNCFCMOCS4 - LNCF MOCS Register 4

7	<b>Lower UC L3 Lookup</b>	Access:	R/W Lock
<b>Description</b>			
Enable Lookup for uncacheable accesses			
<b>Value</b>		<b>Name</b>	
0		LOWER_UCL3LKDIS	
1		LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global Go</b>	Access:	R/W Lock
<b>Description</b>			
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3			
<b>Value</b>		<b>Name</b>	
0		LOWER_GOL3	
1		LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls			
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	
1h	LOWER_UC <b>[Default]</b>	Uncacheable	
2h	LOWER_RESERVED	Reserved	
3h	LOWER_WB	Writeback	

## LNCFCMOCS4 - LNCF MOCS Register 4

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	7h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 5

LNCFCMOCS5 - LNCF MOCS Register 5													
Register Space:	MMIO: 0/2/0												
Size (in bits):	32												
_Custom_GTIReset:	DEV												
Address:	0B034h												
DWord	Bit	Description											
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO									
	Access:	WO											
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
23	<b>Upper UC L3 Lookup</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock												
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
22	<b>Upper Global Go</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	R/W Lock												
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												

## LNCFCMOCS5 - LNCF MOCS Register 5

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC <b>[Default]</b></td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC <b>[Default]</b>	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Access:	R/W Lock																		
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC <b>[Default]</b>	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">3h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care. If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	3h	Access:	R/W Lock	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11					
Default Value:	3h																		
Access:	R/W Lock																		
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE</td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	UPPER_ESC_DISABLE	1h	UPPER_ESC_ENABLE <b>[Default]</b>									
Access:	R/W Lock																		
Value	Name																		
0h	UPPER_ESC_DISABLE																		
1h	UPPER_ESC_ENABLE <b>[Default]</b>																		
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO															
Access:	WO																		
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		



## LNCFCMOCS5 - LNCF MOCS Register 5

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global Go</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS5 - LNCF MOCS Register 5

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	1h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 6

LNCFCMOCS6 - LNCF MOCS Register 6													
Register Space: MMIO: 0/2/0													
Size (in bits): 32													
_Custom_GTIReset: DEV													
Address: 0B038h													
DWord	Bit	Description											
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO									
	Access:	WO											
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
23	<b>Upper UC L3 Lookup</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock												
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
22	<b>Upper Global GO</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	R/W Lock												
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												

## LNCFCMOCS6 - LNCF MOCS Register 6

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT <b>[Default]</b></td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	0h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Bit Offset</th> <th style="width: 85%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11							
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock	<p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 85%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE									
Value	Name																		
0h	UPPER_ESC_DISABLE <b>[Default]</b>																		
1h	UPPER_ESC_ENABLE																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO																
		Format:	MBZ																

## LNCFCMOCS6 - LNCF MOCS Register 6

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS6 - LNCF MOCS Register 6

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	7h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 7

LNCFCMOCS7 - LNCF MOCS Register 7								
Register Space: MMIO: 0/2/0								
Size (in bits): 32								
_Custom_GTIReset: DEV								
Address: 0B03Ch								
DWord	Bit	Description						
0	31	<b>Upper MOCS Index Mask Bit</b>						
		Access: WO						
	In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.							
	30:24	<b>Reserved</b>						
Access: RO								
Format: MBZ								
23	<b>Upper UC L3 Lookup</b>							
	Access: R/W Lock							
	<b>Description</b>							
	Enable Lookup for uncacheable accesses							
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Value	Name						
	0	UPPER_UCL3LKDIS						
1	UPPER_UCL3LKEN <b>[Default]</b>							
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							
22	<b>Upper Global GO</b>							
	Access: R/W Lock							
	<b>Description</b>							
	Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3							
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
	Value	Name						
	0	UPPER_GOL3						
1	UPPER_GOMemory <b>[Default]</b>							
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							

## LNCFCMOCS7 - LNCF MOCS Register 7

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT <b>[Default]</b></td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	0h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11							
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock																
	Enable the skip cache mechanism																		
	Value	Name																	
	0h	UPPER_ESC_DISABLE <b>[Default]</b>																	
	1h	UPPER_ESC_ENABLE																	
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO																
		Format:	MBZ																



## LNCFCMOCS7 - LNCF MOCS Register 7

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC	Uncacheable
2h	LOWER_WT	Writethrough
3h	LOWER_WB	Writeback

## LNCFCMOCS7 - LNCF MOCS Register 7

3:1		<p><b>Lower MOCS Index - Skip Caching Control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">9</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">10</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">11</td> </tr> </tbody> </table>	Default Value:	0h	Access:	R/W Lock	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	0h													
Access:	R/W Lock													
Bit Offset	Corresponding Address Bit													
0	9													
1	10													
2	11													
0		<p><b>Lower MOCS Index - Enable Skip Caching</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>LOWER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">1h</td> <td>LOWER_ESC_ENABLE</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	LOWER_ESC_DISABLE <b>[Default]</b>	1h	LOWER_ESC_ENABLE				
Access:	R/W Lock													
Value	Name													
0h	LOWER_ESC_DISABLE <b>[Default]</b>													
1h	LOWER_ESC_ENABLE													

## LNCF MOCS Register 8

LNCFCMOCS8 - LNCF MOCS Register 8													
Register Space:	MMIO: 0/2/0												
Size (in bits):	32												
_Custom_GTIReset:	DEV												
Address:	0B040h												
DWord	Bit	Description											
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO									
	Access:	WO											
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
23	<b>Upper UC L3 Lookup</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock												
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
22	<b>Upper Global GO</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	R/W Lock												
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												

## LNCFCMOCS8 - LNCF MOCS Register 8

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC <b>[Default]</b></td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC <b>[Default]</b>	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback	
Access:	R/W Lock																			
Value	Name	Description																		
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																		
1h	UPPER_UC <b>[Default]</b>	Uncacheable																		
2h	UPPER_RESERVED	Reserved																		
3h	UPPER_WB	Writeback																		
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</td> </tr> <tr> <td colspan="2">If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	0h	Access:	R/W Lock	Programming Notes		If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	0h																			
Access:	R/W Lock																			
Programming Notes																				
If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.																				
If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.																				
Bit Offset	Corresponding Address Bit																			
0	9																			
1	10																			
2	11																			
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE										
Access:	R/W Lock																			
Value	Name																			
0h	UPPER_ESC_DISABLE <b>[Default]</b>																			
1h	UPPER_ESC_ENABLE																			
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO																
Access:	WO																			
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			

## LNCFCMOCS8 - LNCF MOCS Register 8

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS8 - LNCF MOCS Register 8

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	0h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE <b>[Default]</b>	
	1h	LOWER_ESC_ENABLE	

## LNCF MOCS Register 9

LNCFCMOCS9 - LNCF MOCS Register 9													
Register Space:	MMIO: 0/2/0												
Size (in bits):	32												
_Custom_GTIReset:	DEV												
Address:	0B044h												
DWord	Bit	Description											
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO									
	Access:	WO											
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
23	<b>Upper UC L3 Lookup</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock												
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
22	<b>Upper Global GO</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	R/W Lock												
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												

## LNCFCMOCS9 - LNCF MOCS Register 9

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC <b>[Default]</b></td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC <b>[Default]</b>	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback	
Access:	R/W Lock																			
Value	Name	Description																		
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																		
1h	UPPER_UC <b>[Default]</b>	Uncacheable																		
2h	UPPER_RESERVED	Reserved																		
3h	UPPER_WB	Writeback																		
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">3h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</td> </tr> <tr> <td colspan="2">If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	3h	Access:	R/W Lock	Programming Notes		If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	3h																			
Access:	R/W Lock																			
Programming Notes																				
If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.																				
If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.																				
Bit Offset	Corresponding Address Bit																			
0	9																			
1	10																			
2	11																			
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE</td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	UPPER_ESC_DISABLE	1h	UPPER_ESC_ENABLE <b>[Default]</b>										
Access:	R/W Lock																			
Value	Name																			
0h	UPPER_ESC_DISABLE																			
1h	UPPER_ESC_ENABLE <b>[Default]</b>																			
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO																
Access:	WO																			
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			



## LNCFCMOCS9 - LNCF MOCS Register 9

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS9 - LNCF MOCS Register 9

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	1h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 10

LNCFMOCS10 - LNCF MOCS Register 10								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
_Custom_GTIReset:	DEV							
Address:	0B048h							
DWord	Bit	Description						
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.						
	30:24	<b>Reserved</b> Access: RO Format: MBZ						
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock  <b>Description</b> Enable Lookup for uncacheable accesses  <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Value	Name						
0	UPPER_UCL3LKDIS							
1	UPPER_UCL3LKEN <b>[Default]</b>							
22	<b>Upper Global GO</b> Access: R/W Lock  <b>Description</b> Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3  <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							

## LNCFMOCS10 - LNCF MOCS Register 10

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC <b>[Default]</b></td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC <b>[Default]</b>	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Access:	R/W Lock																		
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC <b>[Default]</b>	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care. If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	0h	Access:	R/W Lock	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11					
Default Value:	0h																		
Access:	R/W Lock																		
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE									
Access:	R/W Lock																		
Value	Name																		
0h	UPPER_ESC_DISABLE <b>[Default]</b>																		
1h	UPPER_ESC_ENABLE																		
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO															
Access:	WO																		
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		

## LNCFMOCS10 - LNCF MOCS Register 10

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS10 - LNCF MOCS Register 10

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	7h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 11

LNCFMOCS11 - LNCF MOCS Register 11								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
_Custom_GTIReset:	DEV							
Address:	0B04Ch							
DWord	Bit	Description						
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.						
	30:24	<b>Reserved</b> Access: RO Format: MBZ						
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock  <b>Description</b> Enable Lookup for uncacheable accesses  <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Value	Name						
0	UPPER_UCL3LKDIS							
1	UPPER_UCL3LKEN <b>[Default]</b>							
22	<b>Upper Global GO</b> Access: R/W Lock  <b>Description</b> Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3  <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							

## LNCFMOCS11 - LNCF MOCS Register 11

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC [Default]</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC [Default]	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Access:	R/W Lock																		
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC [Default]	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">3h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care. If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	3h	Access:	R/W Lock	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11					
Default Value:	3h																		
Access:	R/W Lock																		
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE</td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE [Default]</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	UPPER_ESC_DISABLE	1h	UPPER_ESC_ENABLE [Default]									
Access:	R/W Lock																		
Value	Name																		
0h	UPPER_ESC_DISABLE																		
1h	UPPER_ESC_ENABLE [Default]																		
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO															
Access:	WO																		
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		



## LNCFMOCS11 - LNCF MOCS Register 11

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS11 - LNCF MOCS Register 11

3:1	<b>Lower MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">1h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">9</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">10</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">11</td> </tr> </tbody> </table>	Default Value:	1h	Access:	R/W Lock	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	1h													
Access:	R/W Lock													
Bit Offset	Corresponding Address Bit													
0	9													
1	10													
2	11													
0	<b>Lower MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>LOWER_ESC_DISABLE</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>LOWER_ESC_ENABLE <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	LOWER_ESC_DISABLE	1h	LOWER_ESC_ENABLE <b>[Default]</b>				
Access:	R/W Lock													
Value	Name													
0h	LOWER_ESC_DISABLE													
1h	LOWER_ESC_ENABLE <b>[Default]</b>													

## LNCF MOCS Register 12

LNCFCMOCS12 - LNCF MOCS Register 12												
Register Space: MMIO: 0/2/0												
Size (in bits): 32												
_Custom_GTIReset: DEV												
Address: 0B050h												
DWord	Bit	Description										
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.										
	30:24	<b>Reserved</b> Access: RO Format: MBZ										
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock  <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Description											
Enable Lookup for uncacheable accesses												
Value	Name											
0	UPPER_UCL3LKDIS											
1	UPPER_UCL3LKEN <b>[Default]</b>											
22	<b>Upper Global GO</b> Access: R/W Lock  <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0</td> <td>UPPER_GOL3 <b>[Default]</b></td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory</td> </tr> </tbody> </table>	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3 <b>[Default]</b>	1	UPPER_GOMemory	
Description												
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3												
Value	Name											
0	UPPER_GOL3 <b>[Default]</b>											
1	UPPER_GOMemory											

## LNCFMOCS12 - LNCF MOCS Register 12

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB <b>[Default]</b></td> <td>Writeback</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB <b>[Default]</b>	Writeback	
Access:	R/W Lock																			
Value	Name	Description																		
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																		
1h	UPPER_UC	Uncacheable																		
2h	UPPER_RESERVED	Reserved																		
3h	UPPER_WB <b>[Default]</b>	Writeback																		
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td style="width: 50%;">If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</td> <td style="width: 50%;"></td> </tr> <tr> <td>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</td> <td></td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	0h	Access:	R/W Lock	Programming Notes		If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	0h																			
Access:	R/W Lock																			
Programming Notes																				
If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.																				
If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.																				
Bit Offset	Corresponding Address Bit																			
0	9																			
1	10																			
2	11																			
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE										
Access:	R/W Lock																			
Value	Name																			
0h	UPPER_ESC_DISABLE <b>[Default]</b>																			
1h	UPPER_ESC_ENABLE																			
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO																
Access:	WO																			
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			

## LNCFMOCS12 - LNCF MOCS Register 12

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS12 - LNCF MOCS Register 12

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	7h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 13

LNCFMOCS13 - LNCF MOCS Register 13								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
_Custom_GTIRreset:	DEV							
Address:	0B054h							
DWord	Bit	Description						
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.						
	30:24	<b>Reserved</b> Access: RO Format: MBZ						
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock  <b>Description</b> Enable Lookup for uncacheable accesses  <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Value	Name						
0	UPPER_UCL3LKDIS							
1	UPPER_UCL3LKEN <b>[Default]</b>							
22	<b>Upper Global GO</b> Access: R/W Lock  <b>Description</b> Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3  <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							

## LNCFMOCS13 - LNCF MOCS Register 13

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC <b>[Default]</b></td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC <b>[Default]</b>	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Access:	R/W Lock																		
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC <b>[Default]</b>	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">3h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care. If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	3h	Access:	R/W Lock	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11					
Default Value:	3h																		
Access:	R/W Lock																		
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE</td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	UPPER_ESC_DISABLE	1h	UPPER_ESC_ENABLE <b>[Default]</b>									
Access:	R/W Lock																		
Value	Name																		
0h	UPPER_ESC_DISABLE																		
1h	UPPER_ESC_ENABLE <b>[Default]</b>																		
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO															
Access:	WO																		
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		



## LNCFMOCS13 - LNCF MOCS Register 13

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS13 - LNCF MOCS Register 13

3:1	<b>Lower MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">1h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">9</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">10</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">11</td> </tr> </tbody> </table>	Default Value:	1h	Access:	R/W Lock	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	1h													
Access:	R/W Lock													
Bit Offset	Corresponding Address Bit													
0	9													
1	10													
2	11													
0	<b>Lower MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>LOWER_ESC_DISABLE</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>LOWER_ESC_ENABLE <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	LOWER_ESC_DISABLE	1h	LOWER_ESC_ENABLE <b>[Default]</b>				
Access:	R/W Lock													
Value	Name													
0h	LOWER_ESC_DISABLE													
1h	LOWER_ESC_ENABLE <b>[Default]</b>													

## LNCFCMOCS Register 14

LNCFCMOCS14 - LNCFCMOCS Register 14								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
_Custom_GTIReset:	DEV							
Address:	0B058h							
DWord	Bit	Description						
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.						
	30:24	<b>Reserved</b> Access: RO Format: MBZ						
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock  <b>Description</b> Enable Lookup for uncacheable accesses  <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Value	Name						
0	UPPER_UCL3LKDIS							
1	UPPER_UCL3LKEN <b>[Default]</b>							
22	<b>Upper Global GO</b> Access: R/W Lock  <b>Description</b> Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3  <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							

## LNCFMOCS14 - LNCF MOCS Register 14

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT <b>[Default]</b></td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	Description	0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback	
Access:	R/W Lock																			
Value	Name	Description																		
0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.																		
1h	UPPER_UC	Uncacheable																		
2h	UPPER_RESERVED	Reserved																		
3h	UPPER_WB	Writeback																		
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</td> </tr> <tr> <td colspan="2">If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	0h	Access:	R/W Lock	Programming Notes		If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	0h																			
Access:	R/W Lock																			
Programming Notes																				
If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.																				
If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.																				
Bit Offset	Corresponding Address Bit																			
0	9																			
1	10																			
2	11																			
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE										
Access:	R/W Lock																			
Value	Name																			
0h	UPPER_ESC_DISABLE <b>[Default]</b>																			
1h	UPPER_ESC_ENABLE																			
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO																
Access:	WO																			
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			

## LNCFMOCS14 - LNCF MOCS Register 14

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS14 - LNCF MOCS Register 14

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	7h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 15

LNCFCMOCS15 - LNCF MOCS Register 15								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
_Custom_GTIReset:	DEV							
Address:	0B05Ch							
DWord	Bit	Description						
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.						
	30:24	<b>Reserved</b> Access: RO Format: MBZ						
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock <b>Description</b> Enable Lookup for uncacheable accesses <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Value	Name						
0	UPPER_UCL3LKDIS							
1	UPPER_UCL3LKEN <b>[Default]</b>							
22	<b>Upper Global GO</b> Access: R/W Lock <b>Description</b> Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							

## LNCFMOCS15 - LNCF MOCS Register 15

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT <b>[Default]</b></td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	Description	0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback	
Access:	R/W Lock																			
Value	Name	Description																		
0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.																		
1h	UPPER_UC	Uncacheable																		
2h	UPPER_RESERVED	Reserved																		
3h	UPPER_WB	Writeback																		
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</td> </tr> <tr> <td colspan="2">If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	0h	Access:	R/W Lock	Programming Notes		If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	0h																			
Access:	R/W Lock																			
Programming Notes																				
If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.																				
If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.																				
Bit Offset	Corresponding Address Bit																			
0	9																			
1	10																			
2	11																			
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE										
Access:	R/W Lock																			
Value	Name																			
0h	UPPER_ESC_DISABLE <b>[Default]</b>																			
1h	UPPER_ESC_ENABLE																			
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO																
Access:	WO																			
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			



## LNCFMOCS15 - LNCF MOCS Register 15

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS15 - LNCF MOCS Register 15

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	0h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE <b>[Default]</b>	
	1h	LOWER_ESC_ENABLE	

## LNCF MOCS Register 16

LNCFMOCS16 - LNCF MOCS Register 16								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
_Custom_GTIReset:	DEV							
Address:	0B060h							
DWord	Bit	Description						
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.						
	30:24	<b>Reserved</b> Access: RO Format: MBZ						
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock  <b>Description</b> Enable Lookup for uncacheable accesses  <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Value	Name						
0	UPPER_UCL3LKDIS							
1	UPPER_UCL3LKEN <b>[Default]</b>							
22	<b>Upper Global GO</b> Access: R/W Lock  <b>Description</b> Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3  <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							

## LNCFMOCS16 - LNCF MOCS Register 16

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>		
	Access:	R/W Lock	
	Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
	1h	UPPER_UC <b>[Default]</b>	Uncacheable
	2h	UPPER_RESERVED	Reserved
	3h	UPPER_WB	Writeback
19:17	<b>Upper MOCS Index - Skip Caching Control</b>		
	Default Value:	0h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care. If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
16	<b>Upper MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	UPPER_ESC_DISABLE <b>[Default]</b>	
	1h	UPPER_ESC_ENABLE	
15	<b>Lower MOCS Index Mask Bit</b>		
	Access:	WO	
	In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.		
14:8	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

## LNCFMOCS16 - LNCF MOCS Register 16

7	<b>Lower UC L3 Lookup</b>	Access:	R/W Lock
<b>Description</b>			
Enable Lookup for uncacheable accesses			
<b>Value</b>		<b>Name</b>	
0		LOWER_UCL3LKDIS	
1		LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	Access:	R/W Lock
<b>Description</b>			
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3			
<b>Value</b>		<b>Name</b>	
0		LOWER_GOL3	
1		LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls			
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0h	LOWER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.	
1h	LOWER_UC	Uncacheable	
2h	LOWER_RESERVED	Reserved	
3h	LOWER_WB	Writeback	

## LNCFCMOCS16 - LNCF MOCS Register 16

3:1		<p><b>Lower MOCS Index - Skip Caching Control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">9</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">10</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">11</td> </tr> </tbody> </table>	Default Value:	0h	Access:	R/W Lock	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	0h													
Access:	R/W Lock													
Bit Offset	Corresponding Address Bit													
0	9													
1	10													
2	11													
0		<p><b>Lower MOCS Index - Enable Skip Caching</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>LOWER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">1h</td> <td>LOWER_ESC_ENABLE</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	LOWER_ESC_DISABLE <b>[Default]</b>	1h	LOWER_ESC_ENABLE				
Access:	R/W Lock													
Value	Name													
0h	LOWER_ESC_DISABLE <b>[Default]</b>													
1h	LOWER_ESC_ENABLE													

## LNCF MOCS Register 17

LNCFMOCS17 - LNCF MOCS Register 17													
Register Space:	MMIO: 0/2/0												
Size (in bits):	32												
_Custom_GTIReset:	DEV												
Address:	0B064h												
DWord	Bit	Description											
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO									
	Access:	WO											
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
23	<b>Upper UC L3 Lookup</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock												
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
22	<b>Upper Global GO</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	R/W Lock												
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												

## LNCFMOCS17 - LNCF MOCS Register 17

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC <b>[Default]</b></td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC <b>[Default]</b>	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC <b>[Default]</b>	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	3h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11							
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock	<p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE</td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0h	UPPER_ESC_DISABLE	1h	UPPER_ESC_ENABLE <b>[Default]</b>									
Value	Name																		
0h	UPPER_ESC_DISABLE																		
1h	UPPER_ESC_ENABLE <b>[Default]</b>																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO																
		Format:	MBZ																



## LNCFMOCS17 - LNCF MOCS Register 17

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS17 - LNCF MOCS Register 17

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	1h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 18

LNCFMOCS18 - LNCF MOCS Register 18													
Register Space:	MMIO: 0/2/0												
Size (in bits):	32												
_Custom_GTIReset:	DEV												
Address:	0B068h												
DWord	Bit	Description											
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO									
	Access:	WO											
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
23	<b>Upper UC L3 Lookup</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock												
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
22	<b>Upper Global GO</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	R/W Lock												
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												

## LNCFMOCS18 - LNCF MOCS Register 18

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC <b>[Default]</b></td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC <b>[Default]</b>	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Access:	R/W Lock																		
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC <b>[Default]</b>	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care. If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	0h	Access:	R/W Lock	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11					
Default Value:	0h																		
Access:	R/W Lock																		
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE									
Access:	R/W Lock																		
Value	Name																		
0h	UPPER_ESC_DISABLE <b>[Default]</b>																		
1h	UPPER_ESC_ENABLE																		
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO															
Access:	WO																		
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		

## LNCFMOCS18 - LNCF MOCS Register 18

7	<b>Lower UC L3 Lookup</b>	Access:	R/W Lock
<b>Description</b>			
Enable Lookup for uncacheable accesses			
<b>Value</b>		<b>Name</b>	
0		LOWER_UCL3LKDIS	
1		LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	Access:	R/W Lock
<b>Description</b>			
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3			
<b>Value</b>		<b>Name</b>	
0		LOWER_GOL3	
1		LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls			
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	
1h	LOWER_UC <b>[Default]</b>	Uncacheable	
2h	LOWER_RESERVED	Reserved	
3h	LOWER_WB	Writeback	

## LNCFMOCS18 - LNCF MOCS Register 18

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	7h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 19

LNCFCMOCS19 - LNCF MOCS Register 19													
Register Space:	MMIO: 0/2/0												
Size (in bits):	32												
_Custom_GTIReset:	DEV												
Address:	0B06Ch												
DWord	Bit	Description											
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO									
	Access:	WO											
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
23	<b>Upper UC L3 Lookup</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock												
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
22	<b>Upper Global GO</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	R/W Lock												
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												

## LNCFMOCS19 - LNCF MOCS Register 19

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC [Default]</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC [Default]	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC [Default]	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	3h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11							
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock	<p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE</td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE [Default]</td> </tr> </tbody> </table>	Value	Name	0h	UPPER_ESC_DISABLE	1h	UPPER_ESC_ENABLE [Default]									
Value	Name																		
0h	UPPER_ESC_DISABLE																		
1h	UPPER_ESC_ENABLE [Default]																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO																
		Format:	MBZ																



## LNCFMOCS19 - LNCF MOCS Register 19

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS19 - LNCF MOCS Register 19

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	1h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 20

LNCFMOCS20 - LNCF MOCS Register 20								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
_Custom_GTIRreset:	DEV							
Address:	0B070h							
DWord	Bit	Description						
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.						
	30:24	<b>Reserved</b> Access: RO Format: MBZ						
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock <b>Description</b> Enable Lookup for uncacheable accesses <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Value	Name						
0	UPPER_UCL3LKDIS							
1	UPPER_UCL3LKEN <b>[Default]</b>							
22	<b>Upper Global GO</b> Access: R/W Lock <b>Description</b> Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3 <b>[Default]</b></td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory</td> </tr> </tbody> </table>	Value	Name	0	UPPER_GOL3 <b>[Default]</b>	1	UPPER_GOMemory	
Value	Name							
0	UPPER_GOL3 <b>[Default]</b>							
1	UPPER_GOMemory							

## LNCFMOCS20 - LNCF MOCS Register 20

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB <b>[Default]</b></td> <td>Writeback</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB <b>[Default]</b>	Writeback	
Access:	R/W Lock																			
Value	Name	Description																		
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																		
1h	UPPER_UC	Uncacheable																		
2h	UPPER_RESERVED	Reserved																		
3h	UPPER_WB <b>[Default]</b>	Writeback																		
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td style="width: 50%;">If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</td> <td style="width: 50%;"></td> </tr> <tr> <td>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</td> <td></td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	0h	Access:	R/W Lock	Programming Notes		If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	0h																			
Access:	R/W Lock																			
Programming Notes																				
If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.																				
If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.																				
Bit Offset	Corresponding Address Bit																			
0	9																			
1	10																			
2	11																			
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE										
Access:	R/W Lock																			
Value	Name																			
0h	UPPER_ESC_DISABLE <b>[Default]</b>																			
1h	UPPER_ESC_ENABLE																			
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO																
Access:	WO																			
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			

## LNCFMOCS20 - LNCF MOCS Register 20

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS20 - LNCF MOCS Register 20

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	7h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 21

LNCFCMOCS21 - LNCF MOCS Register 21													
Register Space:	MMIO: 0/2/0												
Size (in bits):	32												
_Custom_GTIReset:	DEV												
Address:	0B074h												
DWord	Bit	Description											
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO									
	Access:	WO											
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
23	<b>Upper UC L3 Lookup</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock												
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
22	<b>Upper Global GO</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	R/W Lock												
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												

## LNCFMOCS21 - LNCF MOCS Register 21

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC [Default]</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC [Default]	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC [Default]	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	3h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11							
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock	<p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE</td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE [Default]</td> </tr> </tbody> </table>	Value	Name	0h	UPPER_ESC_DISABLE	1h	UPPER_ESC_ENABLE [Default]									
Value	Name																		
0h	UPPER_ESC_DISABLE																		
1h	UPPER_ESC_ENABLE [Default]																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO																
		Format:	MBZ																



## LNCFMOCS21 - LNCF MOCS Register 21

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS21 - LNCF MOCS Register 21

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		1h								
	Default Value:		1h								
	Access:		R/W Lock								
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.										
	<b>Programming Notes</b>										
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.										
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.										
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">9</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">10</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">11</td> </tr> </tbody> </table>			Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Bit Offset	Corresponding Address Bit										
0	9										
1	10										
2	11										
0	<b>Lower MOCS Index - Enable Skip Caching</b>										
	Access:		R/W Lock								
	Enable the skip cache mechanism										
	<b>Value</b>	<b>Name</b>									
	0h	LOWER_ESC_DISABLE									
	1h	LOWER_ESC_ENABLE <b>[Default]</b>									

## LNCF MOCS Register 22

LNCFMOCS22 - LNCF MOCS Register 22												
Register Space:	MMIO: 0/2/0											
Size (in bits):	32											
_Custom_GTIReset:	DEV											
Address:	0B078h											
DWord	Bit	Description										
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.										
	30:24	<b>Reserved</b> Access: RO Format: MBZ										
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock  <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Description											
Enable Lookup for uncacheable accesses												
Value	Name											
0	UPPER_UCL3LKDIS											
1	UPPER_UCL3LKEN <b>[Default]</b>											
22	<b>Upper Global GO</b> Access: R/W Lock  <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Description												
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3												
Value	Name											
0	UPPER_GOL3											
1	UPPER_GOMemory <b>[Default]</b>											

## LNCFMOCS22 - LNCF MOCS Register 22

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT <b>[Default]</b></td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	0h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Bit Offset</th> <th style="width: 85%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11							
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock	<p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 85%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE									
Value	Name																		
0h	UPPER_ESC_DISABLE <b>[Default]</b>																		
1h	UPPER_ESC_ENABLE																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO																
		Format:	MBZ																

## LNCFMOCS22 - LNCF MOCS Register 22

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS22 - LNCF MOCS Register 22

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	7h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 23

LNCFMOCS23 - LNCF MOCS Register 23								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
_Custom_GTIReset:	DEV							
Address:	0B07Ch							
DWord	Bit	Description						
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.						
	30:24	<b>Reserved</b> Access: RO Format: MBZ						
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock <b>Description</b> Enable Lookup for uncacheable accesses <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Value	Name						
0	UPPER_UCL3LKDIS							
1	UPPER_UCL3LKEN <b>[Default]</b>							
22	<b>Upper Global GO</b> Access: R/W Lock <b>Description</b> Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							

## LNCFMOCS23 - LNCF MOCS Register 23

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT <b>[Default]</b></td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	Description	0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback	
Access:	R/W Lock																			
Value	Name	Description																		
0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.																		
1h	UPPER_UC	Uncacheable																		
2h	UPPER_RESERVED	Reserved																		
3h	UPPER_WB	Writeback																		
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</td> </tr> <tr> <td colspan="2">If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	0h	Access:	R/W Lock	Programming Notes		If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	0h																			
Access:	R/W Lock																			
Programming Notes																				
If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.																				
If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.																				
Bit Offset	Corresponding Address Bit																			
0	9																			
1	10																			
2	11																			
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE										
Access:	R/W Lock																			
Value	Name																			
0h	UPPER_ESC_DISABLE <b>[Default]</b>																			
1h	UPPER_ESC_ENABLE																			
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO																
Access:	WO																			
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			



## LNCFMOCS23 - LNCF MOCS Register 23

7	<b>Lower UC L3 Lookup</b>	Access:	R/W Lock
<b>Description</b>			
Enable Lookup for uncacheable accesses			
<b>Value</b>		<b>Name</b>	
0		LOWER_UCL3LKDIS	
1		LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	Access:	R/W Lock
<b>Description</b>			
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3			
<b>Value</b>		<b>Name</b>	
0		LOWER_GOL3 <b>[Default]</b>	
1		LOWER_GOMemory	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls			
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0h	LOWER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.	
1h	LOWER_UC	Uncacheable	
2h	LOWER_RESERVED	Reserved	
3h	LOWER_WB	Writeback	

## LNCFCMOCS23 - LNCF MOCS Register 23

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	0h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE <b>[Default]</b>	
	1h	LOWER_ESC_ENABLE	

## LNCF MOCS Register 24

<b>LNCFCMOCS24 - LNCF MOCS Register 24</b>													
Register Space:	MMIO: 0/2/0												
Size (in bits):	32												
_Custom_GTIReset:	DEV												
Address:	0B080h												
DWord	Bit	Description											
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO									
	Access:	WO											
	30:24	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
23	<b>Upper UC L3 Lookup</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td style="text-align: center;">1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	R/W Lock												
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
22	<b>Upper Global GO</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>UPPER_GOL3</td> </tr> <tr> <td style="text-align: center;">1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	R/W Lock												
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												

## LNCFMOCS24 - LNCF MOCS Register 24

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC <b>[Default]</b></td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC <b>[Default]</b>	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC <b>[Default]</b>	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	0h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11							
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock	<p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE									
Value	Name																		
0h	UPPER_ESC_DISABLE <b>[Default]</b>																		
1h	UPPER_ESC_ENABLE																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO																
		Format:	MBZ																

## LNCFMOCS24 - LNCF MOCS Register 24

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
Value	Name	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
Value	Name	
0	LOWER_GOL3 <b>[Default]</b>	
1	LOWER_GOMemory	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
Value	Name	Description
0h	LOWER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS24 - LNCF MOCS Register 24

3:1	<b>Lower MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">9</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">10</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">11</td> </tr> </tbody> </table>	Default Value:	0h	Access:	R/W Lock	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	0h													
Access:	R/W Lock													
Bit Offset	Corresponding Address Bit													
0	9													
1	10													
2	11													
0	<b>Lower MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>LOWER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">1h</td> <td>LOWER_ESC_ENABLE</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	LOWER_ESC_DISABLE <b>[Default]</b>	1h	LOWER_ESC_ENABLE				
Access:	R/W Lock													
Value	Name													
0h	LOWER_ESC_DISABLE <b>[Default]</b>													
1h	LOWER_ESC_ENABLE													

## LNCF MOCS Register 25

LNCFCMOCS25 - LNCF MOCS Register 25								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
_Custom_GTIReset:	DEV							
Address:	0B084h							
DWord	Bit	Description						
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.						
	30:24	<b>Reserved</b> Access: RO Format: MBZ						
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock  <b>Description</b> Enable Lookup for uncacheable accesses  <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Value	Name						
0	UPPER_UCL3LKDIS							
1	UPPER_UCL3LKEN <b>[Default]</b>							
22	<b>Upper Global GO</b> Access: R/W Lock  <b>Description</b> Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3  <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							

## LNCFMOCS25 - LNCF MOCS Register 25

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC [Default]</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC [Default]	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Access:	R/W Lock																		
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC [Default]	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">3h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care. If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	3h	Access:	R/W Lock	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11					
Default Value:	3h																		
Access:	R/W Lock																		
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 25%;">Value</th> <th style="width: 75%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE</td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE [Default]</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	UPPER_ESC_DISABLE	1h	UPPER_ESC_ENABLE [Default]									
Access:	R/W Lock																		
Value	Name																		
0h	UPPER_ESC_DISABLE																		
1h	UPPER_ESC_ENABLE [Default]																		
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO															
Access:	WO																		
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		



## LNCFMOCS25 - LNCF MOCS Register 25

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
Value	Name	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
Value	Name	
0	LOWER_GOL3 <b>[Default]</b>	
1	LOWER_GOMemory	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
Value	Name	Description
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS25 - LNCF MOCS Register 25

3:1	<b>Lower MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">1h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p>	Default Value:	1h	Access:	R/W Lock				
Default Value:	1h									
Access:	R/W Lock									
	<b>Programming Notes</b>									
		<p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th>Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">9</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">10</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Bit Offset	Corresponding Address Bit									
0	9									
1	10									
2	11									
0	<b>Lower MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>LOWER_ESC_DISABLE</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>LOWER_ESC_ENABLE <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	LOWER_ESC_DISABLE	1h	LOWER_ESC_ENABLE <b>[Default]</b>
Access:	R/W Lock									
Value	Name									
0h	LOWER_ESC_DISABLE									
1h	LOWER_ESC_ENABLE <b>[Default]</b>									

## LNCF MOCS Register 26

LNCFMOCS26 - LNCF MOCS Register 26								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
_Custom_GTIReset:	DEV							
Address:	0B088h							
DWord	Bit	Description						
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.						
	30:24	<b>Reserved</b> Access: RO Format: MBZ						
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock <b>Description</b> Enable Lookup for uncacheable accesses <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Value	Name						
0	UPPER_UCL3LKDIS							
1	UPPER_UCL3LKEN <b>[Default]</b>							
22	<b>Upper Global GO</b> Access: R/W Lock <b>Description</b> Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							

## LNCFMOCS26 - LNCF MOCS Register 26

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>		
	Access:	R/W Lock	
	Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
	1h	UPPER_UC <b>[Default]</b>	Uncacheable
	2h	UPPER_RESERVED	Reserved
	3h	UPPER_WB	Writeback
19:17	<b>Upper MOCS Index - Skip Caching Control</b>		
	Default Value:	0h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
16	<b>Upper MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	UPPER_ESC_DISABLE <b>[Default]</b>	
	1h	UPPER_ESC_ENABLE	
15	<b>Lower MOCS Index Mask Bit</b>		
	Access:	WO	
	In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.		
14:8	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

## LNCFMOCS26 - LNCF MOCS Register 26

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS26 - LNCF MOCS Register 26

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	7h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 27

LNCFCMOCS27 - LNCF MOCS Register 27								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
_Custom_GTIReset:	DEV							
Address:	0B08Ch							
DWord	Bit	Description						
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.						
	30:24	<b>Reserved</b> Access: RO Format: MBZ						
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock <b>Description</b> Enable Lookup for uncacheable accesses <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
	Value	Name						
0	UPPER_UCL3LKDIS							
1	UPPER_UCL3LKEN <b>[Default]</b>							
22	<b>Upper Global GO</b> Access: R/W Lock <b>Description</b> Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3 <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>	
Value	Name							
0	UPPER_GOL3							
1	UPPER_GOMemory <b>[Default]</b>							

## LNCFMOCS27 - LNCF MOCS Register 27

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC [Default]</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC [Default]	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC [Default]	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	3h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11							
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock	<p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE</td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE [Default]</td> </tr> </tbody> </table>	Value	Name	0h	UPPER_ESC_DISABLE	1h	UPPER_ESC_ENABLE [Default]									
Value	Name																		
0h	UPPER_ESC_DISABLE																		
1h	UPPER_ESC_ENABLE [Default]																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO																
		Format:	MBZ																



## LNCFMOCS27 - LNCF MOCS Register 27

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS27 - LNCF MOCS Register 27

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	1h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 28

DWord		Bit	Description										
<b>LNCFMOCS28 - LNCF MOCS Register 28</b>													
Register Space:		MMIO: 0/2/0											
Size (in bits):		32											
_Custom_GTIReset:		DEV											
Address:		0B090h											
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.											
	30:24	<b>Reserved</b> Access: RO Format: MBZ											
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock  <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>		Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
	22	<b>Upper Global GO</b> Access: R/W Lock  <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3 <b>[Default]</b></td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory</td> </tr> </tbody> </table>		Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3 <b>[Default]</b>	1	UPPER_GOMemory
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3 <b>[Default]</b>												
1	UPPER_GOMemory												

## LNCFMOCS28 - LNCF MOCS Register 28

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB <b>[Default]</b></td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB <b>[Default]</b>	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB <b>[Default]</b>	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	0h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11							
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock	<p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 85%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE									
Value	Name																		
0h	UPPER_ESC_DISABLE <b>[Default]</b>																		
1h	UPPER_ESC_ENABLE																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO																
		Format:	MBZ																

## LNCFMOCS28 - LNCF MOCS Register 28

7	<b>Lower UC L3 Lookup</b>	Access:	R/W Lock
<b>Description</b>			
Enable Lookup for uncacheable accesses			
<b>Value</b>		<b>Name</b>	
0		LOWER_UCL3LKDIS	
1		LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	Access:	R/W Lock
<b>Description</b>			
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3			
<b>Value</b>		<b>Name</b>	
0		LOWER_GOL3 <b>[Default]</b>	
1		LOWER_GOMemory	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls			
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	
1h	LOWER_UC <b>[Default]</b>	Uncacheable	
2h	LOWER_RESERVED	Reserved	
3h	LOWER_WB	Writeback	

## LNCFCMOCS28 - LNCF MOCS Register 28

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	7h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 29

DWord		Bit	Description										
<b>LNCFMOCS29 - LNCF MOCS Register 29</b>													
Register Space: MMIO: 0/2/0 Size (in bits): 32 _Custom_GTIReset: DEV Address: 0B094h													
0	31		<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.										
	30:24		<b>Reserved</b> Access: RO Format: MBZ										
	23		<b>Upper UC L3 Lookup</b> Access: R/W Lock  <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
	22		<b>Upper Global GO</b> Access: R/W Lock  <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0</td> <td>UPPER_GOL3 <b>[Default]</b></td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory</td> </tr> </tbody> </table>	Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3 <b>[Default]</b>	1	UPPER_GOMemory
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3 <b>[Default]</b>												
1	UPPER_GOMemory												

## LNCFMOCS29 - LNCF MOCS Register 29

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT</td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC <b>[Default]</b></td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC <b>[Default]</b>	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC <b>[Default]</b>	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	3h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11							
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock	<p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE</td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0h	UPPER_ESC_DISABLE	1h	UPPER_ESC_ENABLE <b>[Default]</b>									
Value	Name																		
0h	UPPER_ESC_DISABLE																		
1h	UPPER_ESC_ENABLE <b>[Default]</b>																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	<p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>															
14:8	<b>Reserved</b>	Access:	RO																
		Format:	MBZ																



## LNCFMOCS29 - LNCF MOCS Register 29

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS29 - LNCF MOCS Register 29

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	1h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCFCMOCS Register 30

DWord		Bit	Description										
<b>LNCFCMOCS30 - LNCFCMOCS Register 30</b>													
Register Space: MMIO: 0/2/0 Size (in bits): 32 _Custom_GTIReset: DEV													
Address: 0B098h													
0	31	<b>Upper MOCS Index Mask Bit</b> Access: WO In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.											
	30:24	<b>Reserved</b> Access: RO Format: MBZ											
	23	<b>Upper UC L3 Lookup</b> Access: R/W Lock  <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Enable Lookup for uncacheable accesses</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>		Description		Enable Lookup for uncacheable accesses		Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Description													
Enable Lookup for uncacheable accesses													
Value	Name												
0	UPPER_UCL3LKDIS												
1	UPPER_UCL3LKEN <b>[Default]</b>												
	22	<b>Upper Global GO</b> Access: R/W Lock  <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>		Description		Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Description													
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3													
Value	Name												
0	UPPER_GOL3												
1	UPPER_GOMemory <b>[Default]</b>												

## LNCFMOCS30 - LNCF MOCS Register 30

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	Access:	R/W Lock	<p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.</p> <p>For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT <b>[Default]</b></td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback
Value	Name	Description																	
0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.																	
1h	UPPER_UC	Uncacheable																	
2h	UPPER_RESERVED	Reserved																	
3h	UPPER_WB	Writeback																	
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	Default Value:	0h	<p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center; background-color: #e1eef6; margin: 5px 0;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 30%;">Bit Offset</th> <th style="width: 70%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11							
Bit Offset	Corresponding Address Bit																		
0	9																		
1	10																		
2	11																		
		Access:	R/W Lock																
16	<b>Upper MOCS Index - Enable Skip Caching</b>	Access:	R/W Lock																
	Enable the skip cache mechanism																		
15	<b>Lower MOCS Index Mask Bit</b>	Access:	WO	In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.															
14:8	<b>Reserved</b>	Access:	RO																
		Format:	MBZ																

## LNCFMOCS30 - LNCF MOCS Register 30

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC <b>[Default]</b>	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS30 - LNCF MOCS Register 30

3:1	<b>Lower MOCS Index - Skip Caching Control</b>		
	Default Value:	7h	
	Access:	R/W Lock	
	Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.		
	<b>Programming Notes</b>		
	If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		
	If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		
	<b>Bit Offset</b>	<b>Corresponding Address Bit</b>	
	0	9	
	1	10	
	2	11	
0	<b>Lower MOCS Index - Enable Skip Caching</b>		
	Access:	R/W Lock	
	Enable the skip cache mechanism		
	<b>Value</b>	<b>Name</b>	
	0h	LOWER_ESC_DISABLE	
	1h	LOWER_ESC_ENABLE <b>[Default]</b>	

## LNCF MOCS Register 31

LNCFCMOCS31 - LNCF MOCS Register 31									
Register Space:	MMIO: 0/2/0								
Size (in bits):	32								
_Custom_GTIReset:	DEV								
Address:	0B09Ch								
<b>Description</b>									
Programming note: WAReprogramMOCS: Upon render reset the driver needs to reprogram the LNCF MOCS Register.									
DWord	Bit	Description							
0	31	<b>Upper MOCS Index Mask Bit</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>In order to prevent overwriting the upper MOCS index of this register, this bit must be set as part of the write.</p>	Access:	RO					
	Access:	RO							
	30:24	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
	Access:	RO							
Format:	MBZ								
23	<b>Upper UC L3 Lookup</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Enable Lookup for uncacheable accesses</p> <table border="1" style="width: 100%;"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_UCL3LKDIS</td> </tr> <tr> <td>1</td> <td>UPPER_UCL3LKEN <b>[Default]</b></td> </tr> </tbody> </table>	Access:	RO	Value	Name	0	UPPER_UCL3LKDIS	1	UPPER_UCL3LKEN <b>[Default]</b>
Access:	RO								
Value	Name								
0	UPPER_UCL3LKDIS								
1	UPPER_UCL3LKEN <b>[Default]</b>								
22	<b>Upper Global GO</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3</p> <table border="1" style="width: 100%;"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>UPPER_GOL3</td> </tr> <tr> <td>1</td> <td>UPPER_GOMemory <b>[Default]</b></td> </tr> </tbody> </table>	Access:	RO	Value	Name	0	UPPER_GOL3	1	UPPER_GOMemory <b>[Default]</b>
Access:	RO								
Value	Name								
0	UPPER_GOL3								
1	UPPER_GOMemory <b>[Default]</b>								

## LNCFMOCS31 - LNCF MOCS Register 31

21:20	<b>Upper MOCS Index - L3 Cacheability Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> </table> <p>Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_DIRECT <b>[Default]</b></td> <td>Use binding table index for direct EU accesses - for the rest it is reserved.</td> </tr> <tr> <td>1h</td> <td>UPPER_UC</td> <td>Uncacheable</td> </tr> <tr> <td>2h</td> <td>UPPER_RESERVED</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>UPPER_WB</td> <td>Writeback</td> </tr> </tbody> </table>	Access:	RO	Value	Name	Description	0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.	1h	UPPER_UC	Uncacheable	2h	UPPER_RESERVED	Reserved	3h	UPPER_WB	Writeback	
Access:	RO																			
Value	Name	Description																		
0h	UPPER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.																		
1h	UPPER_UC	Uncacheable																		
2h	UPPER_RESERVED	Reserved																		
3h	UPPER_WB	Writeback																		
19:17	<b>Upper MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">0h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</td> </tr> <tr> <td colspan="2">If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Bit Offset</th> <th style="width: 80%;">Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>9</td> </tr> <tr> <td>1</td> <td>10</td> </tr> <tr> <td>2</td> <td>11</td> </tr> </tbody> </table>	Default Value:	0h	Access:	RO	Programming Notes		If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.		If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.		Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	0h																			
Access:	RO																			
Programming Notes																				
If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.																				
If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.																				
Bit Offset	Corresponding Address Bit																			
0	9																			
1	10																			
2	11																			
16	<b>Upper MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>UPPER_ESC_ENABLE</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0h	UPPER_ESC_DISABLE <b>[Default]</b>	1h	UPPER_ESC_ENABLE										
Access:	RO																			
Value	Name																			
0h	UPPER_ESC_DISABLE <b>[Default]</b>																			
1h	UPPER_ESC_ENABLE																			
15	<b>Lower MOCS Index Mask Bit</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">WO</td> </tr> </table> <p>In order to prevent overwriting the lower MOCS index of this register, this bit must be set as part of the write.</p>	Access:	WO																
Access:	WO																			
14:8	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			



## LNCFMOCS31 - LNCF MOCS Register 31

7	<b>Lower UC L3 Lookup</b>	
Access:		R/W Lock
<b>Description</b>		
Enable Lookup for uncacheable accesses		
<b>Value</b>	<b>Name</b>	
0	LOWER_UCL3LKDIS	
1	LOWER_UCL3LKEN <b>[Default]</b>	
6	<b>Lower Global GO</b>	
Access:		R/W Lock
<b>Description</b>		
Push the Go point to memory for L3 destined transaction. SW needs to program cacheability to UC for Global GO, otherwise GO point will be moved to L3		
<b>Value</b>	<b>Name</b>	
0	LOWER_GOL3	
1	LOWER_GOMemory <b>[Default]</b>	
5:4	<b>Lower MOCS Index - L3 Cacheability Control</b>	
Access:		R/W Lock
Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index. For all other L3 requesters, this field is the primary source of L3 cache controls		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	LOWER_DIRECT <b>[Default]</b>	Use binding table index for direct EU accesses - for the rest it is reserved.
1h	LOWER_UC	Uncacheable
2h	LOWER_RESERVED	Reserved
3h	LOWER_WB	Writeback

## LNCFCMOCS31 - LNCF MOCS Register 31

3:1	<b>Lower MOCS Index - Skip Caching Control</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">0h</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>If a given bit is programmed to 0, then the corresponding address bit value is treated as a don't care.</p> <p>If a given bit is programmed to 1, then the corresponding address bit must be 0 to cache in the target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Bit Offset</th> <th>Corresponding Address Bit</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">9</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">10</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">11</td> </tr> </tbody> </table>	Default Value:	0h	Access:	R/W Lock	Bit Offset	Corresponding Address Bit	0	9	1	10	2	11
Default Value:	0h													
Access:	R/W Lock													
Bit Offset	Corresponding Address Bit													
0	9													
1	10													
2	11													
0	<b>Lower MOCS Index - Enable Skip Caching</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Enable the skip cache mechanism</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>LOWER_ESC_DISABLE <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">1h</td> <td>LOWER_ESC_ENABLE</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	0h	LOWER_ESC_DISABLE <b>[Default]</b>	1h	LOWER_ESC_ENABLE				
Access:	R/W Lock													
Value	Name													
0h	LOWER_ESC_DISABLE <b>[Default]</b>													
1h	LOWER_ESC_ENABLE													

## LNE Arbiter configuration register

LNE_ARB_CFG - LNE Arbiter configuration register			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	0B0E0h		
DWord	Bit	Description	
0	31:29	<b>Weight of Local Bank read return</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		1h	
		2h	[Default]
		3h	
	28:26	<b>Weight of Gglobal URB read return</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		1h	
		2h	
		3h	
	25:23	<b>Weight of render target read return</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
1h		[Default]	
2h			
3h			
4h			

## LNE\_ARB\_CFG - LNE Arbiter configuration register

	22:20	<b>Weight of local bank read return in 1 and 2 memory slice</b>	
	Access:		R/W
	<b>Value</b>		<b>Name</b>
	1h		[Default]
	2h		
	3h		
	4h		
	19:17	<b>Weight of cross slice read return in 1 and 2 memory slice</b>	
	Access:		R/W
	<b>Value</b>		<b>Name</b>
	1h		[Default]
	2h		
	3h		
	4h		
	16:14	<b>Weight of local bank read return in 4 memory slice</b>	
	Access:		R/W
	<b>Value</b>		<b>Name</b>
1h		[Default]	
2h			
3h			
4h			
13:11	<b>Weight of cross slice read return in 4 memory slice</b>		
Access:		R/W	
<b>Value</b>		<b>Name</b>	
1h			
2h			
3h		[Default]	
4h			
10:0	<b>LNE spare config bits</b>		
Access:		R/W	

## LNI destination request Arbiter configuration register

<b>LNI_DCR_SCR_ARB_CFG - LNI destination request Arbiter configuration register</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
_Custom_GTIRreset:	DEV			
Address:	0B0ECh			
DWord	Bit	Description		
0	31:26	<b>Reserved</b>		
		Access: RO		
		Format: MBZ		
	25:21	25:21	<b>Weight of NDX clients in LSN B2B DCR arbiter</b>	
			Access: R/W	
			<b>Value</b>	<b>Name</b>
			1h	[Default]
			2h	
			3h	
			4h	
	20:16	20:16	<b>Weight of LNGP/SARB in LSN B2B DCR arbiter</b>	
			Access: R/W	
			<b>Value</b>	<b>Name</b>
1h			[Default]	
2h				
3h				
4h				
6h				
8h				
0ch				
0fh				
15:13	15:13	<b>Reserved</b>		
		Access: RO		
		Format: MBZ		

## LNI\_DCR\_SCR\_ARB\_CFG - LNI destination request Arbiter configuration register

	12:10	<b>Weight of all clients in CBE, URB B2B arbiter</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		1h	[Default]
		2h	
	9:5	<b>Weight of NDX clients in bank B2B DCR arbiter</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		1h	[Default]
		2h	
	4:0	<b>Weight of LNGP/SARB in bank B2B DCR arbiter</b>	
		Access:	R/W
<b>Value</b>		<b>Name</b>	
1h		[Default]	
2h			
3h			
4h			
6h			
8h			
0ch			
0fh			

## LNI LNGP request source conflict resolution Arbiter configuration register

LNI_LNGP_SCR_ARB_CFG - LNI LNGP request source conflict resolution Arbiter configuration register				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
_Custom_GTIRreset:	DEV			
Address:	0B0E8h			
DWord	Bit	Description		
0	31:16	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	15:12		<b>Weight of Local read request in 1 and 2 memory slice config in source conflict resolution arbiter</b>	
			Access:	R/W
			<b>Value</b>	<b>Name</b>
			1h	[Default]
			2h	
			3h	
			4h	
			6h	
			9h	
			11:8	
	Access:	R/W		
	<b>Value</b>	<b>Name</b>		
1h	[Default]			
2h				
3h				
4h				
6h				

## LNI\_LNGP\_SCR\_ARB\_CFG - LNI LNGP request source conflict resolution Arbiter configuration register

	7:4	<b>Weight of Local read request in 4 memory slice config in source conflict resolution arbiter</b>														
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table>		Access:	R/W												
Access:	R/W															
		<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td><b>[Default]</b></td> </tr> <tr> <td>2h</td> <td></td> </tr> <tr> <td>3h</td> <td></td> </tr> <tr> <td>4h</td> <td></td> </tr> </tbody> </table>	Value	Name	1h	<b>[Default]</b>	2h		3h		4h					
Value	Name															
1h	<b>[Default]</b>															
2h																
3h																
4h																
	3:0	<b>Weight of cross slice request in 4 memory slice config in source conflict resolution arbiter</b>														
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table>		Access:	R/W												
Access:	R/W															
		<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td><b>[Default]</b></td> </tr> <tr> <td>2h</td> <td></td> </tr> <tr> <td>3h</td> <td></td> </tr> <tr> <td>04h</td> <td></td> </tr> <tr> <td>06h</td> <td></td> </tr> <tr> <td>08h</td> <td></td> </tr> </tbody> </table>	Value	Name	1h	<b>[Default]</b>	2h		3h		04h		06h		08h	
Value	Name															
1h	<b>[Default]</b>															
2h																
3h																
04h																
06h																
08h																



## LNI NDX request source conflict resolution Arbiter configuration register

LNI_NDX_SCR_ARB_CFG - LNI NDX request source conflict resolution Arbiter configuration register																
Register Space:	MMIO: 0/2/0															
Access:	R/W															
Size (in bits):	32															
_Custom_GTIReset:	DEV															
Address:	0B0E4h															
DWord	Bit	Description														
0	31:27	<b>Weight of Local read request in 1 and 2 memory slice config in source conflict resolution arbiter</b>														
		Access: <span style="float: right;">R/W</span>														
		<table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1h</td><td>[Default]</td></tr><tr><td>2h</td><td></td></tr><tr><td>3h</td><td></td></tr><tr><td>4h</td><td></td></tr><tr><td>6h</td><td></td></tr><tr><td>9h</td><td></td></tr></tbody></table>	Value	Name	1h	[Default]	2h		3h		4h		6h		9h	
		Value	Name													
		1h	[Default]													
		2h														
		3h														
	4h															
	6h															
	9h															
	26:22	<b>Weight of cross slice request in 1 and 2 memory slice config in source conflict resolution arbiter</b>														
		Access: <span style="float: right;">R/W</span>														
		<table border="1" style="width: 100%;"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1h</td><td>[Default]</td></tr><tr><td>2h</td><td></td></tr><tr><td>3h</td><td></td></tr><tr><td>4h</td><td></td></tr><tr><td>6h</td><td></td></tr></tbody></table>	Value	Name	1h	[Default]	2h		3h		4h		6h			
		Value	Name													
1h		[Default]														
2h																
3h																
4h																
6h																

## LNI\_NDX\_SCR\_ARB\_CFG - LNI NDX request source conflict resolution Arbiter configuration register

	21:17	<b>Weight of Local read request in 4 memory slice config in source conflict resolution arbiter</b>
	Access: <span style="float: right;">R/W</span>	
	<b>Value</b>	<b>Name</b>
	1h	[Default]
	2h	
	3h	
	4h	
	16:12	<b>Weight of cross slice request in 4 memory slice config in source conflict resolution arbiter</b>
	Access: <span style="float: right;">R/W</span>	
	<b>Value</b>	<b>Name</b>
	1h	[Default]
	2h	
	3h	
	04h	
	06h	
	08h	
	11:9	<b>Weight of Local completion in 1 and 2 memory slice config in source conflict resolution arbiter</b>
	Default Value:	1h
	Access:	R/W
	8:6	<b>Weight of cross slice completion in 1 and 2 memory slice config in source conflict resolution arbiter</b>
	Default Value:	2h
	Access:	R/W
	5:3	<b>Weight of Local completion in 4 memory slice config in source conflict resolution arbiter</b>
	Default Value:	1h
	Access:	R/W
	2:0	<b>Weight of cross completion in 4 memory slice config in source conflict resolution arbiter</b>
	Default Value:	6h
	Access:	R/W

## LNI Second Arbiter configuration register in 1 and 2 MEM slice CFG

LNI_SND_ARB_CFG_NON_4MEMSL - LNI Second Arbiter configuration register in 1 and 2 MEM slice CFG			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	0B0B8h		
DWord	Bit	Description	
0	31:28	<b>Weight of Local CBE request in 1 and 2 memory slice config in CBE vs local arbiter</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		1h	[Default]
		2h	
	3h		
	4h		
	27:24	<b>Weight of Local bank fifo request in 1 and 2 memory slice config in CBE vs local arbiter</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		1h	
		2h	
	3h	[Default]	
	4h		
	23:20	<b>Weight of Local LBK and CBE request in 1 and 2 memory slice config in cross vs local arbiter</b>	
Access:		R/W	
<b>Value</b>		<b>Name</b>	
1h		[Default]	
2h			
3h			
4h			

## LNI\_SND\_ARB\_CFG\_NON\_4MEMSL - LNI Second Arbiter configuration register in 1 and 2 MEM slice CFG

19:15	<b>Weight of Cross slice request in 1 and 2 memory slice config in cross vs local arbiter</b>	
	Access:	R/W
	<b>Value</b>	<b>Name</b>
	1h	[Default]
	2h	
	3h	
	4h	
14:12	<b>Weight of Local bank request in 1 and 2 memory slice config in LSN cross slice LNI arbiter</b>	
	Access:	R/W
	<b>Value</b>	<b>Name</b>
	3h	[Default]
11:9	<b>Weight of Cross slice CBE request in 1 and 2 memory slice config in LSN cross slice LNI arbiter</b>	
	Default Value:	1h
	Access:	R/W
8:5	<b>Weight of Local GURB request in 1 and 2 memory slice config in cross vs local URB arbiter</b>	
	Default Value:	1h
	Access:	R/W
4	<b>Disable Global URB stall fix</b>	
	Access:	R/W
	<b>Value</b>	<b>Name</b>
	0h	[Default]
3:0	<b>Weight of Cross slice Global URB request in 4 memory slice config in cross vs local URB arbiter</b>	
	Access:	R/W
	<b>Value</b>	<b>Name</b>
	6h	[Default]

## LNI Second Arbiter configuration register in 4 MEM slice CFG

LNI_SND_ARB_CFG_4MSL - LNI Second Arbiter configuration register in 4 MEM slice CFG			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	0B0BCh		
DWord	Bit	Description	
0	31:28	<b>Weight of Local CBE request in 4 memory slice config in CBE vs local arbiter</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		1h	[Default]
		2h	
		3h	
	4h		
	27:24	<b>Weight of Local bank fifo request in 4 memory slice config in CBE vs local arbiter</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		1h	
		2h	
		3h	[Default]
	4h		
	23:20	<b>Weight of Local LBK and CBE request in 4 memory slice config in cross vs local arbiter</b>	
Access:		R/W	
<b>Value</b>		<b>Name</b>	
1h		[Default]	
2h			
3h			
4h			

## LNI\_SND\_ARB\_CFG\_4MSL - LNI Second Arbiter configuration register in 4 MEM slice CFG

19:15	<b>Weight of Cross slice request in 4 memory slice config in cross vs local arbiter</b>	
	Access:	R/W
	<b>Value</b>	<b>Name</b>
	6h	
	9h	
	0ch	
14:12	<b>Weight of Local bank request in 4 memory slice config in LSN cross slice LNI arbiter</b>	
	Access:	R/W
	<b>Value</b>	<b>Name</b>
11:9	<b>Weight of Cross slice CBE request in 4 memory slice config in LSN cross slice LNI arbiter</b>	
	Default Value:	1h
	Access:	R/W
8:5	<b>Weight of Local GURB request in 4 memory slice config in cross vs local URB arbiter</b>	
	Default Value:	1h
	Access:	R/W
4	<b>Disable Global URB stall fix</b>	
	Access:	R/W
	<b>Value</b>	<b>Name</b>
3:0	<b>Weight of Cross slice Global URB request in 4 memory slice config in cross vs local URB arbiter</b>	
	Access:	R/W
	<b>Value</b>	<b>Name</b>
3:0	6h	[Default]

## Load Indirect Base Vertex

3DPRIM_BASE_VERTEX - Load Indirect Base Vertex						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
_Custom_GTIReset:	DEV					
Address:	02440h-02443h					
Name:	Load Indirect Base Vertex					
ShortName:	3DPRIM_BASE_VERTEX_RCSUNIT_BE_GEOMETRY					
Address:	18440h-18443h					
Name:	Load Indirect Base Vertex					
ShortName:	3DPRIM_BASE_VERTEX_POCSUNIT_BE_GEOMETRY					
DWord	Bit	Description				
0	31:0	<p><b>Base Vertex</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>S31</td> </tr> </table> <p>This register is used to store the Base Vertex of the 3D_PRIMITIVE command when Load Indirect Enable is set.</p>	Access:	R/W	Format:	S31
Access:	R/W					
Format:	S31					



## Load Indirect Extended Parameter 0

3DPRIM_XP0 - Load Indirect Extended Parameter 0		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	02690h-02693h	
Name:	Load Indirect Extended Parameter 0	
ShortName:	3DPRIM_XP0_RCSUNIT_BE_GEOMETRY	
Address:	18690h-18693h	
Name:	Load Indirect Extended Parameter 0	
ShortName:	3DPRIM_XP0_POCSUNIT_BE_GEOMETRY	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>Extended Parameter 0</b>
		Access: R/W
		Format: U32
		<b>Description</b>
		This register is used to store the Extended Parameter 0 of the 3D_PRIMITIVE command when Load Indirect Enable is set.
		This register is used to store the Extended Parameter 0 of the 3D_PRIMITIVE or 3DMESH_1D or 3DMESH_3D commands when Load Indirect Enable is set.



## Load Indirect Extended Parameter 1

3DPRIM_XP1 - Load Indirect Extended Parameter 1									
Register Space:	MMIO: 0/2/0								
Access:	R/W								
Size (in bits):	32								
_Custom_GTIReset:	DEV								
Address:	02694h-02697h								
Name:	Load Indirect Extended Parameter 1								
ShortName:	3DPRIM_XP1_RCSUNIT_BE_GEOMETRY								
Address:	18694h-18697h								
Name:	Load Indirect Extended Parameter 1								
ShortName:	3DPRIM_XP1_POCSUNIT_BE_GEOMETRY								
DWord	Bit	Description							
0	31:0	<b>Extended Parameter 1</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <table border="1"> <thead> <tr> <th>Description</th> </tr> </thead> <tbody> <tr> <td>This register is used to store the Extended Parameter 1 of the 3D_PRIMITIVE command when Load Indirect Enable is set.</td> </tr> <tr> <td>This register is used to store the Extended Parameter 1 of the 3D_PRIMITIVE command or the Thread Group Count Y of the 3DMESH_3D command when Load Indirect Enable is set.</td> </tr> </tbody> </table>	Access:	R/W	Format:	U32	Description	This register is used to store the Extended Parameter 1 of the 3D_PRIMITIVE command when Load Indirect Enable is set.	This register is used to store the Extended Parameter 1 of the 3D_PRIMITIVE command or the Thread Group Count Y of the 3DMESH_3D command when Load Indirect Enable is set.
Access:	R/W								
Format:	U32								
Description									
This register is used to store the Extended Parameter 1 of the 3D_PRIMITIVE command when Load Indirect Enable is set.									
This register is used to store the Extended Parameter 1 of the 3D_PRIMITIVE command or the Thread Group Count Y of the 3DMESH_3D command when Load Indirect Enable is set.									



## Load Indirect Extended Parameter 2

<b>3DPRIM_XP2 - Load Indirect Extended Parameter 2</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
_Custom_GTIReset:	DEV					
Address:	02698h-0269Bh					
Name:	Load Indirect Extended Parameter 2					
ShortName:	3DPRIM_XP2_RCSUNIT_BE_GEOMETRY					
Address:	18698h-1869Bh					
Name:	Load Indirect Extended Parameter 2					
ShortName:	3DPRIM_XP2_POCSUNIT_BE_GEOMETRY					
<b>Description</b>						
DWord	Bit	Description				
0	31:0	<p><b>Extended Parameter 2</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>This register is used to store the Extended Parameter 2 of the 3D_PRIMITIVE command when Load Indirect Enable is set.</p> <p>This register is used to store the Extended Parameter 2 of the 3D_PRIMITIVE command or the Thread Group Count Z of the 3DMESH_3D command when Load Indirect Enable is set.</p>	Access:	R/W	Format:	U32
Access:	R/W					
Format:	U32					

## Load Indirect Instance Count

3DPRIM_INSTANCE_COUNT - Load Indirect Instance Count				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
_Custom_GTIReset:	DEV			
Address:	02438h-0243Bh			
Name:	Load Indirect Instance Count			
ShortName:	3DPRIM_INSTANCE_COUNT_RCSUNIT_BE_GEOMETRY			
Address:	18438h-1843Bh			
Name:	Load Indirect Instance Count			
ShortName:	3DPRIM_INSTANCE_COUNT_POCSUNIT_BE_GEOMETRY			
DWord	Bit	Description		
0	31:0	<p><b>Instance Count</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register is used to store the Instance Count of the 3D_PRIMITIVE command when Load Indirect Enable is set.</p>	Access:	R/W
Access:	R/W			



## Load Indirect Starting Thread Group ID

<b>3DMESH_STARTING_TGID - Load Indirect Starting Thread Group ID</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIRreset:	DEV	
Address:	026F4h-026F7h	
DWord	Bit	Description
0	31:0	<b>Starting Thread Group ID</b>
		Access: R/W
		Format: U32
		This register is used to store the Starting Thread Group ID of the 3DMESH command when Indirect Parameter Enable is set.

## Load Indirect Start Instance

3DPRIM_START_INSTANCE - Load Indirect Start Instance						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
_Custom_GTIReset:	DEV					
Address:	0243Ch-0243Fh					
Name:	Load Indirect Start Instance					
ShortName:	3DPRIM_START_INSTANCE_RCSUNIT_BE_GEOMETRY					
Address:	1843Ch-1843Fh					
Name:	Load Indirect Start Instance					
ShortName:	3DPRIM_START_INSTANCE_POCSUNIT_BE_GEOMETRY					
DWord	Bit	Description				
0	31:0	<p><b>Start Vertex</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This register is used to store the Start Instance of the 3D_PRIMITIVE command when Load Indirect Enable is set.</p>	Access:	R/W	Format:	U32
Access:	R/W					
Format:	U32					



## Load Indirect Start Vertex

3DPRIM_START_VERTEX - Load Indirect Start Vertex						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
_Custom_GTIReset:	DEV					
Address:	02430h-02433h					
Name:	Load Indirect Start Vertex					
ShortName:	3DPRIM_START_VERTEX_RCSUNIT_BE_GEOMETRY					
Address:	18430h-18433h					
Name:	Load Indirect Start Vertex					
ShortName:	3DPRIM_START_VERTEX_POCSUNIT_BE_GEOMETRY					
DWord	Bit	Description				
0	31:0	<p><b>Start Vertex</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This register is used to store the Start Vertex of the 3D_PRIMITIVE command when Load Indirect Enable is set.</p>	Access:	R/W	Format:	U32
Access:	R/W					
Format:	U32					

## Load Indirect Thread Group Count

3DMESH_TG_COUNT - Load Indirect Thread Group Count						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
_Custom_GTIReset:	DEV					
Address:	026F0h-026F3h					
DWord	Bit	Description				
0	31:0	<p><b>Thread Group Count</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This register is used to store the Thread Group Count of the 3DMESH command when Indirect Parameter Enable is set.</p>	Access:	R/W	Format:	U32
Access:	R/W					
Format:	U32					



## Load Indirect Vertex Count

3DPRIM_VERTEX_COUNT - Load Indirect Vertex Count						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
_Custom_GTIReset:	DEV					
Address:	02434h-02437h					
Name:	Load Indirect Vertex Count					
ShortName:	3DPRIM_VERTEX_COUNT_RCSUNIT_BE_GEOMETRY					
Address:	18434h-18437h					
Name:	Load Indirect Vertex Count					
ShortName:	3DPRIM_VERTEX_COUNT_POCSUNIT_BE_GEOMETRY					
DWord	Bit	Description				
0	31:0	<p><b>Vertex Count</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This register is used to store the Vertex Count of the 3D_PRIMITIVE command when Load Indirect Enable is set.</p>	Access:	R/W	Format:	U32
Access:	R/W					
Format:	U32					



## Local Memory Bar

<b>LMEMBAR_0_2_0_PCI - Local Memory Bar</b>			
Register Space:	PCI: 0/2/0		
Size (in bits):	64		
Address:	00018h		
The Local Memory Bar is used by S/W to access Gfx Gdie local memory.			
DWord	Bit	Description	
0	63:39	<b>Memory Base Address</b>	
		Default Value:	00000000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
Set by the OS, these bits correspond to address signals [63:39].			
38	512GB Address Mask	Default Value:	0
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This bit is either part of the Memory Base Address (R/W) or part of Address Mask (RO) depending on the value of PF_RESZ_CTRL.PFBARSIZE. RO and force to zero when PF_RESZ_CTRL.PFBARSIZE >= 512GB	
37	256GB Address Mask	Default Value:	0
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This bit is either part of the Memory Base Address (R/W) or part of Address Mask (RO) depending on the value of PF_RESZ_CTRL.PFBARSIZE. RO and force to zero when PF_RESZ_CTRL.PFBARSIZE >= 256GB	
36	128GB Address Mask	Default Value:	0
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This bit is either part of the Memory Base Address (R/W) or part of Address Mask (RO) depending on the value of PF_RESZ_CTRL.PFBARSIZE. RO and force to zero when PF_RESZ_CTRL.PFBARSIZE >= 128GB	

## LMEMBAR\_0\_2\_0\_PCI - Local Memory Bar

35	<b>64GB Address Mask</b>	
	Default Value:	0
	Access:	R/W
	_Custom_GTIReset:	BUS
	<p>This bit is either part of the Memory Base Address (R/W) or part of Address Mask (RO) depending on the value of PF_RESZ_CTRL.PFBARSIZE. RO and force to zero when PF_RESZ_CTRL.PFBARSIZE &gt;= 64GB</p>	
34	<b>32 GB Address Mask</b>	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
<p>This bit is either part of the Memory Base Address (R/W) or part of Address Mask (RO) depending on the value of PF_RESZ_CTRL.PFBARSIZE. RO and force to zero when PF_RESZ_CTRL.PFBARSIZE &gt;= 32GB</p>		
33	<b>16 GB Address Mask</b>	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
<p>This bit is either part of the Memory Base Address (R/W) or part of Address Mask (RO) depending on the value of PF_RESZ_CTRL.PFBARSIZE. RO and force to zero when PF_RESZ_CTRL.PFBARSIZE &gt;= 16GB</p>		
32	<b>8 GB Address Mask</b>	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
<p>This bit is either part of the Memory Base Address (R/W) or part of Address Mask (RO) depending on the value of PF_RESZ_CTRL.PFBARSIZE. RO and force to zero when PF_RESZ_CTRL.PFBARSIZE &gt;= 8GB</p>		
31	<b>4 GB Address Mask</b>	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
<p>This bit is either part of the Memory Base Address (R/W) or part of Address Mask (RO) depending on the value of PF_RESZ_CTRL.PFBARSIZE.RO and force to zero when PF_RESZ_CTRL.PFBARSIZE &gt;= 4 GB</p>		

## LMEMBAR\_0\_2\_0\_PCI - Local Memory Bar

30	<b>2 GB Address Mask</b>	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIRreset:	BUS
	<p>This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of PF_RESZ_CTRL.PFBARSIZE.RO and force to zero when PF_RESZ_CTRL.PFBARSIZE &gt;= 2GB</p>	
29	<b>1 GB Address Mask</b>	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIRreset:	BUS
	<p>This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of PF_RESZ_CTRL.PFBARSIZE.RO and force to zero when PF_RESZ_CTRL.PFBARSIZE &gt;= 1GB</p>	
28	<b>512MB Address Mask</b>	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIRreset:	BUS
	<p>This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of PF_RESZ_CTRL.PFBARSIZE.RO and force to zero when PF_RESZ_CTRL.PFBARSIZE &gt;= 512MB</p>	
27	<b>256 MB Address Mask</b>	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIRreset:	BUS
	<p>This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of PF_RESZ_CTRL.PFBARSIZE.RO and force to zero when PF_RESZ_CTRL.PFBARSIZE &gt;= 256MB</p>	
26:4	<b>Address Mask</b>	
	Default Value:	000000000000000000000000b
	Access:	RO
	_Custom_GTIRreset:	BUS
	<p>Hardwired to 0s to indicate at least 128MB address range.</p>	

<b>LMEMBAR_0_2_0_PCI - Local Memory Bar</b>				
	<b>3</b>	<b>Prefetchable Memory</b>	Default Value:	1b
			Access:	RO
			_Custom_GTIRreset:	BUS
	Hardwired to 1 to enable prefetching.			
	<b>2:1</b>	<b>Memory Type</b>	Default Value:	10b
			Access:	RO
			_Custom_GTIRreset:	BUS
	Hardwired to 2h to indicate 64 bit base address.			
	<b>0</b>	<b>Memory/IO Space</b>	Default Value:	0b
			Access:	RO
		_Custom_GTIRreset:	BUS	
Hardwired to 0 to indicate memory space.				

## Local Memory Configuration

LMEM_CFG - Local Memory Configuration				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
_Custom_GTIReset:	DEV			
Address:	0CF58h			
This register configures Local Memory related functionality in GAM.				
DWord	Bit	Description		
0	31	<b>Local Memory Enable</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>1b Enabled</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enables Local Memory functionality in GAM. If Local Memory is not enabled, then the Local Memory bit in the page tables is ignored, and all PPGTT and GGTT translation addresses are interpreted as Guest Physical Addresses (GPA) that require VTd translation (assuming VTd is enabled). If Local Memory is enabled, then GPA are translated through the Local Memory Translation Table (LMTT) instead of VTd.</p>	Default Value:	1b Enabled
Default Value:	1b Enabled			
Access:	R/W			
	30:0	<b>LMTT Directory Ptr</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Base address offset of the LMTT Directory in Local Memory, in multiples of 64KB. Bits above LM_HAW are no used.</p>	Default Value:	00b
Default Value:	00b			
Access:	R/W			



## Lock register for Bank

L3BANKLOCK - Lock register for Bank												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
_Custom_GTIReset:	DEV											
Address:	0B160h											
This is a basic register template												
DWord	Bit	Description										
0	31	<b>Lockdown L3BANKLOCK for writes</b>										
		<table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 : (default) All bits of L3BANKLOCK (offset 0xB160) register are R/W            1 : All bits of L3BANKLOCK (offset 0xB160) register are RO            Once written to 1, the lock is set for all of 0B160 and cannot be cleared (i.e., writing a 0 will not clear the lock). Lock Control is 0B160h bit 31</p>	Default Value:	0h	Access:	R/W						
	Default Value:	0h										
	Access:	R/W										
	30:17	<b>Reserved</b>										
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO											
Format:	MBZ											
16:15	<b>Reserved</b>											
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO											
Format:	MBZ											
14	14	<b>Lockdown L3SQCREG7 for writes</b>										
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Once Lock Control 0xB160h bit 31 is written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td></td> </tr> <tr> <td>1</td> <td></td> <td>All bits of L3SQCREG7 (offset 0xB188) register are RO</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0	[Default]		1	
	Access:	R/W										
	Value	Name	Description									
0	[Default]											
1		All bits of L3SQCREG7 (offset 0xB188) register are RO										
13	13	<b>Lockdown L3_ECC_TEST_CTL for writes</b>										
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Once Lock Control 0xB160h bit 31 is written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td></td> </tr> <tr> <td>1</td> <td></td> <td>All bits of L3_ECC_TEST_CTL (offset 0xB13C) and URB_ECC_TEST_CTL (offset 0xB148) registers are RO.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0	[Default]		1	
Access:	R/W											
Value	Name	Description										
0	[Default]											
1		All bits of L3_ECC_TEST_CTL (offset 0xB13C) and URB_ECC_TEST_CTL (offset 0xB148) registers are RO.										

## L3BANKLOCK - Lock register for Bank

12	<b>Lockdown L3SQCREG3 for writes</b>		
	Access:	R/W	
	Once Lock Control 0xB160h bit 31 is written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).		
	<b>Value</b>	<b>Name</b> <b>Description</b>	
	0	default <b>[Default]</b>	
	1	All bits of L3SQCREG3 (offset 0xB108) register are RO.	
	11:10	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	9	<b>Lockdown SCRATCH1 for writes</b>	
		Access:	R/W
		Once Lock Control 0xB160h bit 31 is written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).	
<b>Value</b>		<b>Name</b> <b>Description</b>	
0		default <b>[Default]</b>	
1		All bits of SCRATCH1 (offset 0xB11C) register are RO.	
8		<b>Lockdown LTCDREG2 for writes</b>	
		Access:	R/W
		Once Lock Control 0xB160h bit 31 is written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).	
		<b>Value</b>	<b>Name</b> <b>Description</b>
		0	default <b>[Default]</b>
		1	All bits of LTCDREG2 (offset 0xB110) register are RO.
	7	<b>Lockdown L3SQCREG2 for writes</b>	
		Access:	R/W
		Once Lock Control 0xB160h bit 31 is written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).	
		<b>Value</b>	<b>Name</b> <b>Description</b>
		0	default <b>[Default]</b>
		1	All bits of L3SQCREG2 (offset 0xB104) register are RO.
6		<b>Lockdown L3SCRATCH3 for writes</b>	
		Access:	R/W
		Once Lock Control 0xB160h bit 31 is written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).	
		<b>Value</b>	<b>Name</b> <b>Description</b>
		0	default <b>[Default]</b> All bits of L3SCRATCH3 (offset 0xB154) register are R/W
		1	Bits [10:4] of L3SCRATCH3 (offset 0xB154) register are RO.

## L3BANKLOCK - Lock register for Bank

5	<b>Lockdown L3SCRATCH2 for writes</b>	
	Access:	R/W
	Once Lock Control 0xB160h bit 31 is written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	<b>[Default]</b> (default) All bits of L3SCRATCH2;(offset 0xB140) register are R/W
1	All bits of L3SCRATCH2 offset 0xB140) register are RO	
4	<b>Lockdown L3SQREG1 for writes</b>	
	Access:	R/W
	Once Lock Control 0xB160h bit 31 is written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Default <b>[Default]</b> All valid bits of L3SQREG1 (offset 0xB100) register are R/W
1	All valid bits of L3SQREG1 (offset 0xB100) register are R/W (no locking effect)	
3	<b>Lockdown LTCDREG for writes</b>	
	Access:	R/W
	Once Lock Control 0xB160h bit 31 is written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	<b>[Default]</b> (default) All bits of LTCDREG (offset 0xB120) register are R/W
1	All bits of LTCDREG (offset 0xB120) register are RO	
2	<b>Lockdown L3SQREG4 for writes</b>	
	Access:	R/W
	Once Lock Control 0xB160h bit 31 is written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	<b>[Default]</b> (default) All bits of L3SQREG4 (offset 0xB118) register are R/W
1	All bits of L3SQREG4 (offset 0xB118) register are R/W (no locking effect)	
1	<b>Lockdown L3CHMD for writes</b>	
	Access:	R/W
	Once Lock Control 0xB160h bit 31 is written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	<b>[Default]</b> (default) All bits of L3CHMD (offset 0xB114) register are R/W
1	All bits of L3CHMD (offset 0xB114) register are RO	



## L3BANKLOCK - Lock register for Bank

0	<b>Lockdown L3CNTLREG1 for writes</b>	
	Access:	R/W
	Once Lock Control 0xB160h bit 31 is written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	<b>[Default]</b> (default) - All bits of L3CNTLREG1 (offset 0xB10C) register are R/W
	1	All bits of L3CNTLREG1 (offset 0xB10C) register are RO



## Lock register for Node

L3NODELOCK - Lock register for Node		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B0ACh	
This is a basic register template		
DWord	Bit	Description
0	31	<b>Lockdown L3NODELOCK</b>
		Default Value: 0h
	Access: R/W	
	0 : (default) All bits of L3NODELOCK (offset 0xB0AC) register are R/W 1 : All bits of L3NODELOCK (offset 0xB0AC) register are RO Once written to 1, the lock is set for all of 0xB0AC and cannot be cleared (i.e., writing a 0 will not clear the lock). Lock Control is 0B0ACh bit 31	
	30:4	<b>Reserved</b>
Access: RO		
3:2	<b>Reserved</b>	
	Access: RO	
1	1	<b>Lockdown TC/vc sel, LSN arb pri sel</b>
		Default Value: 0h
0	0	Access: RO
		Format: MBZ

## LPFC FUSA Register

LPFC_FUSA - LPFC FUSA Register		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B480h	
Functional Safety Register. LPFC collects updates of single and double bit errors from all LBCF in ECC Checker Mode.		
DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Access: RO
		Format: MBZ
	15	<b>Double bit error indication from Bank 7</b>
	Access: R/W	
	Double Error detection indication from Bank7.	
	14	<b>Single bit error indication from Bank 7</b>
	Access: R/W	
Single Error detection indication from Bank7.		
13	<b>Double bit error indication from Bank 6</b>	
Access: R/W		
Double Error detection indication from Bank6.		
12	<b>Single bit error indication from Bank 6</b>	
Access: R/W		
Single Error detection indication from Bank6.		
11	<b>Double bit error indication from Bank 5</b>	
Access: R/W		
Double Error detection indication from Bank5.		
10	<b>Single bit error indication from Bank 5</b>	
Access: R/W		
Single Error detection indication from Bank5.		

## LPFC\_FUSA - LPFC FUSA Register

	9	<b>Double bit error indication from Bank 4</b>	Access:	R/W
		Double Error detection indication from Bank4.		
	8	<b>Single bit error indication from Bank 4</b>	Access:	R/W
		Single Error detection indication from Bank4.		
	7	<b>Double bit error indication from Bank 3</b>	Access:	R/W
		Double Error detection indication from Bank3.		
	6	<b>Single bit error indication from Bank 3</b>	Access:	R/W
		Single Error detection indication from Bank3.		
	5	<b>Double bit error indication from Bank 2</b>	Access:	R/W
		Double Error detection indication from Bank2.		
4	<b>Single bit error indication from Bank 2</b>	Access:	R/W	
	Single Error detection indication from Bank2.			
3	<b>Double bit error indication from Bank 1</b>	Access:	R/W	
	Double Error detection indication from Bank1.			
2	<b>Single bit error indication from Bank 1</b>	Access:	R/W	
	Single Error detection indication from Bank1.			
1	<b>Double bit error indication from Bank 0</b>	Access:	R/W	
	Double Error detection indication from Bank0.			
0	<b>Single bit error indication from Bank 0</b>	Access:	R/W	
	Single Error detection indication from Bank0.			

## LPFC FUSA Register1

LPFC_FUSA1 - LPFC FUSA Register1				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
_Custom_GTIReset:	DEV			
Address:	0B484h			
Functional Safety Register. LPFC collects updates of single and double bit errors from all LBCF in ECC Checker Mode.				
DWord	Bit	Description		
0	31:16	<b>Mask</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	15	<b>Double bit error indication from Bank 15</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Double Error detection indication from Bank15.	Access:	R/W
	Access:	R/W		
	14	<b>Single bit error indication from Bank 15</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Single Error detection indication from Bank15.	Access:	R/W
	Access:	R/W		
	13	<b>Double bit error indication from Bank 14</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Double Error detection indication from Bank14.	Access:	R/W
	Access:	R/W		
12	<b>Single bit error indication from Bank 14</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Single Error detection indication from Bank14.	Access:	R/W	
Access:	R/W			
11	<b>Double bit error indication from Bank 13</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Double Error detection indication from Bank13.	Access:	R/W	
Access:	R/W			
10	<b>Single bit error indication from Bank 13</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Single Error detection indication from Bank13.	Access:	R/W	
Access:	R/W			
9	<b>Double bit error indication from Bank 12</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Double Error detection indication from Bank12.	Access:	R/W	
Access:	R/W			

## LPFC\_FUSA1 - LPFC FUSA Register1

	8	<b>Single bit error indication from Bank 12</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> Single Error detection indication from Bank12.	Access:	R/W
	Access:	R/W		
	7	<b>Double bit error indication from Bank 11</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> Double Error detection indication from Bank11.	Access:	R/W
	Access:	R/W		
	6	<b>Single bit error indication from Bank 11</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> Single Error detection indication from Bank11.	Access:	R/W
	Access:	R/W		
	5	<b>Double bit error indication from Bank 10</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> Double Error detection indication from Bank10.	Access:	R/W
	Access:	R/W		
	4	<b>Single bit error indication from Bank 10</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> Single Error detection indication from Bank10.	Access:	R/W
Access:	R/W			
3	<b>Double bit error indication from Bank 9</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> Double Error detection indication from Bank9.	Access:	R/W	
Access:	R/W			
2	<b>Single bit error indication from Bank 9</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> Single Error detection indication from Bank9.	Access:	R/W	
Access:	R/W			
1	<b>Double bit error indication from Bank 8</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> Double Error detection indication from Bank8.	Access:	R/W	
Access:	R/W			
0	<b>Single bit error indication from Bank 8</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> Single Error detection indication from Bank8.	Access:	R/W	
Access:	R/W			

## LPFC FUSA Register2

LPFC_FUSA2 - LPFC FUSA Register2				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
_Custom_GTIReset:	DEV			
Address:	0B488h			
Functional Safety Register. LPFC collects updates of single and double bit errors from all LBCF in ECC Checker Mode.				
DWord	Bit	Description		
0	31:16	<b>Mask</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	15	<b>Double bit error indication from Bank 23</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Double Error detection indication from Bank23.	Access:	R/W
	Access:	R/W		
	14	<b>Single bit error indication from Bank 23</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Single Error detection indication from Bank23.	Access:	R/W
	Access:	R/W		
	13	<b>Double bit error indication from Bank 22</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Double Error detection indication from Bank22.	Access:	R/W
	Access:	R/W		
12	<b>Single bit error indication from Bank 22</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Single Error detection indication from Bank22.	Access:	R/W	
Access:	R/W			
11	<b>Double bit error indication from Bank 21</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Double Error detection indication from Bank21.	Access:	R/W	
Access:	R/W			
10	<b>Single bit error indication from Bank 21</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Single Error detection indication from Bank21.	Access:	R/W	
Access:	R/W			
9	<b>Double bit error indication from Bank 20</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Double Error detection indication from Bank20.	Access:	R/W	
Access:	R/W			

## LPFC\_FUSA2 - LPFC FUSA Register2

	8	<b>Single bit error indication from Bank 20</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> Single Error detection indication from Bank20.	Access:	R/W
	Access:	R/W		
	7	<b>Double bit error indication from Bank 19</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> Double Error detection indication from Bank19.	Access:	R/W
	Access:	R/W		
	6	<b>Single bit error indication from Bank 19</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> Single Error detection indication from Bank19.	Access:	R/W
	Access:	R/W		
	5	<b>Double bit error indication from Bank 18</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> Double Error detection indication from Bank18.	Access:	R/W
	Access:	R/W		
	4	<b>Single bit error indication from Bank 18</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> Single Error detection indication from Bank18.	Access:	R/W
Access:	R/W			
3	<b>Double bit error indication from Bank 17</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> Double Error detection indication from Bank17.	Access:	R/W	
Access:	R/W			
2	<b>Single bit error indication from Bank 17</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> Single Error detection indication from Bank17.	Access:	R/W	
Access:	R/W			
1	<b>Double bit error indication from Bank 16</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> Double Error detection indication from Bank16.	Access:	R/W	
Access:	R/W			
0	<b>Single bit error indication from Bank 16</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> Single Error detection indication from Bank16.	Access:	R/W	
Access:	R/W			



## LPFC FUSA Register3

LPFC_FUSA3 - LPFC FUSA Register3				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
_Custom_GTIReset:	DEV			
Address:	0B48Ch			
Functional Safety Register. LPFC collects updates of single and double bit errors from all LBCF in ECC Checker Mode.				
DWord	Bit	Description		
0	31:16	<b>Mask</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	15	<b>Double bit error indication from Bank 31</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Double Error detection indication from Bank31.	Access:	R/W
	Access:	R/W		
	14	<b>Single bit error indication from Bank 31</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Single Error detection indication from Bank31.	Access:	R/W
	Access:	R/W		
	13	<b>Double bit error indication from Bank 30</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Double Error detection indication from Bank30.	Access:	R/W
	Access:	R/W		
12	<b>Single bit error indication from Bank 30</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Single Error detection indication from Bank30.	Access:	R/W	
Access:	R/W			
11	<b>Double bit error indication from Bank 29</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Double Error detection indication from Bank29.	Access:	R/W	
Access:	R/W			
10	<b>Single bit error indication from Bank 29</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Single Error detection indication from Bank29.	Access:	R/W	
Access:	R/W			
9	<b>Double bit error indication from Bank 28</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Double Error detection indication from Bank28.	Access:	R/W	
Access:	R/W			

### LPFC\_FUSA3 - LPFC FUSA Register3

	8	<b>Single bit error indication from Bank 28</b>	
		Access:	R/W
		Single Error detection indication from Bank28.	
	7	<b>Double bit error indication from Bank 27</b>	
		Access:	R/W
		Double Error detection indication from Bank27.	
	6	<b>Single bit error indication from Bank 27</b>	
		Access:	R/W
		Single Error detection indication from Bank27.	
5	<b>Double bit error indication from Bank 26</b>		
	Access:	R/W	
	Double Error detection indication from Bank26.		
4	<b>Single bit error indication from Bank 26</b>		
	Access:	R/W	
	Single Error detection indication from Bank26.		
3	<b>Double bit error indication from Bank 25</b>		
	Access:	R/W	
	Double Error detection indication from Bank25.		
2	<b>Single bit error indication from Bank 25</b>		
	Access:	R/W	
	Single Error detection indication from Bank25.		
1	<b>Double bit error indication from Bank 24</b>		
	Access:	R/W	
	Double Error detection indication from Bank24.		
0	<b>Single bit error indication from Bank 24</b>		
	Access:	R/W	
	Single Error detection indication from Bank24.		

## LSN Arbitration Priority Register 0

LSN_ARBPRI - LSN Arbitration Priority Register 0			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	BUS		
Address:	0B0D0h		
DWord	Bit	Description	
0	31:16	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	15:12	<b>LSN Virtual Channel 1 Traffic Class Channel 1 Priority Value</b>	
		Access:	R/W
		<b>Description</b>	
		This value is 'm' in the n:m priority scheme for TCC0 vs. TCC1 arbitration on LSN Virtual Channel 1 cycles.	
		<b>Value</b>	<b>Name</b>
		1	[Default]
	[1,15]		
	11:8	<b>LSN Virtual Channel 1 Traffic Class Channel 0 Priority Value</b>	
		Access:	R/W
<b>Description</b>			
This value is 'n' in the n:m priority scheme for TCC0 vs. TCC1 arbitration on LSN Virtual Channel 1 cycles.			
<b>Value</b>		<b>Name</b>	
1		[Default]	
[1,15]			
7:4	<b>LSN Virtual Channel 0 Traffic Class Channel 1 Priority Value</b>		
	Access:	R/W	
	This value is 'm' in the n:m priority scheme for TCC0 vs. TCC1 arbitration on LSN Virtual Channel 0 cycles.		
	<b>Value</b>	<b>Name</b>	
	1	[Default]	
	[1,15]		

## LSN\_ARBPRI - LSN Arbitration Priority Register 0

3:0	<b>LSN Virtual Channel 0 Traffic Class Channel 0 Priority Value</b>	
	Access:	R/W
	<b>Description</b>	
	This value is 'n' in the n:m priority scheme for TCC0 vs. TCC1 arbitration on LSN Virtual Channel 0 cycles.	
	<b>Value</b>	<b>Name</b>
	1	<b>[Default]</b>
[1,15]		

## LSN Miscellaneous Configuration

LSN_MISC - LSN Miscellaneous Configuration				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
_Custom_GTIReset:	BUS			
Address:	0B0CCh			
DWord	Bit	Description		
0	31:6	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	4	<b>LSN Egress Pipeline Clock Gating Enable</b>		
		Access:	R/W	
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		1	<b>[Default]</b>	Enable fub-level clock gating of the LSN egress pipeline.
		0		Disable fub-level clock gating of the LSN egress pipeline.
	3	<b>LSN Smart Gating for Slice-Bound Memory Fill Repeaters Disable</b>		
		Access:	R/W	
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		1	<b>[Default]</b>	Disable the smart gating of slice-bound memory fill repeaters.
0			Allow smart-gating for slice-bound memory fill repeaters.	
2	<b>LSN Conservative Arbitration Control</b>			
	Access:	R/W		
	Controls whether LSN uses a more conservative form of arbitration by removing assumptions about packet arrival			
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	1		Cycles are only eligible for arbitration in the pipeline after arrival of all packets of the cycle.	
0	<b>[Default]</b>	Cycles are eligible for arbitration after the arrival of the first packet of the cycle.		

## LSN\_MISC - LSN Miscellaneous Configuration

1	<b>GAFS Return Simple Arbitration Control</b>										
	Access:	R/W									
<p>Enables simple arbitration between upstream LSN busses when returning GAFS-bound read returns. This arbitration uses a continuously running counter to select two busses for GAFS-bound read returns.</p>											
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td>SIMPLE</td> <td>Enable simple (always running) arbitration</td> </tr> <tr> <td style="text-align: center;">0</td> <td>PRIORITY <b>[Default]</b></td> <td>Enable priority-based arbitration</td> </tr> </tbody> </table>			Value	Name	Description	1	SIMPLE	Enable simple (always running) arbitration	0	PRIORITY <b>[Default]</b>	Enable priority-based arbitration
Value	Name	Description									
1	SIMPLE	Enable simple (always running) arbitration									
0	PRIORITY <b>[Default]</b>	Enable priority-based arbitration									
0	<b>LSN Cross-Slice Virtual Channel Arbitration Control</b>										
	Access:	R/W									
<p>Controls whether to use round-robin or fixed priority arbitration between cross-slice virtual channels</p>											
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td>RR_PRI</td> <td>Enable round-robin priority between VC1 and VC0</td> </tr> <tr> <td style="text-align: center;">0</td> <td>FIXED_PRI <b>[Default]</b></td> <td>Enable fixed priority between VC1 and VC0. VC1 will always take higher priority</td> </tr> </tbody> </table>			Value	Name	Description	1	RR_PRI	Enable round-robin priority between VC1 and VC0	0	FIXED_PRI <b>[Default]</b>	Enable fixed priority between VC1 and VC0. VC1 will always take higher priority
Value	Name	Description									
1	RR_PRI	Enable round-robin priority between VC1 and VC0									
0	FIXED_PRI <b>[Default]</b>	Enable fixed priority between VC1 and VC0. VC1 will always take higher priority									

## LSN Slice Client Virtual Channel Assignment

LSN_SLCVC - LSN Slice Client Virtual Channel Assignment					
Register Space:	MMIO: 0/2/0				
Access:	R/W				
Size (in bits):	32				
_Custom_GTIReset:	BUS				
Address:	0B0C8h				
DWord	Bit	Description			
0	31:28	<b>Local LNI vs Cross Slice Completion arbitration weightage</b>			
		Access:	R/W		
		<b>Value</b>	<b>Name</b>	<b>Description</b>	
		1h	[Default]	1:1 between LNI and cross slice completion	
		2h		1:2 between LNI and cross slice completion	
		3h		1:3 between LNI and cross slice completion	
	4h		1:4 between LNI and cross slice completion		
	27:24		<b>XSL weight in Local vs Cross Slice arbitration weightage</b>		
			Access:	R/W	
			<b>Value</b>	<b>Name</b>	
			1h	[Default]	
			2h		
			3h		
	23:20		<b>LNE weight in Local vs Cross Slice arbitration weightage</b>		
			Access:	R/W	
<b>Value</b>			<b>Name</b>		
1h			[Default]		
2h					
3h					

## LSN\_SLCVC - LSN Slice Client Virtual Channel Assignment

	19:16	<b>LNI weight in local vs Cross Slice arbitration weightage</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		1h	[Default]
		2h	
		3h	
		4h	
		5h	
	15:14	<b>Reserved</b>	
	Access:	RO	
	Format:	MBZ	
13:10	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
9	<b>Traffic Class Channel ID for L3 Cycles</b>		
	Access:	R/W	
	<b>Value</b>	<b>Name</b>	
	0	[Default]	
8	<b>Virtual Channel ID for L3 Cycles</b>		
	Default Value:	0	
	Access:	R/W	
7:4	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
3	<b>Traffic Class Channel ID for Upstream L3-Bound Read Returns</b>		
	Access:	R/W	
	<b>Value</b>	<b>Name</b>	
	1	[Default]	
2	<b>Virtual Channel ID for Upstream L3-Bound Read Returns</b>		
	Default Value:	1	
	Access:	R/W	
1:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	



## LTISEQ CBE Flush Req

LTISEQ_CBE_FLUSH_REQ - LTISEQ CBE Flush Req		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0D880h	
DWord	Bit	Description
0	31:19	<b>Reserved</b>
		Access: RO
		Format: MBZ
	18:16	<b>Mask bit for CBE flush/inv/disacr</b>
		Access: R/W
	15:3	<b>Reserved</b>
		Access: RO
Format: MBZ		
2	<b>RCU render discard flush indication to CBE</b>	
	Access: R/W	
1	<b>CBE Invalidation</b>	
	Access: R/W	
0	<b>CBE flush</b>	
	Access: R/W	



## LTR Extended Capability Header

LTR_CAPHDR_0_2_0_PCI - LTR Extended Capability Header			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00400h		
Latency Tolerance Reporting (LTR) capability allows SW to provide latency information to components with upstream ports			
DWord	Bit	Description	
0	31:20	<b>Next Capability Offset</b>	
		Access:	RO
		_Custom_GTIRreset:	BUS
		This is a hardwired pointer to the next item in the capabilities list (0x000 - EOL)	
		<b>Value</b>	<b>Name</b>
		000000000000b	[Default]
	19:16	<b>Version</b>	
		Default Value:	0001b
		Access:	RO
		_Custom_GTIRreset:	BUS
		Hardwired to capability version 1.	
	15:0	<b>Capability ID</b>	
Default Value:		0000000000011000b	
Access:		RO	
_Custom_GTIRreset:		BUS	
Hardwired to 0018h which is the PCI Express Extended Cap ID for the LTR.			

## LUT\_3D\_CTL

LUT_3D_CTL				
Register Space:	MMIO: 0/2/0			
Access:	Double Buffered			
Size (in bits):	32			
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank or pipe not enabled				
Address:	490A4h-490A7h			
Name:	Pipe A 3D LUT Control			
ShortName:	LUT_3D_CTL_A			
Reset:	soft			
Address:	491A4h-491A7h			
Name:	Pipe B 3D LUT Control			
ShortName:	LUT_3D_CTL_B			
Reset:	soft			
DWord	Bit	Description		
0	31	<b>LUT 3D Enable</b>		
		Access: Double Buffered		
		This field enables the 3D LUT.		
		<b>Value</b>	<b>Name</b>	
		0b	Disable	
		1b	Enable	
		<b>Programming Notes</b>		
		3D LUT can be enabled/disabled at any time irrespective of when the pipe is enabled/disabled. Program the Bit 10 of register 420b0h to 1b to ensure that the 3D LUT functionality gets enabled on the first frame after the pipe turns on.		
		30		<b>New LUT Ready</b>
				Access: R/W Set
This bit must be set to '1' after all the 3D LUT entries are programmed. This bit will get cleared by hardware after the LUT buffer is loaded in to the internal working RAM.				
<b>Value</b>	<b>Name</b>			<b>Description</b>
0b	New LUT not ready			New LUT is not yet ready/hardware finished loading the LUT buffer in to internal working RAM.
1b	New LUT Ready			New LUT is ready.
<b>Restriction</b>				
Once set, only hardware is allowed to clear this bit. Software cannot clear this bit.				

<b>LUT_3D_CTL</b>							
29	<b>Allow DB Stall</b>						
	Access: R/W						
	This field controls whether double buffer updates are allowed to be stalled for the 3D LUT registers that are double buffered. Updates to the LUT entries, triggered by New LUT Ready, do not get double buffer stalled.						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Allowed</td> </tr> <tr> <td>1b</td> <td>Allowed <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0b	Not Allowed	1b	Allowed <b>[Default]</b>
	Value	Name					
0b	Not Allowed						
1b	Allowed <b>[Default]</b>						
28:0	<b>Reserved</b>						
	Access: RO						
	Format: MBZ						

## LUT\_3D\_DATA

<b>LUT_3D_DATA</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	490ACh-490AFh	
Name:	Pipe A 3D LUT Data	
ShortName:	LUT_3D_DATA_A	
Reset:	soft	
Address:	491ACh-491AFh	
Name:	Pipe B 3D LUT Data	
ShortName:	LUT_3D_DATA_B	
Reset:	soft	
<p>These are the 3D LUT entries. The 3D LUT Index Value indicates the 3D LUT location to be accessed through this register.</p> <p>Even though this specific register is not double buffered, the 3D LUT table that this register accesses is (i.e. this register updates the table's back buffer). The double buffering point for the table (after DB'ing is armed) is the start of V. Blank or the Pipe is disabled</p>		
<b>Restriction</b>		
This register must be written only as a full 32 bit dword. Byte or word writes are not supported.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:30	<b>Reserved</b>
		Access: RO
		Format: MBZ
	29:0	<b>LUT 3D Entry</b>
	Access: R/W	
	3D LUT entry value programmed as R10G10B10.	



## LUT\_3D\_INDEX

<b>LUT_3D_INDEX</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	490A8h-490ABh					
Name:	Pipe A 3D LUT Index					
ShortName:	LUT_3D_INDEX_A					
Reset:	soft					
Address:	491A8h-491ABh					
Name:	Pipe B 3D LUT Index					
ShortName:	LUT_3D_INDEX_B					
Reset:	soft					
<p>This index controls access to the pre-double buffered array of 3D LUT entries. Even though this specific register is not double buffered, the 3D LUT table that this register accesses is (i.e. this register updates the table's back buffer). The double buffering point for the table (after DB'ing is armed) is the start of V. Blank or the Pipe is disabled</p>						
DWord	Bit	Description				
0	31:14	<b>Reserved</b>				
		Access: RO				
		Format: MBZ				
13		<b>Index Auto Increment</b>				
		Access: R/W				
		This field enables the index value to auto increment on each read or write to the data register..				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Increment</td> </tr> <tr> <td>1b</td> <td>Auto Increment</td> </tr> </tbody> </table>	Value	Name	0b	No Increment
Value	Name					
0b	No Increment					
1b	Auto Increment					
12:0		<b>Index Value</b>				
		Access: R/W				
		This field indicates the data location to be accessed through the data register. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the current automatically calculated index value can be read here, and the index will roll over to 0 after reaching the end of the allowed range.				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,4912]</td> <td></td> </tr> </tbody> </table>		Value	Name	[0,4912]		
Value	Name					
[0,4912]						

## MAILBOX0

MAILBOX0 - MAILBOX0								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	120800h							
This register contains bits 31:0 of the generic descriptor, fetched from the invalidate queue for GT.								
DWord	Bit	Description						
0	31:0	<p><b>DATA</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This field contains bits 31:0 of the generic descriptor, fetched from the invalidate queue for GT.</p>	Default Value:	00000000h	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	00000000h							
Access:	R/W							
_Custom_GTIReset:	BUS							



## MAILBOX1

MAILBOX1 - MAILBOX1		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	120804h	
This register contains bits 63:32 of the generic descriptor, fetched from the invalidate queue for GT.		
DWord	Bit	Description
0	31:0	<b>DATA</b>
		Default Value: 00000000h
		Access: R/W
		_Custom_GTIReset: BUS
This field contains bits 63:32 of the generic descriptor, fetched from the invalidate queue for GT.		



## MAILBOX2

MAILBOX2 - MAILBOX2								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	120808h							
This register contains bits 95:64 of the generic descriptor, fetched from the invalidate queue for GT.								
DWord	Bit	Description						
0	31:0	<p><b>DATA</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This field contains bits 95:64 of the generic descriptor, fetched from the invalidate queue for GT.</p>	Default Value:	00000000h	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	00000000h							
Access:	R/W							
_Custom_GTIReset:	BUS							



## MAILBOX3

MAILBOX3 - MAILBOX3		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	12080Ch	
This register contains bits 127:96 of the generic descriptor, fetched from the invalidate queue for GT.		
DWord	Bit	Description
0	31:0	<b>DATA</b>
		Default Value: 00000000h
		Access: R/W
		_Custom_GTIReset: BUS
This field contains bits 127:96 of the generic descriptor, fetched from the invalidate queue for GT.		

## Primary Latency Timer

MLT2_0_2_0_PCI - Primary Latency Timer			
Register Space:	PCI: 0/2/0		
Size (in bits):	8		
Address:	0000Dh		
The IGD does not support the programmability of the primary latency timer because it does not perform bursts.			
DWord	Bit	Description	
0	7:0	<b>Primary Latency Timer Count Value</b>	
		Default Value:	00000000b
		Access:	RO
		_Custom_GTIReset:	BUS
Hardwired to 0s.			



## Primary Tile TileInterrupt

<b>MSTR_TILE_INTR - Primary Tile TileInterrupt</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	190008h		
Interrupt bits indicating one of the underlying graphics tiles has an interrupt			
DWord	Bit	Description	
0	31	<b>Primary Interrupt</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	DEV
This is the primary control for graphics interrupts. This must be enabled for any of these interrupts to propagate to PCI device 2 interrupt processing.			
30:4	<b>Reserved</b>	Access:	RO
		Format:	MBZ
3	<b>T3 Interrupt</b>	Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIRreset:	DEV
2	<b>T2 Interrupt</b>	Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIRreset:	DEV
1	<b>T1 Interrupt</b>	Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIRreset:	DEV
0	<b>T0 Interrupt</b>	Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIRreset:	DEV

## Maximum Latency

<b>MAXLAT_0_2_0_PCI - Maximum Latency</b>								
Register Space:	PCI: 0/2/0							
Size (in bits):	8							
Address:	0003Fh							
The Integrated Graphics Device has no requirement for the settings of Latency Timers.								
DWord	Bit	Description						
0	7:0	<b>Maximum Latency Value</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>00000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Hardwired to 0s because the IGD has no specific requirements for how often it needs to access the PCI bus.</p>	Default Value:	00000000b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	00000000b							
Access:	RO							
_Custom_GTIReset:	BUS							



## Maximum License request in GT C0 window

GT_MAX_LIC_REQ - Maximum License request in GT C0 window			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	0A604h		
Name:	Maximum License request in GT C0 window		
ShortName:	GT_MAX_LIC_REQ		
This is RO register that reflects the max count for each of the fields in any given GT C0 window. The values will be reset when in GT C6 and the capture will start all over again in the next GT C0 window			
DWord	Bit	Description	
0	31:20	<b>Reserved</b>	
	19:16	<b>Max Render Slices Requested</b>	
		Default Value:	0000b
		Access:	RO
	_Custom_GTIRreset:	DEV	
This field stores the maximum slice count that has been requested for in a specific GT C0 window. This field will only get updated if a new request for license, in terms of number of slices, is greater than the previously granted one			
15:11	<b>Max subslices requested</b>		
	Access:	RO	
	_Custom_GTIRreset:	DEV	
This field stores the maximum subslice count that has been requested for in a specific GT C0 window. This field will only get updated if a new request for license, in terms of number of subslices, is greater than the previously granted one			
10:8	<b>Max Media Slices Requested</b>		
	Access:	RO	
	_Custom_GTIRreset:	DEV	
This field stores the maximum Media slice count that has been requested for in a specific GT C0 window. This field will only get updated if a new request for license, in terms of number of Media slices, is greater than the previously granted one			
7:0	<b>Max EU Pairs Requested</b>		
	Access:	RO	
	_Custom_GTIRreset:	DEV	

## Max No Snoop Latency Register

<b>MAX_NOSNP_LAT_0_2_0_PCI - Max No Snoop Latency Register</b>			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	00406h		
Latency Tolerance Reporting (LTR) capability: Provides the no-maximum snoop latency that a device is permitted to request SW should set this to the platform's supported max latency or less			
DWord	Bit	Description	
0	15:13	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	12:10	<b>Max No Snoop LatencyScale</b>	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		Provides a scale for the value contained within the Max no snoop Latency Value field	
	9:0	<b>Max No Snoop LatencyValue</b>	
		Default Value:	0000000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
Max no snoop latency a device is permitted to request			



## Max Snoop Latency Register

<b>MAX_SNP_LAT_0_2_0_PCI - Max Snoop Latency Register</b>			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	00404h		
Latency Tolerance Reporting (LTR) capability: Provides the maximum snoop latency that a device is permitted to request SW should set this to the platform's supported max latency or less			
<b>DWord</b>	<b>Bit</b>	<b>Description</b>	
0	15:13	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	12:10	<b>Max Snoop LatencyScale</b>	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
		Provides a scale for the value contained within the Max snoop Latency Value field	
	9:0	<b>Max Snoop LatencyValue</b>	
		Default Value:	0000000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
Max snoop latency a device is permitted to request			



## MBC Control Register

<b>MBCTL - MBC Control Register</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	0907Ch		
MBC Control Register			
DWord	Bit	Description	
0	31:18	<b>ECORSVD</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	ECO purposes Reserved		
	17	<b>U2C Global PMON Enable Override</b>	
Default Value:	1b		
Access:	R/W		
_Custom_GTIRreset:	BUS		
U2C Performance Monitor Global Enable Override 0 - U2C Global PMON needs to be enabled for performance monitors to be enabled (default) 1 - Override U2C Global PMON Enable is ignored in enabled performance monitor counters			
16	<b>VCR Fuse Writes as Posted</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
Non-posted fuse fetching is NOT supported. Only posted is allowed (the default). 0 - MBCunit sends VCR Fuse Writes as Non-posted. 1 - MBCunit sends VCR Fuse Writes as posted.			
15:8	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
7	<b>Disable Wait for SQempty in MAE</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
0 - Wait for SQempty for MAE update Flow. 1 - MBC MAE update FSM does not wait for the SQempty to complete the FSM.			
6	<b>Reserved</b>		

## MBCTL - MBC Control Register

<b>MBCTL - MBC Control Register</b>			
	5:4	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	3	<b>Context Fetch Needed</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	Context Fetch Needed for Power Exits. 0 - Context Fetch Not Needed. 1 - Context Fetch Needed for Power Exits ( CPD Entry).		
	2:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ

## MBUS\_ABOX\_CTL

<b>MBUS_ABOX_CTL</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	45038h-4503Bh		
Name:	MBox ABox 0 Control		
ShortName:	MBUS_ABOX_CTL0		
Reset:	soft		
Address:	45048h-4504Bh		
Name:	MBox ABox 1 Control		
ShortName:	MBUS_ABOX_CTL1		
Reset:	soft		
DWord	Bit	Description	
0	31	<b>Status</b>	
		Access:	RO
		This field indicates if the box is enabled.	
		<b>Value</b>	<b>Name</b>
		0b	Disabled
	1b	Enabled	
	30:27	<b>Ring Stop Address</b>	
		Access:	RO
		This field indicates the address of the box in the ring.	
	26:22	<b>B2B Transactions Max</b>	
		Access:	R/W
		This fields indicates the number of back to back transactions that can be added to either to top or bottom of the ring when 'Regulate Transactions' bit is 1b.	
<b>Value</b>		<b>Name</b>	
10		<b>[Default]</b>	
[1-31]			
21:20	<b>BW Credits</b>		
	Default Value:	1h	
	Access:	R/W	
	BW credits are used by the Arbiter to initiate write cycles when performing VRH read-modified-writes to the display buffer.		

## MBUS\_ABOX\_CTL

19:16	<b>B Credits</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">1h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>B credits are used by the Arbiter to initiate read cycles when performing VRH read-modified-writes to the display buffer.</p>	Default Value:	1h	Access:	R/W				
Default Value:	1h									
Access:	R/W									
15:14	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
13	<b>Regulate B2B Transactions</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls the regulation of back to back transactions from this ring stop.</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Disable	1b	Enable <b>[Default]</b>
Access:	R/W									
Value	Name									
0b	Disable									
1b	Enable <b>[Default]</b>									
12:8	<b>BT Credits Pool2</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">10h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>BT credits are used by the Arbiter to request trackers from the Display Buffer.</p>	Default Value:	10h	Access:	R/W				
Default Value:	10h									
Access:	R/W									
7:5	<b>B2B Transactions Delay</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field indicates the number of wait cycles after the maximum back to back transactions is sent.</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0-7]</td> <td></td> </tr> <tr> <td>2</td> <td><b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	[0-7]		2	<b>[Default]</b>
Access:	R/W									
Value	Name									
[0-7]										
2	<b>[Default]</b>									
4:0	<b>BT Credits Pool1</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">10h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>BT credits are used by the Arbiter to request trackers from the Display Buffer.</p>	Default Value:	10h	Access:	R/W				
Default Value:	10h									
Access:	R/W									

## MBUS\_BBOX\_CTL

MBUS_BBOX_CTL							
Register Space:	MMIO: 0/2/0						
Access:	R/W						
Size (in bits):	32						
Address:	45040h-45043h						
Name:	MBUS Bbox Control						
ShortName:	MBUS_BBOX_CTL_S0						
Reset:	soft						
Address:	45044h-45047h						
Name:	MBUS Bbox Control						
ShortName:	MBUS_BBOX_CTL_S1						
Reset:	soft						
Address:	44390h-44393h						
Name:	MBUS Bbox Control						
ShortName:	MBUS_BBOX_CTL_S2						
Reset:	soft						
Address:	44394h-44397h						
Name:	MBUS Bbox Control						
ShortName:	MBUS_BBOX_CTL_S3						
Reset:	soft						
DWord	Bit	Description					
0	31	<b>Status</b>					
		Access:	RO				
		This field indicates if the box is enabled.					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b
	Value	Name					
	0b	Disabled					
	1b	Enabled					
	30:27	<b>Ring Stop Address</b>					
		Access:	RO				
			This field indicates the address of the box in the ring.				
26:25	<b>Reserved</b>						
	Access:	RO					
	Format:	MBZ					

<b>MBUS_BBOX_CTL</b>		
24:20	<b>B2B Transactions Max</b>	
	Access: <span style="float: right;">R/W</span>	
	This field indicates the number of back to back transactions that can be added to either to top or bottom of the ring when 'Regulate Transactions' bit is 1b.	
	<b>Value</b> <span style="float: right;"><b>Name</b></span>	
	16 <span style="float: right;">[Default]</span>	
	[1-31]	
	<b>B2B Transactions Delay</b>	
	Access: <span style="float: right;">R/W</span>	
	This field indicates the number of wait cycles after the maximum back to back transactions is sent.	
	<b>Value</b> <span style="float: right;"><b>Name</b></span>	
[0-7]		
1 <span style="float: right;">[Default]</span>		
16	<b>Regulate B2B Transactions</b>	
	Access: <span style="float: right;">R/W</span>	
	This field controls the regulation of back to back transactions from this ring stop.	
	<b>Value</b> <span style="float: right;"><b>Name</b></span>	
	0b <span style="float: right;">Disable</span>	
1b <span style="float: right;">Enable [Default]</span>		
15:0	<b>Reserved</b>	
	Access: <span style="float: right;">RO</span>	
	Format: <span style="float: right;">MBZ</span>	

## MBUS\_DBOX\_CTL

MBUS_DBOX_CTL			
Register Space:	MMIO: 0/2/0		
Access:	Double Buffered		
Size (in bits):	32		
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank OR pipe disabled			
Address:	7003Ch-7003Fh		
Name:	Pipe MBus DBox Control		
ShortName:	PIPE_MBUS_DBOX_CTL_A		
Reset:	soft		
Address:	7103Ch-7103Fh		
Name:	Pipe MBus DBox Control		
ShortName:	PIPE_MBUS_DBOX_CTL_B		
Reset:	soft		
Address:	7203Ch-7203Fh		
Name:	Pipe MBus DBox Control		
ShortName:	PIPE_MBUS_DBOX_CTL_C		
Reset:	soft		
Address:	7303Ch-7303Fh		
Name:	Pipe MBus DBox Control		
ShortName:	PIPE_MBUS_DBOX_CTL_D		
Reset:	soft		
DWord	Bit	Description	
0	31	<b>Status</b>	
		Access:	RO
		This field indicates if the box is enabled.	
		<b>Value</b>	<b>Name</b>
	0b	Disabled	
	1b	Enabled	
	30:27	<b>Ring Stop Address</b>	
		Access:	RO
		This field indicates the address of the box in the ring.	
	26:25	<b>Reserved</b>	
Access:		RO	
Format:		MBZ	

## MBUS\_DBOX\_CTL

	24:20	<b>B2B Transactions Max</b>		
	Access:		Double Buffered	
	This field indicates the number of back to back transactions that can be added to either to top or bottom of the ring when 'Regulate Transactions' bit is 1b.			
	<b>Value</b>		<b>Name</b>	
	16		<b>[Default]</b>	
	[1-31]			
	19:17	<b>B2B Transactions Delay</b>		
	Access:		Double Buffered	
	This field indicates the number of wait cycles after the maximum back to back transactions is sent.			
	<b>Value</b>		<b>Name</b>	
	[0-7]			
	1		<b>[Default]</b>	
	16	<b>Regulate B2B Transactions</b>		
	Access:		Double Buffered	
	This field controls the regulation of back to back transactions from this ring stop.			
	<b>Value</b>		<b>Name</b>	
	0b		Disable	
	1b		Enable <b>[Default]</b>	
	15:14	<b>BW Credits</b>		
	Access:		Double Buffered	
	BW credits are used by the display pipe to write color clear data to DBUF.			
	<b>Value</b>		<b>Name</b>	
	1h		<b>[Default]</b>	
	13	<b>Reserved</b>		
Access:		RO		
Format:		MBZ		
12:8	<b>B Credits</b>			
Access:		Double Buffered		
B credits are used by the display pipe to request data from display buffer.				
<b>Value</b>		<b>Name</b>		
0Ch		<b>[Default]</b>		
7:5	<b>Reserved</b>			
Access:		RO		
Format:		MBZ		



<b>MBUS_DBOX_CTL</b>					
4	<b>Reserved</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
3:0	<b>A Credits</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered		
	Access:	Double Buffered			
	A credits are used by the display pipe to make data/TLB/VTd/MCS requests to Arbiter.				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">2h</td> <td>2 credits <b>[Default]</b></td> </tr> </tbody> </table>		Value	Name	2h	2 credits <b>[Default]</b>
Value	Name				
2h	2 credits <b>[Default]</b>				



## MBUS\_UBOX\_CTL

MBUS_UBOX_CTL			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	4503Ch-4503Fh		
Name:	Mbus UBox 0 Control		
ShortName:	MBUS_UBOX_CTL0		
Reset:	soft		
DWord	Bit	Description	
0	31	<b>Status</b>	
		Access:	RO
		This field indicates if the box is enabled.	
		<b>Value</b>	<b>Name</b>
		0b	Disabled
	1b	Enabled	
	30:27	<b>Ring Stop Address</b>	
		Access:	RO
	This field indicates the address of the box in the ring.		
	26:25	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	24:20	<b>B2B Transactions Max</b>	
		Access:	R/W
		This fields indicates the number of back to back transactions that can be added to either to top or bottom of the ring when 'Regulate Transactions' bit is 1b.	
<b>Value</b>		<b>Name</b>	
16		[Default]	
[1-31]			
19:17	<b>B2B Transactions Delay</b>		
	Access:	R/W	
	This field indicates the number of wait cycles after the maximum back to back transactions is sent.		
	<b>Value</b>	<b>Name</b>	
	[0-7]		
1	[Default]		

<b>MBUS_UBOX_CTL</b>							
16	<b>Regulate B2B Transactions</b> Access: R/W This field controls the regulation of back to back transactions from this ring stop.						
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable <b>[Default]</b>
	Value	Name					
	0b	Disable					
	1b	Enable <b>[Default]</b>					
	15:7	<b>Reserved</b> Access: RO Format: MBZ					
		6:4	<b>KVM Sprite A Credits</b> Default Value: 1 Access: R/W A Credits used by KVM to make data requests to Arbiter.				
			3	<b>Reserved</b> Access: RO Format: MBZ			
	2:0	<b>VGA B Credits</b> Default Value: 4 Access: R/W B credits used by VGA to request data from Display Buffer.					



## MCPG1 Hysteresis Time Free

<b>OAG_MCPG1_HYSTERESIS_TIME_FREE - MCPG1 Hysteresis Time Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBB4h					
This register counts the time that MCPG hysteresis time is accumulating for media slice 1. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## MCR Packet Control

<b>MCRPKT_CTRL - MCR Packet Control</b>								
Register Space: MMIO: 0/2/0								
Size (in bits): 32								
_Custom_GTIReset: BUS								
Address: 00FDCh-00FDFh								
DWord	Bit	Description						
0	31	<b>MULTICAST</b> Access: <span style="float: right;">R/W</span> Value determines the multicast value driven to MCR. 0 - not multicast 1 - multicast The usage model is that the value is returned to the default (1), after completion of the unicast request.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1b</td> <td>Multicast <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">0b</td> <td>Unicast</td> </tr> </tbody> </table>	Value	Name	1b	Multicast <b>[Default]</b>	0b	Unicast
		Value	Name					
1b	Multicast <b>[Default]</b>							
0b	Unicast							
<b>Programming Notes</b> SLICEID and DUAL_SUBSLICEID are used in Unicast but ignored for Multicast.								
30:27		<b>SLICEID</b> Access: <span style="float: right;">R/W</span> Value determines the slice ID driven to MCR.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0000b</td> <td><b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">[0001b,1111b]</td> <td></td> </tr> </tbody> </table>	Value	Name	0000b	<b>[Default]</b>	[0001b,1111b]	
		Value	Name					
0000b	<b>[Default]</b>							
[0001b,1111b]								
<b>Programming Notes</b> Values must be in range of slices and subslices in the configuration.								
26:24		<b>DUAL_SUBSLICEID</b> Access: <span style="float: right;">R/W</span> Value determines the dual-subslice ID (or I3_bank) driven to MCR.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">000b</td> <td><b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">[001b,111b]</td> <td></td> </tr> </tbody> </table>	Value	Name	000b	<b>[Default]</b>	[001b,111b]	
		Value	Name					
000b	<b>[Default]</b>							
[001b,111b]								
<b>Programming Notes</b> Values must be in range of slices and subslices in the configuration.								

## MCRPKT\_CTRL - MCR Packet Control

	23:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ

## MCR Packet Control 0

<b>MCRPKT_CTRL_MCFG - MCR Packet Control 0</b>		
Register Space: MMIO: 0/2/0		
Size (in bits): 32		
_Custom_GTIReset: BUS		
Address: 00FD0h-00FD3h		
DWord	Bit	Description
0	31	<b>MULTICAST MCFG</b>
		Default Value: 1b
		Access: R/W
		Value determines the multicast value driven to MCR for accesses to MCFG. 0 - not multicast 1 - multicast The usage model is that the value is returned to the default (1), after completion of the unicast request.
	30:27	<b>SLICEID MCFG</b>
		Default Value: 0000b
		Access: R/W
		Value driven on packet field Slice ID targeting MCFG.
	26:24	<b>DUAL_SUBSLICEID MCFG</b>
		Default Value: 000b
		Access: R/W
		Value determines the SQIDI ID driven on packet field Dual-Subslice ID targeting MCFG.
	23:0	<b>Reserved</b>
		Access: RO
		Format: MBZ



## MCR Packet Control 1

<b>MCRPKT_CTRL_SFHW - MCR Packet Control 1</b>		
Register Space: MMIO: 0/2/0		
Size (in bits): 32		
_Custom_GTIRreset: BUS		
Address: 00FD4h-00FD7h		
DWord	Bit	Description
0	31	<b>MULTICAST SF HW</b>
		Default Value: 1b
		Access: R/W
		Value determines the multicast value driven to MCR for accesses to SF from HW source. 0 - not multicast 1 - multicast The usage model is that the value is returned to the default (1), after completion of the unicast request.
30:27	30:27	<b>SLICEID SF HW</b>
		Default Value: 0000b
		Access: R/W
		Value driven on packet field Slice ID targeting SF from HW source.
26:24	26:24	<b>DUAL_SUBSLICEID SF HW</b>
		Default Value: 000b
		Access: R/W
		Value determines the SQIDI ID driven on packet field Dual-Subslice ID targeting SF from HW source.
23:0	23:0	<b>Reserved</b>
		Access: RO
		Format: MBZ



## MCR Packet Control 2

<b>MCRPKT_CTRL_SF - MCR Packet Control 2</b>		
Register Space: MMIO: 0/2/0		
Size (in bits): 32		
_Custom_GTIRreset: BUS		
Address: 00FD8h-00FDBh		
DWord	Bit	Description
0	31	<b>MULTICAST SF</b>
		Default Value: 1b
		Access: R/W
		Value determines the multicast value driven to MCR for accesses to SF. 0 - not multicast 1 - multicast The usage model is that the value is returned to the default (1), after completion of the unicast request.
30:27		<b>SLICEID SF</b>
		Default Value: 0000b
		Access: R/W Value driven on packet field Slice ID targeting SF.
26:24		<b>DUAL_SUBSLICEID SF</b>
		Default Value: 000b
		Access: R/W Value determines the SQIDI ID driven on packet field Dual-Subslice ID targeting SF.
23:0		<b>Reserved</b>
		Access: RO
		Format: MBZ



## MCR Packet Control 4

<b>MCRPKT_CTRL_GAM - MCR Packet Control 4</b>						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
_Custom_GTIReset:	BUS					
Address:	00FE0h-00FE3h					
Steering value for GAM MMIO access. If the Host MMIO access is to UID=GAM, this steering register is used.						
DWord	Bit	Description				
0	31	<p><b>MULTICAST</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Value determines the multicast value driven to MCR.            0 - not multicast            1 - multicast            The usage model is that the value is returned to the default (1), after completion of the unicast request.</p>	Default Value:	1b	Access:	R/W
	Default Value:	1b				
	Access:	R/W				
	30:27	<p><b>SLICEID</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0001b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Value determines the slice ID driven to MCR.</p>	Default Value:	0001b	Access:	R/W
Default Value:	0001b					
Access:	R/W					
26:24	<p><b>DUAL_SUBSLICEID</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Value determines the dual-subslice ID. Not used for GAM MMIO accesses.</p>	Default Value:	000b	Access:	R/W	
Default Value:	000b					
Access:	R/W					
23:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					

## MDRB Context Base 1

<b>MDRB_CTXBASE1 - MDRB Context Base 1</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	00DC8h		
RC6 Save Location NOTE: This register is not used since MDRB unit no longer exists.			
DWord	Bit	Description	
0	31:6	<b>MDRB Memory Base Low</b>	
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
This field is used to set the base of memory where the RC6 power context will be saved This value MUST be above the base and below the top of stolen memory This register is locked (becomes read-only) when RC6MEMLOCK is 1			
5:1	<b>Reserved</b>	Access:	RO
		Format:	MBZ
0	<b>Ctx Base is Enabled</b>	Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		1'b0 : The MDRB base has not been enabled, so don't do the MDRB context save (This is default value and BIOS has to program it to enable context save) 1'b1 : The MDRB base has been enabled, so go ahead with the context save	



## MDRB Context Base 2

MDRB_CTXBASE2 - MDRB Context Base 2						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	00DCCh					
RC6 Base Location NOTE: This register is not used since MDRB unit is no more there.						
DWord	Bit	Description				
0	31:0	<b>MDRB Memory Base High</b> <table border="1"><tr><td>Access:</td><td>R/W Lock</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> <p>This field is used to set the base of memory where the RC6 power context will be saved This value MUST be above the base and below the top of stolen memory This register is locked (becomes read-only) when RC6MEMLOCK is 1</p>	Access:	R/W Lock	_Custom_GTIReset:	BUS
Access:	R/W Lock					
_Custom_GTIReset:	BUS					

## MED0HCP0PowerGoodDelay

<b>MED0HCP0_PG_DLY - MED0HCP0PowerGoodDelay</b>		
Register Space:	MMIO: GTTMMADR	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
IA/Context savable by MGSR/punit		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:16	<b>Power Good Delay</b>
		Default Value: 00C8h PWRGOOD_DLY Value
	Access: R/W	
	15:0	<b>RAMP Delay</b>
Default Value: 00C8h RAMP_DLY Value		
Access: R/W		



## MED0MFX0PowerGoodDelay

MED0MFX0_PG_DLY - MED0MFX0PowerGoodDelay		
Register Space:	MMIO: GTTMMADR	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
IA/Context savable by MGSR/punit		
DWord	Bit	Description
0	31:16	<b>Power Good Delay</b>
		Default Value: 00C8h PWRGOOD_DLY Value
	Access: R/W	
	15:0	<b>RAMP Delay</b>
Default Value: 00C8h RAMP_DLY Value		
Access: R/W		

## MED0PowerGoodDelay

<b>MED0_PG_DLY - MED0PowerGoodDelay</b>		
Register Space:	MMIO: GTTMMADR	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
IA/Context savable by MGSR/punit		
DWord	Bit	Description
0	31:16	<b>Power Good Delay</b>
		Default Value: 00C8h PWRGOOD_DLY Value
	Access: R/W	
	15:0	<b>RAMP Delay</b>
Default Value: 00C8h RAMP_DLY Value		
Access: R/W		



## MED1HCP0PowerGoodDelay

MED1HCP0_PG_DLY - MED1HCP0PowerGoodDelay		
Register Space:	MMIO: GTTMMADR	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
IA/Context savable by MGSR/punit		
DWord	Bit	Description
0	31:16	<b>Power Good Delay</b>
		Default Value: 00C8h PWRGOOD_DLY Value
	Access: R/W	
	15:0	<b>RAMP Delay</b>
Default Value: 00C8h RAMP_DLY Value		
Access: R/W		



## MED1MFX0PowerGoodDelay

MED1MFX0_PG_DLY - MED1MFX0PowerGoodDelay		
Register Space:	MMIO: GTTMMADR	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
IA/Context savable by MGSR/punit		
DWord	Bit	Description
0	31:16	<b>Power Good Delay</b>
		Default Value: 00C8h PWRGOOD_DLY Value
	Access: R/W	
	15:0	<b>RAMP Delay</b>
Default Value: 00C8h RAMP_DLY Value		
	Access: R/W	



## MED1PowerGoodDelay

<b>MED1_PG_DLY - MED1PowerGoodDelay</b>		
Register Space:	MMIO: GTTMMADR	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
IA/Context savable by MGSR/punit		
DWord	Bit	Description
0	31:16	<b>Power Good Delay</b>
		Default Value: 00C8h PWRGOOD_DLY Value
	Access: R/W	
	15:0	<b>RAMP Delay</b>
Default Value: 00C8h RAMP_DLY Value		
Access: R/W		

## Media BONUS2 Reg

MEDIASPCBONUS2 - Media BONUS2 Reg		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	24098h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO
		Format: MBZ
	7	<b>BONUS2 BIT 7</b>
		Access: R/W
		_Custom_GTIReset: BUS
	SLICE 0 BONUS2 BIT:	
	'0' : Initiate power down sequence ( clk/rst/fwe)	
	'1' : Initiate power up sequence ( clk/rst/fwe)	
	6	<b>BONUS2 BIT 6</b>
		Access: R/W
		_Custom_GTIReset: BUS
	SLICE 0 BONUS2 BIT:	
	'0' : Initiate power down sequence ( clk/rst/fwe)	
	'1' : Initiate power up sequence ( clk/rst/fwe)	
	5	<b>BONUS2 BIT 5</b>
		Access: R/W
		_Custom_GTIReset: BUS
	SLICE 0 BONUS2 BIT:	
	'0' : Initiate power down sequence ( clk/rst/fwe)	
'1' : Initiate power up sequence ( clk/rst/fwe)		
4	<b>BONUS2 BIT 4</b>	
	Access: R/W	
	_Custom_GTIReset: BUS	
SLICE 0 power well request:		
'0' : Initiate Power Down request		
'1' : Initiate Power UP req		

<b>MEDIASPCBONUS2 - Media BONUS2 Reg</b>						
	3	<p><b>BONUS2 BIT 3</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SLICE 0 BONUS2 BIT:            '0' : Initiate power down sequence ( clk/rst/fwe)            '1' : Initiate power up sequence ( clk/rst/fwe)</p>	Access:	R/W	_Custom_GTIReset:	BUS
	Access:	R/W				
	_Custom_GTIReset:	BUS				
	2	<p><b>BONUS2 BIT 2</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SLice 0 power well request:            '0' : Initiate Power Down request            '1' : Initiate Power UP req</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W					
_Custom_GTIReset:	BUS					
1	<p><b>BONUS2 BIT 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SLICE 0 BONUS2 BIT:            '0' : Initiate power down sequence ( clk/rst/fwe)            '1' : Initiate power up sequence ( clk/rst/fwe)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					
0	<p><b>BONUS2 BIT 0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SLice 0 power well request:            '0' : Initiate Power Down request            '1' : Initiate Power UP req</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					

## Media Die Recovery

<b>MED_DIE_RECOVERY - Media Die Recovery</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	12298h	
Name:	VCS Media Die Recovery	
ShortName:	VCS_MED_DIE_RECOVERY	
This register is stored in the VCS but is used in the HWM unit. This register programs the die recovery override and engine ID's.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:12	<b>Reserved</b>
		Access: RO
		Format: MBZ
	11:9	<b>Forced Next Engine ID</b>
		Access: R/W This field is the next engine ID.
	8	<b>Force Next Engine ID</b>
		Access: R/W The bit forces the next engine ID.
7:4	<b>Reserved</b>	
	Access: RO Format: MBZ	
3:1	<b>Forced Previous Engine ID</b>	
	Access: R/W This field is the previous engine ID.	
0	<b>Force Previous Engine ID</b>	
	Access: R/W The bit forces the previous engine ID.	



## Media FIFO Messaging Register for Shadow Register Unit

<b>MSG_FIFO_MGSR_MEDIA - Media FIFO Messaging Register for Shadow Register Unit</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	080E4h	
Name:	Media FIFO Messaging Register for Shadow Register Unit	
ShortName:	MSG_FIFO_MGSR_MEDIA	
<p>Register that has the ACK information, back from MGSR as to whether a specific VD/VE Box has been blocked/unblocked</p> <p>0 -- Box has been blocked</p> <p>1 -- Box has been unblocked</p> <p>Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].</p> <p>To set bit0, for example, the data would be 0x0001_0001.</p> <p>To clear bit0, for example, the data would be 0x0001_0000.</p> <p>Note that mask bit is the data bit offset + 16.</p> <p>Message registers are protected from non-GT writes via the Message Channel.</p>		
DWord	Bit	Description
0	31:12	<b>Reserved</b>
		Access: RO
		Format: MBZ
11		<b>Acknowledge that Media FIFO has been Blocked for VEBOX3</b>
		Access: R/W
		_Custom_GTIRreset: BUS
<p>Acknowledge that MEDIA FIFO has been Blocked for VEBOX3</p> <p>1'b0 : Media FIFO Block Ack for VEBOX3(default)</p> <p>1'b1 : Media FIFO Unblock Ack VEBOX3</p> <p>Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>		
10		<b>Acknowledge that Media FIFO has been Blocked for VEBOX2</b>
		Access: R/W
		_Custom_GTIRreset: BUS
<p>Acknowledge that MEDIA FIFO has been Blocked for VEBOX2</p> <p>1'b0 : Media FIFO Block Ack for VEBOX2(default)</p> <p>1'b1 : Media FIFO Unblock Ack VEBOX2</p> <p>Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>		
9		<b>Acknowledge that Media FIFO has been Blocked for VEBOX1</b>

## MSG\_FIFO\_MGSR\_MEDIA - Media FIFO Messaging Register for Shadow Register Unit

		Access:	R/W
		_Custom_GTIReset:	BUS
		Acknowledge that MEDIA FIFO has been Blocked for VEBOX1 1'b0 : Media FIFO Block Ack for VEBOX1(default) 1'b1 : Media FIFO Unblock Ack VEBOX1 Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.	
	8	<b>Acknowledge that Media FIFO has been Blocked for VEBOX0</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Acknowledge that MEDIA FIFO has been Blocked for VEBOX0 1'b0 : Media FIFO Block Ack for VEBOX0(default) 1'b1 : Media FIFO Unblock Ack VEBOX0 Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.	
	7	<b>Acknowledge that Media FIFO has been Blocked for VDBOX7</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Acknowledge that MEDIA FIFO has been Blocked for VDBOX7 1'b0 : Media FIFO Block Ack for VDBOX7(default) 1'b1 : Media FIFO Unblock Ack VDBOX7 Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.	
	6	<b>Acknowledge that Media FIFO has been Blocked for VDBOX6</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Acknowledge that MEDIA FIFO has been Blocked for VDBOX6 1'b0 : Media FIFO Block Ack for VDBOX6(default) 1'b1 : Media FIFO Unblock Ack VDBOX6 Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.	
	5	<b>Acknowledge that Media FIFO has been Blocked for VDBOX5</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Acknowledge that MEDIA FIFO has been Blocked for VDBOX5 1'b0 : Media FIFO Block Ack for VDBOX5(default) 1'b1 : Media FIFO Unblock Ack VDBOX5 Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.	

## MSG\_FIFO\_MGSR\_MEDIA - Media FIFO Messaging Register for Shadow Register Unit

	4	<b>Acknowledge that Media FIFO has been Blocked for VDBOX4</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	<p>Acknowledge that MEDIA FIFO has been Blocked for VDBOX4            1'b0 : Media FIFO Block Ack for VDBOX4(default)            1'b1 : Media FIFO Unblock Ack VDBOX4            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>		
3	<b>Acknowledge that Media FIFO has been Blocked for VDBOX3</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
<p>Acknowledge that MEDIA FIFO has been Blocked for VDBOX3            1'b0 : Media FIFO Block Ack for VDBOX3(default)            1'b1 : Media FIFO Unblock Ack VDBOX3            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>			
2	<b>Acknowledge that Media FIFO has been Blocked for VDBOX2</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
<p>Acknowledge that MEDIA FIFO has been Blocked for VDBOX2            1'b0 : Media FIFO Block Ack for VDBOX2(default)            1'b1 : Media FIFO Unblock Ack VDBOX2            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>			
1	<b>Acknowledge that Media FIFO has been Blocked for VDBOX1</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
<p>Acknowledge that MEDIA FIFO has been Blocked for VDBOX1            1'b0 : Media FIFO Block Ack for VDBOX1(default)            1'b1 : Media FIFO Unblock Ack VDBOX1            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>			
0	<b>Acknowledge that Media FIFO has been Blocked for VDBOX0</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
<p>Acknowledge that MEDIA FIFO has been Blocked for VDBOX0            1'b0 : Media FIFO Block Ack for VDBOX0(default)            1'b1 : Media FIFO Unblock Ack VDBOX0            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>			



## Media PFET control register with lock

MEDIASPCPFETCTL - Media PFET control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24088h		
DWord	Bit	Description	
0	31	<b>PFET Control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		0 = Bits of MEDIA PFETCTL register are R/W 1 = All bits of MEDIA PFETCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:24		<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
23		<b>Power Well Status</b>	
		Access:	RO
		_Custom_GTIRreset:	BUS
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
22		<b>Powergood timer error</b>	
		Access:	RO
		_Custom_GTIRreset:	BUS
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	

## MEDIASPCPFETCTL - Media PFET control register with lock

21:19	<b>Delay from enabling secondary PFETs to power good.</b>		
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		Delay from enabling secondary PFETs to power good 3'b000: 40ns 3'b001: 80ns 3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns	
		<b>Value</b>	<b>Name</b>
		101b	[Default]
18:16	<b>Strobe pulse period</b>		
		Default Value:	011b
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		Time period b/w two adjacent strobes to the primary FETs 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)	
15:0	<b>PFET Ladder Step Sequence</b>		
		Default Value:	1111111111111111b
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		PFET Ladder STEP sequence The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage. The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0] Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal. 15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15. 15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped. 15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped. 15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.	

## Media Power Context Save request

MEDIAPGCTXREQ - Media Power Context Save request						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	24084h					
DWord	Bit	Description				
0	31:16	<b>Message Mask</b>				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Message Mask bits for lower 16 bits</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
15:10	<b>Reserved</b>					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
9		<b>Power context save request</b>				
		<table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Power Context Save Request            1'b0 : Power context save is not being requested            1'b1 : Power context save is being requested            CPUUnit self-clears this bit upon sampling.</p>	Access:	R/W Set	_Custom_GTIReset:	BUS
	Access:	R/W Set				
_Custom_GTIReset:	BUS					
8:0	<b>Power Context Save request credit count</b>					
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>QWord Credits for Power Context Save Request            Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least)            Maximum Credits = 511 : Unit may send 511 QWord pairs            A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit.            Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W					
_Custom_GTIReset:	BUS					

## Media Power Down FSM control register with lock

<b>MEDIASPCPOWERDNFSMCTL - Media Power Down FSM control register with lock</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24090h		
DWord	Bit	Description	
0	31	<b>power down control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of MEDIA1 POWERDNFSMCTL register are R/W 1 = All bits of MEDIA1 POWERDNFSMCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:13	<b>Reserved</b>	Access:	RO
		Format:	MBZ
12	<b>Leave firewall disabled</b>	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows 1 = Leave firewall disabled, i.e don't firewall the gated domain, but complete logical flow	
11	<b>Leave reset de-asserted</b>	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e assert resets during power down flows 1 = Leave reset de-asserted mode, i.e don't assert reset, but complete logical flow	

## MEDIASPCPOWERDNFSMCTL - Media Power Down FSM control register with lock

10	<b>Leave CLKs ON</b>	
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
	<p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings:            0 = Default mode, i.e gate clocks during power down flows            1 = Leave CLKs ON mode, i.e don't clock gate, but complete logical flow</p>	
9	<b>Leave FET On</b>	
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
	<p>When This bit is set SPC will not turn off the PFET even though it will complete the flow with PM</p> <p>Encodings:            0 = Default mode, i.e power off fets during power down flows            1 = Leave ON mode, i.e don't power off pfet, but complete logical flow</p>	
8:6	<b>Power Down state 3</b>	
	Default Value:	010b
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
<p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings:            000 = Assert Reset            001 = Firewall ON            010 = Gate clocks            1xx = Rsvd for future            Default : Gate Clocks</p>		
5:3	<b>Power Down state 2</b>	
	Default Value:	001b
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
<p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings:            000 = Assert Reset            001 = Firewall ON            010 = Gate clocks            1xx = Rsvd for future            Default :Firewall ON</p>		

## MEDIASPCPOWERDNFSMCTL - Media Power Down FSM control register with lock

	2:0	<b>Power Down state 1</b>	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		<p>This will be the 1st state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default : Assert Reset</p>	

## Media Power Gate Control Request

MEDIAPGCTLREQ - Media Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24080h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	<b>Message Mask</b>	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:2	<b>Reserved</b>	Access:	RO
		Format:	MBZ
1	<b>CLK RST FWE Request</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
		Media1 CLK RST FWE request: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
0	<b>Power Gate Request</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
		Media1 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	



## Media Power on FSM control register with lock

<b>MEDIASPCPOWERUPFSMCTL - Media Power on FSM control register with lock</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	2408Ch		
DWord	Bit	Description	
0	31	<b>power up control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of MEDIA1 POWERUPFSMCTL register are R/W 1 = All bits of MEDIA1 POWERUPFSMCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared ( i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
	30:9	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	8:6	<b>Power UP state 3</b>	
		Default Value:	010b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		This will be the 3rd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	
5:3	<b>Power UP state 2</b>		
	Default Value:	001b	
	Access:	R/W Lock	
	_Custom_GTIReset:	BUS	
This will be the 2nd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF			



## MEDIASPCPOWERUPFSMCTL - Media Power on FSM control register with lock

	2:0	<b>Power UP state 1</b>	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		<p>This will be the 1st state after power is turned ON in the well</p> <p>Encodings:</p> <p>000 = Clock Ungate</p> <p>001 = Firewall OFF</p> <p>010 = De-assert resets</p> <p>1xx = Rsvd for future</p> <p>Default - Clock Ungate</p>	



## Media unit Level Clock Gating override during rstflow 94B0

<b>MEDMISCCP94B0 - Media unit Level Clock Gating override during rstflow 94B0</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	094B0h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:1	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	0	<b>miscpcp Clock Gating Disable during rstflow</b>	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
miscpcp Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			

## MEMRR\_BASE\_LSB

MEMRR_BASE_LSB - MEMRR_BASE_LSB			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	108340h		
<p>The EMRR range is used to protect Xucode memory from unauthorized reads and writes. Any IO access to this range is aborted. This register controls the location of the EMRR range by indicating its starting address. It functions in tandem with the EMRR mask register.</p>			
DWord	Bit	Description	
0	31:12	<b>RANGE_BASE</b>	
		Default Value:	0000000h
		Access:	RO
		_Custom_GTIReset:	BUS
	This field corresponds to bits 38:12 of the base address memory range which is allocated to EMRR memory.		
	11:4	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	3	<b>CONFIGURED</b>	
		Default Value:	0h
		Access:	RO
		_Custom_GTIReset:	BUS
This bitfield is required to enable the PRMRR range			
2:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	



## MEMRR\_BASE\_MSB

MEMRR_BASE_MSB - MEMRR_BASE_MSB			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	108344h		
The EMRR range is used to protect Xucode memory from unauthorized reads and writes. Any IO access to this range is aborted. This register controls the location of the EMRR range by indicating its starting address. It functions in tandem with the EMRR mask register.			
DWord	Bit	Description	
0	31:0	<b>RANGE_BASE</b>	
		Default Value:	000h
		Access:	RO
		_Custom_GTIRreset:	BUS
This field corresponds to bits 63:12 of the base address memory range which is allocated to EMRR memory.			

## MEMRR\_MASK\_LSB

MEMRR_MASK_LSB - MEMRR_MASK_LSB			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	108380h		
This register controls the size of the EMRR range by indicating which address bits must match the EMRR base register value.			
DWord	Bit	Description	
0	31:12	<b>RANGE_BASE</b>	
		Default Value:	0000000h
		Access:	RO
		_Custom_GTIRReset:	BUS
This field indicates which address bits must match EMRR base in order to qualify as an EMRR access.			
11	11	<b>RANGE_EN</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIRReset:	BUS
Indicates whether the EMRR range is enabled and valid.			
10	10	<b>LOCK</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIRReset:	BUS
Setting this bit locks all writeable settings in this register, including itself.			
9:0	9:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ



## MEMRR\_MASK\_MSB

MEMRR_MASK_MSB - MEMRR_MASK_MSB		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	108384h	
This register controls the size of the EMRR range by indicating which address bits must match the EMRR base register value.		
DWord	Bit	Description
0	31:0	<b>RANGE_MASK</b>
		Default Value: 000h
		Access: RO
		_Custom_GTIReset: BUS
		This field indicates which address bits must match EMRR base in order to qualify as an EMRR access.

## MESH Invocation Counter

MESH_INVOCATION_COUNT - MESH Invocation Counter				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	026E0h			
Name:	MESH Invocation Counter			
ShortName:	MESH_INVOCATION_COUNT			
<p>The <b>MESH_INVOCATION_COUNT</b> accumulates <u>API-level</u> MeshShader invocations dispatched by the pipeline. For each MeshShader ThreadGroup dispatched, this register is incremented by the thread group size. This register does <u>not</u> count EU thread dispatches.</p> <p>SW shall comprehend that a pipeline flush is required to ensure that preceding MeshShader work is included in the register value.</p>				
DWord	Bit	Description		
0	63:32	<p><b>MESH Invocation Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Number of patch objects processed by the MESH stage. Updated only when MESH Enable and MESH Statistics Enable are set in 3DSTATE_MESH</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>MESH Invocation Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Number of patch objects processed by the MESH stage. Updated only when MESH Enable and MESH Statistics Enable are set in 3DSTATE_MESH</p>	Access:	R/W	
Access:	R/W			



## MESH Invocation Counter per Slice

<b>MESH_INVOCATION_COUNT_SLICE - MESH Invocation Counter per Slice</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	065C0h-065C7h			
Name:	MESH Invocation Counter per Slice			
ShortName:	MESH_INVOCATION_COUNT_SLICE_SVGUNIT			
Address:	175C0h-175C7h			
Name:	MESH Invocation Counter per Slice			
ShortName:	MESH_INVOCATION_COUNT_SLICE_SVGRUNIT			
<p>The <b>MESH_INVOCATION_COUNT</b> accumulates <u>API-level</u> MeshShader invocations dispatched by the pipeline per Gslice. For each MeshShader ThreadGroup dispatched in that Gslice, this register is incremented by the thread group size. This register <u>does not</u> count EU thread dispatches. SW shall comprehend that a pipeline flush is required to ensure that preceding MeshShader work is included in the register value.</p>				
DWord	Bit	Description		
0..1	63:32	<p><b>MESH Invocation Count UDW in Slice</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Number of patch objects processed by the MESH stage within the slice. Updated only when MESH Enable and MESH Statistics Enable are set in 3DSTATE_MESH</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>MESH Invocation Count LDW in Slice</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Number of patch objects processed by the MESH stage within the slice. Updated only when MESH Enable and MESH Statistics Enable are set in 3DSTATE_MESH</p>	Access:	R/W	
Access:	R/W			



## Message Address

<b>MA_0_2_0_PCI - Message Address</b>			
Register Space:	PCI: 0/2/0		
Size (in bits):	64		
Address:	000B0h		
This register contains the Message Address for MSIs sent by the device.			
DWord	Bit	Description	
0	63:32	<b>Message Address Field MSB</b>	
		Default Value:	0x00000000
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Used by system software to assign an MSI address to the device. The device handles an MSI by writing the padded contents of the MD register to this address.
	31:2	<b>Message Address Field LSB</b>	
		Default Value:	0x00000000
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Used by system software to assign an MSI address to the device. The device handles an MSI by writing the padded contents of the MD register to this address.
1:0	<b>Force Dword Align</b>		
	Default Value:	00b	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
		Hardwired to 0 so that addresses assigned by system software are always aligned on a DWORD address boundary.	



## Message Control

<b>MC_0_2_0_PCI - Message Control</b>			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	000AEh		
<p>Message Signaled Interrupt control register. System software can modify bits in this register, but the device is prohibited from doing so. If the device writes the same message multiple times, only one of those messages is guaranteed to be serviced. If all of them must be serviced, the device must not generate the same message again until the driver services the earlier one.</p>			
DWord	Bit	Description	
0	15:9	<b>Reserved</b>	
		Access: RO	
		Format: MBZ	
	8	<b>Per Vector Mask Capable</b>	
		Default Value: 1b	
		Access: RO	
		_Custom_GTIRreset: BUS SR-IOV requires this capability.	
	7	<b>64 Bit Capable</b>	
		Access: RO	
		_Custom_GTIRreset: BUS	
		<b>Description</b>	
		Hardwired to 01 to indicate that the function is capable of generating a 64-bit memory address.	
<b>Value</b>		<b>Name</b>	
1b		[Default]	
6:4	<b>Multiple Message Enable</b>		
	Default Value: 000b		
	Access: R/W		
	_Custom_GTIRreset: BUS		
<p>System software programs this field to indicate the actual number of messages allocated to this device. This number will be equal to or less than the number actually requested. Value: Number of requests 000: 1001: 2010: 4011: 8100: 16101: 32110: Reserved 111: Reserved</p>			

## MC\_0\_2\_0\_PCI - Message Control

3:1	<b>Multiple Message Capable</b>	
	Default Value:	000b
	Access:	RO
	_Custom_GTIReset:	BUS
<p>System Software reads this field to determine the number of messages being requested by this device. Hardwired to 000b to indicate number of requests is 1.</p>		
0	<b>MSI Enable</b>	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
<p>Controls the ability of this device to generate MSIs.</p>		



## Message Data

MD_0_2_0_PCI - Message Data								
Register Space:	PCI: 0/2/0							
Size (in bits):	16							
Address:	000B8h							
This register contains the Message Data for MSIs sent by the device.								
DWord	Bit	Description						
0	15:0	<b>MESSDATA</b> <table border="1"><tr><td>Default Value:</td><td>0000000000000000b</td></tr><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> <p>Base message data pattern assigned by system software and used to handle an MSI from the device. When the device must generate an interrupt request, it writes a 32-bit value to the memory address specified in the MA register. The upper 16 bits are always set to 0. The lower 16 bits are supplied by this register.</p>	Default Value:	0000000000000000b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0000000000000000b							
Access:	R/W							
_Custom_GTIReset:	BUS							

## Message Signaled Interrupts Capability ID

<b>MSI_CAPID_0_2_0_PCI - Message Signaled Interrupts Capability ID</b>								
Register Space:	PCI: 0/2/0							
Size (in bits):	16							
Address:	000ACh							
When a device supports MSI it can generate an interrupt request to the processor by writing a predefined data item (a message) to a predefined memory address.								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	15:8	<b>Pointer to Next Capability</b> <table border="1"> <tr> <td>Default Value:</td> <td>11010000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This is a hardwired pointer to the next item in the capabilities list.</p>	Default Value:	11010000b	Access:	RO	_Custom_GTIReset:	BUS
	Default Value:	11010000b						
Access:	RO							
_Custom_GTIReset:	BUS							
7:0	<b>Capability ID</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000101b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This field is hardwired to the value 05h to identify the CAP_ID as being for MSI registers.</p>	Default Value:	00000101b	Access:	RO	_Custom_GTIReset:	BUS	
Default Value:	00000101b							
Access:	RO							
_Custom_GTIReset:	BUS							



## MFC\_AVC\_CABAC\_INSERTION\_COUNT

AVC_CABAC_INSERTION_COUNT - MFC_AVC_CABAC_INSERTION_COUNT		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	128ACh	
This register stores the count in bytes of <b>CABAC_ZERO_WORD</b> insertion. It is primarily provided for <b>statistical data gathering</b> .		
DWord	Bit	Description
0	31:0	<b>MFC AVC Cabac Insertion Count</b> Access: RO Total number of bytes in the bitstream output before for the CABAC zero word insertion. This count is updated each time when the insertion count is incremented.

## MFC\_AVC Bitstream Decoding Front-End Parsing Logic Error Counter

MFC_VIN_AVD_ERROR_CNTR - MFC_AVC Bitstream Decoding Front-End Parsing Logic Error Counter			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	12804h		
DWord	Bit	Description	
0 avd_error_flagsR[31:0]	31:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ



## MFC Image Status Control

MFC_IMAGE_STATUS_CONTROL - MFC Image Status Control		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	128B8h	
This register stores the suggested data for next frame in multi-pass.		
DWord	Bit	Description
0	31:24	<b>Cumulative slice delta QP</b> Access: RO
	23:16	<b>QP Value</b> Access: RO suggested slice QP delta value for frame level Rate control. This value can be +ve or -ve
	15	<b>QP-Polarity Change</b> Access: RO Cumulative slice delta QP polarity change.
	14:13	<b>Num-Pass Polarity Change</b> Access: RO Number of passes after cumulative slice delta QP polarity changes.
	12	<b>Reserved</b>
	11:8	<b>Total Num-Pass</b> Access: RO
	7:4	<b>Reserved</b> Access: RO
		Format: MBZ
	3	<b>Missing Huffman Code</b> Access: RO Jpeg HW encoder reports if Huffman table entry is missing.
	2	<b>Panic</b> Access: RO Panic triggered to avoid too big packed file.
	1	<b>Frame Bit Count</b> Access: RO Frame Bit count over-run/under-run flag
	0	<b>Max Conformance Flag</b> Access: RO Max Macroblock conformance flag or Frame Bit count over-run/under-run



## MFC Image Status Mask

MFC_IMAGE_STATUS_MASK - MFC Image Status Mask				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	128B4h			
This register stores the image status(flags).				
DWord	Bit	Description		
0	31:0	<b>Control Mask</b> <table border="1" data-bbox="574 678 1466 722"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Control Mask for dynamic frame repeat.	Access:	RO
Access:	RO			



## MFC QP Status Count

MFC_QUP_CT - MFC QP Status Count				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	128BCh			
This register stores the suggested QP COUNTS in multi-pass.				
DWord	Bit	Description		
0	31:24	<b>Cumulative QP Adjust</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Cumulative QP adjustment after multiple passes. If there is no need to multi-pass, this value would be zero. (This is in sign magnitude form).</p>	Access:	RO
Access:	RO			
Format:	U8			
	23:0	<b>Cumulative QP</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U24</td> </tr> </table> <p>Cumulative QP for all MB of a Frame ( Can be used for computing average QP).</p>	Access:	RO
Access:	RO			
Format:	U24			

## MFD Error Status

<b>MFD_ERROR_STATUS - MFD Error Status</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1C0800h	
ShortName:	MFD_ERROR_STATUS_VCS0	
Description:	For VDBox0	
Address:	1C4800h	
ShortName:	MFD_ERROR_STATUS_VCS1	
Description:	For VDBox1	
Address:	1D0800h	
ShortName:	MFD_ERROR_STATUS_VCS2	
Description:	For VDBox2	
Address:	1D4800h	
ShortName:	MFD_ERROR_STATUS_VCS3	
Description:	For VDBox3	
Address:	1E0800h	
ShortName:	MFD_ERROR_STATUS_VCS4	
Description:	For VDBox4	
Address:	1E4800h	
ShortName:	MFD_ERROR_STATUS_VCS5	
Description:	For VDBox5	
Address:	1F0800h	
ShortName:	MFD_ERROR_STATUS_VCS6	
Description:	For VDBox6	
Address:	1F4800h	
ShortName:	MFD_ERROR_STATUS_VCS7	
Description:	For VDBox7	
<p>This register stores the error status flags and count reports by the bit-stream decoder. This register is not part of hardware context save and restore. Driver should read the content prior to starting a new batch/frame.</p>		
DWord	Bit	Description
0	31:20	<b>Reserved</b>
		Access: RO
		Format: MBZ

## MFD\_ERROR\_STATUS - MFD Error Status

19:16	<p><b>AVC Short Format Error Flags</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Access:</td> <td>RO</td> </tr> <tr> <td>Exists If:</td> <td>// AVC Short Format == True</td> </tr> </table> <p>Bit-stream error detected by VLD short format bit-stream decoder. These flags are reset at the beginning of a frame and updated until starting of another frame.</p> <p>[19] Slice Type SE Error Flag Invalid Slice Type SE</p> <p>[18] MMCO SE Error Flag Invalid memory management control operation SE. MMCO Loop does not end (mmco control != 0) even after all MMCO SEs are decoded OR MMCO SEs are still being decoded and MMCO SE loop end (mmco control == 0) is hit</p> <p>[17] Reordering IDC Error Flag Syntax Element modification_of_pic_nums_idc &gt;= 6 OR modification_of_pic_nums_idc != 3 (end of reordering loop) but reordering count has already hit maximum value</p> <p>[16] Premature bitstream end is hit before finishing slice header decode</p>	Access:	RO	Exists If:	// AVC Short Format == True
Access:	RO				
Exists If:	// AVC Short Format == True				
15:0	<p><b>Bit-stream Error flags</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Access:</td> <td>RO</td> </tr> <tr> <td>Exists If:</td> <td>// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True</td> </tr> </table> <p>Bitstream error detected by the VLD bit-stream decoder. These flags are reset at the beginning of a frame and updated until starting of another frame.</p> <p>AVC CAVLC: Please refer to AVC CAVLC table for each bit field</p> <p>AVC CABAC: Please refer to AVC CABAC table for each bit field</p> <p>VC1: Please refer to VC1 table for each bit field</p> <p>MPEG2: Please refer to MPEG2 table for each bit field</p>	Access:	RO	Exists If:	// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True
Access:	RO				
Exists If:	// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True				

## MFD Picture Parameter

<b>MFD_PICTURE_PARAM - MFD Picture Parameter</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	1C0820h	
ShortName:	MFD_PICTURE_PARAM_VCS0	
Description:	For VDbbox0	
Address:	1C4820h	
ShortName:	MFD_PICTURE_PARAM_VCS1	
Description:	For VDbbox1	
Address:	1D0820h	
ShortName:	MFD_PICTURE_PARAM_VCS2	
Description:	For VDbbox2	
Address:	1D4820h	
ShortName:	MFD_PICTURE_PARAM_VCS3	
Description:	For VDbbox3	
Address:	1E0820h	
ShortName:	MFD_PICTURE_PARAM_VCS4	
Description:	For VDbbox4	
Address:	1E4820h	
ShortName:	MFD_PICTURE_PARAM_VCS5	
Description:	For VDbbox5	
Address:	1F0820h	
ShortName:	MFD_PICTURE_PARAM_VCS6	
Description:	For VDbbox6	
Address:	1F4820h	
ShortName:	MFD_PICTURE_PARAM_VCS7	
Description:	For VDbbox7	
DWord	Bit	Description
0	31:0	<b>Reserved</b>
		Access: RO
		Format: MBZ



## MFX Frame BitStream SE/BIN Count

<b>MFX_SE_BIN_CT - MFX Frame BitStream SE/BIN Count</b>				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	1C086Ch			
ShortName:	MFX_SE_BIN_CT_VCS0			
Description:	For VDBox0			
Address:	1C486Ch			
ShortName:	MFX_SE_BIN_CT_VCS1			
Description:	For VDBox1			
Address:	1D086Ch			
ShortName:	MFX_SE_BIN_CT_VCS2			
Description:	For VDBox2			
Address:	1D486Ch			
ShortName:	MFX_SE_BIN_CT_VCS3			
Description:	For VDBox3			
Address:	1E086Ch			
ShortName:	MFX_SE_BIN_CT_VCS4			
Description:	For VDBox4			
Address:	1E486Ch			
ShortName:	MFX_SE_BIN_CT_VCS5			
Description:	For VDBox5			
Address:	1F086Ch			
ShortName:	MFX_SE_BIN_CT_VCS6			
Description:	For VDBox6			
Address:	1F486Ch			
ShortName:	MFX_SE_BIN_CT_VCS7			
Description:	For VDBox7			
<p>This register stores the number of BINs (AVC CABAC) and SEs (CAVLD, VLD) decoded in a frame. This register is not part of hardware context save and restore.</p>				
DWord	Bit	Description		
0	31:0	<p><b>MFX Frame Bit-stream SE/BIN Count</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <p>Total number of BINs/SEs decoded in current frame. This number is used with frame performance count to derive Bin/clock or SE/clock.</p>	Access:	RO
Access:	RO			

## MFX Frame Macroblock Count

<b>MFX_MB_COUNT - MFX Frame Macroblock Count</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1C0868h	
ShortName:	MFX_MB_COUNT_VCS0	
Description:	For VDBox0	
Address:	1C4868h	
ShortName:	MFX_MB_COUNT_VCS1	
Description:	For VDBox1	
Address:	1D0868h	
ShortName:	MFX_MB_COUNT_VCS2	
Description:	For VDBox2	
Address:	1D4868h	
ShortName:	MFX_MB_COUNT_VCS3	
Description:	For VDBox3	
Address:	1E0868h	
ShortName:	MFX_MB_COUNT_VCS4	
Description:	For VDBox4	
Address:	1E4868h	
ShortName:	MFX_MB_COUNT_VCS5	
Description:	For VDBox5	
Address:	1F0868h	
ShortName:	MFX_MB_COUNT_VCS6	
Description:	For VDBox6	
Address:	1F4868h	
ShortName:	MFX_MB_COUNT_VCS7	
Description:	For VDBox7	
<p>This register stores the number of Macro-blocks decoded/encoded in current frame. This register is not part of hardware context save and restore.</p>		
DWord	Bit	Description
0	31:20	<b>MBZ</b>
		Access: RO
		Exists If: // JPEG == True
		Format: MBZ

<b>MFX_MB_COUNT - MFX Frame Macroblock Count</b>							
	This field is currently reserved						
31:16	<p><b>Intra MB Count</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Exists If:</td> <td>// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True</td> </tr> <tr> <td>Format:</td> <td>U16</td> </tr> </table>	Access:	RO	Exists If:	// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True	Format:	U16
Access:	RO						
Exists If:	// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True						
Format:	U16						
19:0	<p><b>JPEG Block Count</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Exists If:</td> <td>// JPEG == True</td> </tr> <tr> <td>Format:</td> <td>U20</td> </tr> </table> <p>This 20-bit field indicates the number of 8x8 blocks within the JPEG frame. This field is clear at the start of decoding a new frame.</p>	Access:	RO	Exists If:	// JPEG == True	Format:	U20
Access:	RO						
Exists If:	// JPEG == True						
Format:	U20						
15:0	<p><b>Number of MB Concealment</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Exists If:</td> <td>// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True</td> </tr> </table> <p>This 16-bit field indicates the number of MB is concealed by hardware. This field is clear at the start of decoding a new frame.</p>	Access:	RO	Exists If:	// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True		
Access:	RO						
Exists If:	// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True						



## MFX Frame Row-Stored/BitStream Read Count

<b>MFX_ROW_PER_BS_COUNT - MFX Frame Row-Stored/BitStream Read Count</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	12880h	
This register stores the total number of row-stored/bit-stream read requests made by the pre-fetch engine per frame. This register is not part of hardware context save and restore.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:16	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	15:0	<b>MFX row-stored/bit-stream read request Count</b>
Access: RO Total number of row-stored/bit-stream read requests sent by the memory pre-fetch engine per frame.		



## MFx PAK MPEG TS STATUS

DWord		Bit	Description
Register Space: MMIO: 0/2/0			
Access: RO			
Size (in bits): 32			
Address: 12950h			
This register stores MPEGTS packet status information			
0	31:28	<b>Next Continuity Center</b>	
		Access:	RO
		Format:	U4
		HW will update the continuity counter the next MPEGTS packet stream for this stream ID needs to place in the bitstream.	
	27:16	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	15:0	<b>MPEGTS Packet Count</b>	
		Access:	RO
		Format:	U16
		This field counts the total number of written MPEGTS video packets by PAK HW. The PES header (which contains the PCR and PTS value) is included in this count as well.	

## MFX Pipeline Status Flags

<b>MFX_STATUS_FLAGS - MFX Pipeline Status Flags</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1C0838h	
ShortName:	MFX_STATUS_FLAGS_VCS0	
Description:	For VDBox0	
Address:	1C4838h	
ShortName:	MFX_STATUS_FLAGS_VCS1	
Description:	For VDBox1	
Address:	1D0838h	
ShortName:	MFX_STATUS_FLAGS_VCS2	
Description:	For VDBox2	
Address:	1D4838h	
ShortName:	MFX_STATUS_FLAGS_VCS3	
Description:	For VDBox3	
Address:	1E0838h	
ShortName:	MFX_STATUS_FLAGS_VCS4	
Description:	For VDBox4	
Address:	1E4838h	
ShortName:	MFX_STATUS_FLAGS_VCS5	
Description:	For VDBox5	
Address:	1F0838h	
ShortName:	MFX_STATUS_FLAGS_VCS6	
Description:	For VDBox6	
Address:	1F4838h	
ShortName:	MFX_STATUS_FLAGS_VCS7	
Description:	For VDBox7	
This register stores the various pipeline status flags. This register is not part of hardware context save and restore.		
DWord	Bit	Description
0	31:17	<b>Reserved</b>
		Access: RO
		Format: MBZ

## MFX\_STATUS\_FLAGS - MFX Pipeline Status Flags

	16	<b>MFX Active</b>	Access:	RO
	Frame decoding/encoding is in progress. Set on frame start; clear on frame end.			
	15:10	<b>Reserved</b>	Access:	RO
			Format:	MBZ
	9	<b>Streamout Enable</b>	Access:	RO
	8	<b>Reserved</b>	Access:	RO
	7	<b>Post Deblocking Mode Enable</b>	Access:	RO
	6	<b>Pre Deblocking Mode Enable</b>	Access:	RO
	5	<b>Decoder Mode Select</b>	Access:	RO
			<b>Value</b>	<b>Name</b>
			0	Configure the MFD Engine for VLD Mode
			1	Configure the MFD Engine for IT Mode
4	<b>Codec Select</b>	Access:	RO	
		<b>Value</b>	<b>Name</b>	
		0	Decode	
		1	Encode	
3:2	<b>Video Mode</b>	Access:	RO	
		<b>Value</b>	<b>Name</b>	
		00b	MPEG2	
		01b	VC1	
		10b	AVC	
		11b	JPEG	

## MFX\_STATUS\_FLAGS - MFX Pipeline Status Flags

	1	<b>Decoder Short Format Mode</b>		
		Access: <span style="float: right;">RO</span>		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0		AVC/VC1 Short Format Mode is in use
	1		AVC/VC1 Long Format Mode is in use	
	0	<b>Stitch Mode</b>		
		Access: <span style="float: right;">RO</span>		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b		Not in Stitch Mode
	1b		In the Special Stitch Mode	



## MFX SFC LOCK Request

<b>MFX_SFC_LOCK_REQUEST - MFX SFC LOCK Request</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	1C088Ch	
ShortName:	MFX_SFC_LOCK_REQUEST_VCS0	
Description:	For VDBox0	
Address:	1C488Ch	
ShortName:	MFX_SFC_LOCK_REQUEST_VCS1	
Description:	For VDBox1	
Address:	1D088Ch	
ShortName:	MFX_SFC_LOCK_REQUEST_VCS2	
Description:	For VDBox2	
Address:	1D488Ch	
ShortName:	MFX_SFC_LOCK_REQUEST_VCS3	
Description:	For VDBox3	
Address:	1E088Ch	
ShortName:	MFX_SFC_LOCK_REQUEST_VCS4	
Description:	For VDBox4	
Address:	1E488Ch	
ShortName:	MFX_SFC_LOCK_REQUEST_VCS5	
Description:	For VDBox5	
Address:	1F088Ch	
ShortName:	MFX_SFC_LOCK_REQUEST_VCS6	
Description:	For VDBox6	
Address:	1F488Ch	
ShortName:	MFX_SFC_LOCK_REQUEST_VCS7	
Description:	For VDBox7	
DWord	Bit	Description
0	31:1	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	0	<b>MFX_SFC_Forced_Lock</b>
Access: R/W		
Format: U1		

**MFX\_SFC\_LOCK\_REQUEST - MFX SFC LOCK Request**

		<p>This bit can only be set by driver and it has to be clear by driver as well. Driver should set this bit before issuing the software (watchdog timer) reset. It tells MFX that a software reset is going to happen. MFX then issues a forced lock to SFC. If SFC is currently locked to MFX, SFC should not unlock itself from MFX. If SFC is NOT currently locked to MFX, SFC should not accept the lock request from MFX. Driver needs to clear this bit after the software reset sequence is complete.</p>
--	--	---



## MFX SFC LOCK Status

<b>MFX_SFC_LOCK_STATUS - MFX SFC LOCK Status</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1C0890h	
ShortName:	MFX_SFC_LOCK_STATUS_VCS0	
Description:	For VDbbox0	
Address:	1C4890h	
ShortName:	MFX_SFC_LOCK_STATUS_VCS1	
Description:	For VDbbox1	
Address:	1D0890h	
ShortName:	MFX_SFC_LOCK_STATUS_VCS2	
Description:	For VDBox2	
Address:	1D4890h	
ShortName:	MFX_SFC_LOCK_STATUS_VCS3	
Description:	For VDBox3	
Address:	1E0890h	
ShortName:	MFX_SFC_LOCK_STATUS_VCS4	
Description:	For VDBox4	
Address:	1E4890h	
ShortName:	MFX_SFC_LOCK_STATUS_VCS5	
Description:	For VDBox5	
Address:	1F0890h	
ShortName:	MFX_SFC_LOCK_STATUS_VCS6	
Description:	For VDBox6	
Address:	1F4890h	
ShortName:	MFX_SFC_LOCK_STATUS_VCS7	
Description:	For VDBox7	
DWord	Bit	Description
0	31:2	<b>Reserved</b>
		Access: RO
		Format: MBZ



<b>MFX_SFC_LOCK_STATUS - MFX SFC LOCK Status</b>					
1	<p><b>MFX_SFC_Forced_Act</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This bit can only be set by hardware and it has to be clear by hardware as well. This bit is going to be polled by driver. This bit indicates that MFX has received MFX_SFC_Forced_Lock from driver and it has sent that signal to SFC. Once this bit is set, it indicates SFC status (lock or unlock) will not be changed anymore. Driver will be safe to start the reset process after this bit is set. Hardware has to de-assert this bit after driver de-assert MFX_SFC_Forced_Lock as well.</p>	Access:	RO	Format:	U1
Access:	RO				
Format:	U1				
0	<p><b>MFX_SFC_Usage</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This bit can only be set by hardware and it has to be clear by hardware as well. This bit indicates SFC is currently locked to MFX. This bit should be set after SFC accepts the lock request from MFX. This bit should be clear once SFC finishes the workload and unlocked from MFX. In case a reset happens on MFX, this bit must be reset once a new workload is received</p>	Access:	RO	Format:	U1
Access:	RO				
Format:	U1				



## MGCMD

<b>MGCMD - MGCMD</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	108300h	
Mirror GT hardware uses for Vtd state.		
DWord	Bit	Description
0	31	<b>TE</b>
		Access: <span style="float: right;">RO</span>
		_Custom_GTIReset: <span style="float: right;">BUS</span>
		0: Disable Vtd DMA remapping 1: Enable Vtd DMA remapping
	30:26	<b>Reserved</b>
		Access: <span style="float: right;">RO</span>
		Format: <span style="float: right;">MBZ</span>
	25	<b>IRE</b>
		Access: <span style="float: right;">RO</span>
		_Custom_GTIReset: <span style="float: right;">BUS</span>
		No HW usage model. 0: Disable interrupt-remapping hardware 1: Enable interrupt-remapping hardware
	24:0	<b>Reserved</b>
Access: <span style="float: right;">RO</span>		
Format: <span style="float: right;">MBZ</span>		

## MGSR GTI PD Control

GTIPD_CTRL - MGSR GTI PD Control		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
CrashLogSaved:	true	
CrashLogVisibility:	cspec	
Address:	00E04h-00E07h	
DWord	Bit	Description
0	31:16	<b>Mask Bits</b>
		Access: RO
	Mask bits apply to [15:0] of same register. If mask is set to 1, corresponding bit in [15:0] is written. If mask is set to 0, corresponding bit in [15:0] is unaffected.	
	15:6	<b>Reserved</b>
		Access: RO Format: MBZ
	5:4	<b>Reserved</b>
		Access: RO Format: MBZ
	3	<b>Reserved</b>
		Access: RO Format: MBZ
	2	<b>Render Unblock</b>
Default Value: 0b Block Access: R/WC Render unblock (1) or block (0)		
1	<b>Reserved</b>	
	Access: RO Format: MBZ	
0	<b>GT Unblock</b>	
	Default Value: 0b Block Access: R/WC GT unblock (1) or block (0)	



## MGSR Media PD Control

MEDIAPD_CTRL - MGSR Media PD Control		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
CrashLogSaved:	true	
CrashLogVisibility:	cspec	
Address:	00E00h-00E03h	
DWord	Bit	Description
0	31:16	<b>Mask Bits</b>
		Access: RO
	Mask bits applied to [15:0] of same register. If mask is set to 1, corresponding bit in [15:0] is written. If mask is set to 0, corresponding bit in [15:0] is unaffected.	
	15:12	<b>Reserved</b>
Access: RO Format: MBZ		
11:8	<b>VEBOX Unblock</b>	
	Default Value: 0b Access: R/WC	
VEBOX unblock indications for VEBOX[3:0] (1) or block (0)		
7:0	<b>VDBox Unblock</b>	
	Default Value: 0b Access: R/WC	
VDBox unblock indications for VDBox[7:0] (1) or block (0) VDBox[1:0] reside in Media slice0, VDBox[3:2] in slice1, VDBox[5:4] in slice2, VDBox[7:6] in slice3		

## MGSR Programmable Shadow 0

PROGSHADOW_0 - MGSR Programmable Shadow 0		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	00EE0h-00EE3h	
DWord	Bit	Description
0	31:26	<b>Reserved</b>
		Access: RO
		Format: MBZ
	25:0	<b>Shadow Address</b>
		Default Value: 00000h
		Access: R/W
Programmable shadow register address.		



## MGSR Programmable Shadow 1

PROGSHADOW_1 - MGSR Programmable Shadow 1			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIRreset:	BUS		
Address:	00EE4h-00EE7h		
DWord	Bit	Description	
0	31:26	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	25:0	<b>Shadow Address</b>	
		Default Value:	00000h
		Access:	R/W
Programmable shadow register address.			

## MI\_SET\_PREDICATE\_RESULT

MI_SET_PREDICATE_RESULT - MI_SET_PREDICATE_RESULT	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	023B8h-023BBh
Name:	MI_SET_PREDICATE_RESULT
ShortName:	MI_SET_PREDICATE_RESULT_RCSUNIT_CTX
Address:	223B8h-223BBh
Name:	MI_SET_PREDICATE_RESULT
ShortName:	MI_SET_PREDICATE_RESULT_BCSUNIT_CTX
Address:	1C03B8h-1C03BBh
Name:	MI_SET_PREDICATE_RESULT
ShortName:	MI_SET_PREDICATE_RESULT_VCSUNIT0_CTX
Address:	1C43B8h-1C43BBh
Name:	MI_SET_PREDICATE_RESULT
ShortName:	MI_SET_PREDICATE_RESULT_VCSUNIT1_CTX
Address:	1C83B8h-1C83BBh
Name:	MI_SET_PREDICATE_RESULT
ShortName:	MI_SET_PREDICATE_RESULT_VECSUNIT0_CTX
Address:	1D03B8h-1D03BBh
Name:	MI_SET_PREDICATE_RESULT
ShortName:	MI_SET_PREDICATE_RESULT_VCSUNIT2_CTX
Address:	1D43B8h-1D43BBh
Name:	MI_SET_PREDICATE_RESULT
ShortName:	MI_SET_PREDICATE_RESULT_VCSUNIT3_CTX
Address:	1D83B8h-1D83BBh
Name:	MI_SET_PREDICATE_RESULT
ShortName:	MI_SET_PREDICATE_RESULT_VECSUNIT1_CTX
Address:	1E03B8h-1E03BBh
Name:	MI_SET_PREDICATE_RESULT
ShortName:	MI_SET_PREDICATE_RESULT_VCSUNIT4_CTX
Address:	1E43B8h-1E43BBh
Name:	MI_SET_PREDICATE_RESULT
ShortName:	MI_SET_PREDICATE_RESULT_VCSUNIT5_CTX

Address:	1E83B8h-1E83BBh	
Name:	MI_SET_PREDICATE_RESULT	
ShortName:	MI_SET_PREDICATE_RESULT_VECSUNIT2_CTX	
Address:	1F03B8h-1F03BBh	
Name:	MI_SET_PREDICATE_RESULT	
ShortName:	MI_SET_PREDICATE_RESULT_VCSUNIT6_CTX	
Address:	1F43B8h-1F43BBh	
Name:	MI_SET_PREDICATE_RESULT	
ShortName:	MI_SET_PREDICATE_RESULT_VCSUNIT7_CTX	
Address:	1F83B8h-1F83BBh	
Name:	MI_SET_PREDICATE_RESULT	
ShortName:	MI_SET_PREDICATE_RESULT_VECSUNIT3_CTX	
Address:	1A3B8h-1A3BBh	
Name:	MI_SET_PREDICATE_RESULT	
ShortName:	MI_SET_PREDICATE_RESULT_CCSUNIT0_CTX	
Address:	1C3B8h-1C3BBh	
Name:	MI_SET_PREDICATE_RESULT	
ShortName:	MI_SET_PREDICATE_RESULT_CCSUNIT1_CTX	
Address:	1E3B8h-1E3BBh	
Name:	MI_SET_PREDICATE_RESULT	
ShortName:	MI_SET_PREDICATE_RESULT_CCSUNIT2_CTX	
Address:	263B8h-263BBh	
Name:	MI_SET_PREDICATE_RESULT	
ShortName:	MI_SET_PREDICATE_RESULT_CCSUNIT3_CTX	
This register is engine context save/restored on a context switch.		
DWord	Bit	Description
0	31:1	<b>Reserved</b>
		Access: RO
		Format: PBC



0	<b>SET_PREDICATE_RESULT</b>	
	This field gets set/reset based on the condition evaluated during execution of MI_SET_PREDICATE command.	
	<b>Value</b>	<b>Name</b>
00b	<b>[Default]</b>	<b>Description</b>
00b		Predication is not enabled due to MI_SET_PREDICATE command.
01b		<p>Predication is enabled due to MI_SET_PREDICATE command execution. All subsequent commands executed from ring buffer and batch buffer will get predicated (NOOPed) except for the MI_SET_PREDICATE command itself and the predication does not get applied to command executed from context restore or workaround batch buffers. The following commands are exception and will get predicated only if their command header has Predication Enabled else executed as usual.</p> <ul style="list-style-type: none"> <li>• MI_BATCH_BUFFER_START</li> <li>• MI_BATCH_BUFFER_END</li> <li>• MI_CONDITIONAL_BATCH_BUFFER_END</li> </ul>



## Minimum Grant

MINGNT_0_2_0_PCI - Minimum Grant		
Register Space:	PCI: 0/2/0	
Size (in bits):	8	
Address:	0003Eh	
The Integrated Graphics Device has no requirement for the settings of Latency Timers.		
DWord	Bit	Description
0	7:0	<b>Minimum Grant Value</b>
		Default Value: 00000000b
		Access: RO
		_Custom_GTIReset: BUS
		Hardwired to 0s because the IGD does not burst as a PCI compliant primary.

## Minute IA Force Fence

MIA_FORCE_FENCE - Minute IA Force Fence		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Programming Notes		
Write by MinIAto issue a fence. Written value is not stored.		
Write to this register by the core will trigger GUC Hardware to do following sequencing Stall the core interface. Check for all prior writes generated by the core are completed and to global observable point. Un-Stall the core interface.		
DWord	Bit	Description
0	31:1	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	0	<b>Reserved</b>
Access: RO		
Format: MBZ		



## Minute IA Force TLB Invalidate

<b>MIA_INV_TLB - Minute IA Force TLB Invalidate</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
<b>Programming Notes</b>		
Write to issue a TLB invalidate or Fence write. Written value is not stored.		
Write to this register by the core will trigger GUC Hardware to do following sequencing Stall the core interface. Check for all prior writes generated by the core are completed and to global observable point. TLB invalidation generation and completion to memory interface. Un-Stall the core interface.		
DWord	Bit	Description
0	31:1	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	0	<b>Reserved</b>
Access: RO		
Format: MBZ		

## Mirror FUSE A

<b>MIRROR_FUSE_A - Mirror FUSE A</b>						
Register Space:	MMIO: 0/2/0					
Access:	RO					
Size (in bits):	32					
_Custom_GTIReset:	BUS					
Mirror Register for Fuses in INF domain.						
DWord	Bit	Description				
0	31:1	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td colspan="2">Reserved</td> </tr> </table>	Access:	RO	Reserved	
	Access:	RO				
Reserved						
0	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					



## Mirror GT C6 entry Count

<b>MIRROR_GT_C6_ENTRY_COUNT - Mirror GT C6 entry Count</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	00DACH	
Name:	Mirror GT C6 entry Count	
ShortName:	MIRROR_GT_C6_ENTRY_COUNT	
This register holds the mirrored value, from OA, of the number of GT C6 entries that have happened		
DWord	Bit	Description
0	31:0	<b>Count for number of C6 entries</b>
		Access: R/W
		_Custom_GTIReset: BUS
		Mirror the number of times that GT has entered C6

## Mirror of DPRB LSB

<b>DPRB_LSB - Mirror of DPRB LSB</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	090E8h	
DWord	Bit	Description
0	31:20	<b>DPRBASE</b>
		Access: RO
		_Custom_GTIRreset: BUS
	1MB aligned base of DMA Protected Memory Range	
19:0	19:0	<b>Spares</b>
		Access: RO
		_Custom_GTIRreset: BUS



## Mirror of DPRB MSB

<b>DPRB_MSB - Mirror of DPRB MSB</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	090ECh	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>DPRBASE</b>
		Access: RO
		_Custom_GTIRreset: BUS
		Reserved



## Mirror of DSMBASE LSB

DSMB_LSB - Mirror of DSMBASE LSB		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	090D0h	
DSM Base		
DWord	Bit	Description
0	31:20	<b>DSM Base Register LSB</b>
		Access: RO
	_Custom_GTIRreset: BUS	
	This register contains the base address of stolen DRAM memory.	
	19:0	<b>Spares</b>
		Access: RO
		_Custom_GTIRreset: BUS



## Mirror of DSMBASE MSB

DSMB_MSB - Mirror of DSMBASE MSB		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	090D4h	
DSM Base		
DWord	Bit	Description
0	31:0	<b>DSM Base Register</b>
		Access: RO
		_Custom_GTIReset: BUS
		This register contains the base address of stolen DRAM memory.

## Mirror of EMRR Base LSB

EMRRBASE_LSB - Mirror of EMRR Base LSB		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	09200h	
Mirror of EMRR Base		
DWord	Bit	Description
0	31:12	<b>EMRR Base LSB</b>
		Access: RO
		_Custom_GTIReset: BUS
	EMRR Base Value.	
11:0	<b>Spares</b>	
	Access: RO	
	_Custom_GTIReset: BUS	



## Mirror of EMRR Base MSB

EMRRBASE_MSB - Mirror of EMRR Base MSB						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	09204h					
Mirror of EMRR Base						
DWord	Bit	Description				
0	31:0	<b>EMRR Base MSB</b> <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIRreset:</td><td>BUS</td></tr></table> EMRR Base Value.	Access:	RO	_Custom_GTIRreset:	BUS
Access:	RO					
_Custom_GTIRreset:	BUS					

## Mirror of EU Enable Fuses

<b>MIRROR_EU_ENABLE - Mirror of EU Enable Fuses</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	09134h	
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO
		Format: MBZ
	7:0	<b>EU Enable Fuses</b>
		Access: RO
		_Custom_GTIReset: BUS
		<b>Description</b>
		One Bit per pair of EUs In a DSS. Enable/Disable the same EU#s in all the DSS.
		<b>Programming Notes</b>
		Bit values of 1 indicate enabled; Bit values of 0 indicate disabled.



## Mirror of FUSE1 Control DW

FUSE1 - Mirror of FUSE1 Control DW		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0911Ch	
DWord	Bit	Description
0	31	<b>Spares</b>
		Access: RO
		_Custom_GTIReset: BUS
	30:29	<b>Reserved</b>
		Access: RO
		Format: MBZ
	28	<b>VA DISABLE</b>
		Access: RO
		_Custom_GTIReset: BUS
	27:24	<b>SFC DISABLE</b>
		Access: RO
		_Custom_GTIReset: BUS
	23:21	<b>SPARE_23_21</b>
		Access: RO
20	<b>HUC AUTH BYPASS</b>	
	Access: RO	
	_Custom_GTIReset: BUS	
This fuse works for both Micro Controllers present in Media pipeline.		
19	<b>HUC DISABLE</b>	
	Access: RO	
	_Custom_GTIReset: BUS	
This fuse works for both Micro Controllers present in Media pipeline.		
18	<b>Reserved</b>	
17:16	<b>Spares1</b>	
	Access: RO	
	_Custom_GTIReset: BUS	
15	<b>Authentication Bypass</b>	
	Access: RO	
	_Custom_GTIReset: BUS	
14	<b>Reserved</b>	

## FUSE1 - Mirror of FUSE1 Control DW

	13	<b>Spares2</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
	12	<b>Reserved</b>	
	11	<b>SPARE_11</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
	10:9	<b>Spares3</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
	8	<b>VME IME Enable</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
7	<b>VME CRE Enable</b>		
	Access:	RO	
	_Custom_GTIReset:	BUS	
6:5	<b>Media Decode</b>		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Applicable to Media - Fuse to disable VIN from processing media_obj or turn off the entire crclk tree trunk.		
4	<b>SPARE_4</b>		
	Access:	RO	
3	<b>Reserved</b>		
2	<b>Spares4</b>		
	Access:	RO	
	_Custom_GTIReset:	BUS	
1:0	<b>Media Encode</b>		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	Applicable to Media - One fuse to disable VIN from processing Pak_obj. Second fuse to disable VME.		



## Mirror of Fuse 3 control DW

FUSE3 - Mirror of Fuse 3 control DW		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	09118h	
FUSE MIRROR 3		
DWord	Bit	Description
0	31:29	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	28	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	27:26	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	25:24	<b>Reserved</b>
Access: RO		
Format: MBZ		
23:16	<b>Reserved</b>	
	Access: RO	
Format: MBZ		
15:8	<b>GT Memory Device Enable Fuse</b>	
	Access: RO	
		Reflects the value of the Memory Device Enable fuse. When '1', the corresponding memory device is enabled; when '0' it is disabled. [8] = Memory Device 0 [9] = Memory Device 1 ... [15] = Memory Device 7
7:4	<b>Reserved</b>	
	Access: RO	
Format: MBZ		



### FUSE3 - Mirror of Fuse 3 control DW

	3:0	<b>GT MEML3 ENABLE</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
		Each bit per MEM slice bit 0 - M-slice0 bit 1 - M- slice1 bit 2- M- slice2 bit 3- M- slice3	



## Mirror of Global Command Register

<b>GCMD - Mirror of Global Command Register</b>						
Register Space:		MMIO: 0/2/0				
Size (in bits):		32				
Address:		090CCh				
DWord	Bit	Description				
0	31	<p><b>Translation Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Software writes to this field to request hardware to enable/disable DMA-remapping hardware.            0: Disable DMA-remapping hardware.            1: Enable DMA-remapping hardware.</p> <p>Hardware reports the status of the translation enable operation through the TES field in the Global Status register.</p> <p>Before enabling (or re-enabling) DMA-remapping hardware through this field, software must:</p> <ul style="list-style-type: none"> <li>• Setup the DMA-remapping structures in memory.</li> <li>• Flush the write buffers (through WBF field), if write buffer flushing is reported as required.</li> <li>• Set the root-entry table pointer in hardware (through SRTP field).</li> <li>• Perform global invalidation of the context-cache and global invalidation of IOTLB</li> <li>• If advanced fault logging supported, setup fault log pointer (through SFL field) and enable advanced fault logging (through EAFL field).</li> </ul> <p>Refer to Section 9 for detailed software requirements.</p> <p>There may be active DMA requests in the platform when software updates this field. Hardware must enable or disable remapping logic only at deterministic transaction boundaries, so that any in-flight transaction is either subject to remapping or not at all.</p> <p>Hardware implementations supporting DMA draining must drain any in-flight translated DMA read/write requests queued within the root complex before completing the translation enable command and reflecting the status of the command through the TES field in the GSTS_REG. Value returned on read of this field is undefined.</p>	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					
	30	<p><b>Set Root Table Pointer</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Software sets this field to set/update the root-entry table pointer used by hardware. The root-entry table pointer is specified through the Root-entry Table Address register.</p> <p>Hardware reports the status of the "root table pointer set" operation through the RTPSfield in the Global Status register.</p> <p>The root table pointer set operation must be performed before enabling or re-enabling(after disabling) DMA remapping through the TE field.</p> <p>After a "root table pointer set" operation, software must globally invalidate the context cache and then globally invalidate the IOTLB. This is required to ensure hardware uses only the remapping structures referenced by the new root table pointer, and not any stale cached entries.</p>	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

## GCMD - Mirror of Global Command Register

While DMA remapping is active, software may update the root table pointer through this field. However, to ensure valid in-flight DMA requests are deterministically remapped, software must ensure that the structures referenced by the new root table pointer are programmed to provide the same remapping results as the structures referenced by the previous root-table pointer. Clearing this bit has no effect. The value returned on a read of this field is undefined.

**29 Set Fault Log**

Access:	RO
_Custom_GTIRreset:	BUS

This field is valid only for implementations supporting advanced fault logging. Software sets this field to request hardware to set/update the fault-log pointer used by hardware. The fault-log pointer is specified through Advanced Fault Log register. Hardware reports the status of the fault log set operation through the FLS field in the Global Status register. The fault log pointer must be set before enabling advanced fault logging (through EAFL field). Once advanced fault logging is enabled, the fault log pointer may be updated through this field while DMA remapping is active. Clearing this bit has no effect. The value returned on read of this field is undefined.

**28 Enable Fault Logging**

Access:	RO
_Custom_GTIRreset:	BUS

This field is valid only for implementations supporting advanced fault logging. Software writes to this field to request hardware to enable or disable advanced fault logging. 0: Disable advanced fault logging. In this case, translation faults are reported through the Fault Recording registers. 1: Enable use of memory-resident fault log. When enabled, translation faults are recorded in the memory-resident log. The fault log pointer must be set in hardware (through SFL field) before enabling advanced fault logging. Hardware reports the status of the advanced fault logging enable operation through the AFLS field in the Global Status register. Value returned on read of this field is undefined.

## GCMD - Mirror of Global Command Register

27	<b>Write Buffer Flush</b>		
		Access:	RO
		_Custom_GTIRreset:	BUS
		<p>This bit is valid only for implementations requiring write buffer flushing. Software sets this field to request hardware to flush the root-complex internal write buffers. This is done to ensure any updates to the memory-resident remapping structures are not held in any internal write posting buffers. Refer to Section 11.1 for details on write-buffer flushing requirements. Hardware reports the status of the write buffer flushing operation through the WBFS field in the Global Status register. Clearing this bit has no effect. Value returned on read of this field is undefined.</p>	
26	<b>Queued Invalidation Enable</b>		
		Access:	RO
		_Custom_GTIRreset:	BUS
		<p>This field is valid only for implementations supporting queued invalidations. Software writes to this field to enable or disable queued invalidations. 0: Disable queued invalidations. 1: Enable use of queued invalidations. Hardware reports the status of queued invalidation enable operation through QIES field in the Global Status register. Refer to Section 6.2.2 for software requirements for enabling/disabling queued invalidations. The value returned on a read of this field is undefined.</p>	
25	<b>Interrupt Remapping Enable</b>		
		Access:	RO
		_Custom_GTIRreset:	BUS
		<p>This field is valid only for implementations supporting interrupt remapping. 0: Disable interrupt-remapping hardware 1: Enable interrupt-remapping hardware Hardware reports the status of the interrupt remapping enable operation through the IRES field in the Global Status register. There may be active interrupt requests in the platform when software updates this field. Hardware must enable or disable interrupt-remapping logic only at deterministic transaction boundaries, so that any in-flight interrupts are either subject to remapping or not at all. Hardware implementations must drain any in-flight interrupts requests queued in the Root-Complex before completing the interrupt-remapping enable command and reflecting the status of the command through the IRES field in the Global Status register. The value returned on a read of this field is undefined.</p>	

## GCMD - Mirror of Global Command Register

24	<b>Set Interrupt Remap Table Pointer</b>		
		Access:	RO
		_Custom_GTIRreset:	BUS
		<p>This field is valid only for implementations supporting interrupt-remapping. Software sets this field to set/update the interrupt remapping table pointer used by hardware. The interrupt remapping table pointer is specified through the Interrupt Remapping Table Address register.</p> <p>Hardware reports the status of the interrupt remapping table pointer set operation through the IRTPS field in the Global Status register.</p> <p>The interrupt remap table pointer set operation must be performed before enabling or re-enabling(after disabling) interrupt-remapping hardware through the IRE field.</p> <p>After an interrupt remap table pointer set operation, software must globally invalidate the interrupt entry cache. This is required to ensure hardware uses only the interrupt-remapping entries referenced by the new interrupt remap table pointer, and not any stale cached entries. While interrupt remapping is active, software may update the interrupt remapping table pointer through this field. However, to ensure valid in-flight interrupt requests are deterministically remapped, software must ensure that the structures referenced by the new interrupt remap table pointer are programmed to provide the same remapping results as the structures referenced by the previous interrupt remap table pointer.</p> <p>Clearing this bit has no effect. The value returned on a read of this field is undefined.</p>	
23	<b>Compatibility Format Interrupt</b>		
		Access:	RO
		_Custom_GTIRreset:	BUS
		<p>This field is valid only for Intel(R)64 implementations supporting interrupt-remapping. Software writes to this field to enable or disable Compatibility Format interrupts on Intel(R)64 platforms. The value in this field is effective only when interrupt-remapping is enabled and Legacy Interrupt Mode is active.</p> <p>0: Block Compatibility format interrupts. 1: Process Compatibility format interrupts as pass-through (bypass interrupt remapping).</p> <p>Hardware reports the status of updating this field through the CFIS field in the Global Status register.</p> <p>Refer to Section 5.4.1 for details on Compatibility Format interrupt requests.</p> <p>The value returned on a read of this field is undefined.</p> <p>This field is not implemented on Itanium(TM) implementations.</p>	
22:0	<b>Spares</b>		
		Access:	RO
		_Custom_GTIRreset:	BUS



## Mirror of GMCH Graphics Control Register

<b>MGGC - Mirror of GMCH Graphics Control Register</b>								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	09094h							
Mirror of GMCH Graphics Control Register.								
DWord	Bit	Description						
0	31:16	<b>Spares</b>						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIReset:	BUS		
Access:	RO							
_Custom_GTIReset:	BUS							
15:8		<b>Graphics Mode Select</b>						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%;">3h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Default Value:	3h	Access:	RO	_Custom_GTIReset:	BUS
		Default Value:	3h					
		Access:	RO					
_Custom_GTIReset:	BUS							
<p>This field selects the amount of Main Memory that is pre-allocated to support the Internal Graphics device in VGA (non-linear) and Native (linear) modes. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled.</p> <p>0h: No memory pre-allocated. Device 2 (IGD) does not claim VGA cycles (Mem and IO), and the Sub-Class Code field within Device 2 function 0 Class Code register is 80.</p> <p>1h-4h: Reserved.</p> <p>5h-Dh: DVMT (UMA) mode, memory pre-allocated for frame buffer, in quantities as shown in the Encoding table.</p> <p>Eh-Fh: Reserved.</p> <p>NOTE: This register is locked and becomes Read Only when the D_LCK bit in the SMRAMC register is set. This register is also LT lockable.</p> <p>Hardware does not clear or set any of these bits automatically based on IGD being disabled/enabled.</p> <p>BIOS Requirement: BIOS must not set this field to 0h if IVD (bit 1 of this register) is 0.</p>								

## MGGC - Mirror of GMCH Graphics Control Register

7:6	<b>GTT Graphics Memory Size</b>	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>This field selects the amount of Main Memory that is pre-allocated to support the Internal Graphics Translation Table. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled.</p> <p>GSM is assumed to be a contiguous physical DRAM space with DSM, and BIOS needs to allocate a contiguous memory chunk. Hardware derives the base of GSM from DSM only using the GSM size programmed in the register.</p> <p>0h: No memory pre-allocated. GTT cycles (Mem and IO) are not claimed.            1h: 2 MB of memory pre-allocated for GTT.            2h: 4 MB of memory pre-allocated for GTT.            3h: 8 MB of memory pre-allocated for GTT.</p> <p>Hardware functionality in case of programming this value to Reserved is not guaranteed.            This register is locked and becomes Read Only when the D_LCK bit in the SMRAMC register is set.</p>		
5:3	<b>Spares2</b>	
	Access:	RO
	_Custom_GTIRreset:	BUS
2	<b>Versatile Acceleration Mode Enable</b>	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>Enables the use of the iGFX engines for Versatile Acceleration.</p> <p>1 - iGFX engines are in Versatile Acceleration Mode. Device 2 Class Code is 048000h.            0 - iGFX engines are in iGFX Mode. Device 2 Class Code is 030000h.</p>		
1	<b>IGD VGA Disable</b>	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>0: Enable. Device 2 (IGD) claims VGA memory and IO cycles, the Sub-Class Code within Device 2 Class Code register is 00.            1: Disable. Device 2 (IGD) does not claim VGA cycles (Mem and IO), and the Sub-Class Code field within Device 2 function 0 Class Code register is 80.            BIOS Requirement: BIOS must not set this bit to 0 if the GMS field (bits 6:4 of this register)pre-allocates no memory.            This bit MUST be set to 1 if Device 2 is disabled either via a fuse or fuse override(CAPID0[46] = 1) or via a register (DEVEN[3] = 0).            This register is locked by LT lock.</p>		
0	<b>Spares3</b>	
	Access:	RO
	_Custom_GTIRreset:	BUS



## Mirror of Graphics Translation Table and Memory Mapped Range Address (31:0)

GTTMMADR_LSB - Mirror of Graphics Translation Table and Memory Mapped Range Address (31:0)			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	09124h		
<p>This register requests allocation for the combined Graphics Translation Table Modification Range and Memory Mapped Range. The range requires 4 MB combined for MMIO and Global GTT aperture, with 2MB of that used by MMIO and 2MB used by GTT. GTTADR begins at (GTTMMADR + 2 MB) while the MMIO base address is the same as GTTMMADR.</p> <p>For the Global GTT, this range is defined as a memory BAR in graphics device config space. It is an alias into which software is required to write Page Table Entry values (PTEs). Software may read PTE values from the global Graphics Translation Table (GTT). PTEs cannot be written directly into the global GTT memory area. The device snoops writes to this region in order to invalidate any cached translations within the various TLBs implemented on-chip. There are some exceptions to this - see GTT-TLB in the Programming Interface chapter. The allocation is for 4MB and the base address is defined by bits [38:22].</p>			
DWord	Bit	Description	
0	31:22	<b>Memory Base Address (LSB - 31:22 of 38:22)</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
		Set by the OS, these bits correspond to address signals [38:22]. 4MB combined for MMIO and Global GTT table aperture (2MB for MMIO and 2 MB for GTT).	
21:4		<b>Spares</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
3		<b>Prefetchable Memory</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
		Hardwired to 0 to prevent prefetching.	
2:1		<b>Memory Type</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
		00b: To indicate 32 bit base address. 01b: Reserved. 10b: To indicate 64 bit base address. 11b: Reserved.	



## GTTMMADR\_LSB - Mirror of Graphics Translation Table and Memory Mapped Range Address (31:0)

	0	<b>Memory I/O Space</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
		Hardwired to 0 to indicate memory space.	



## Mirror of Graphics Translation Table and Memory Mapped Range Address UDW

<b>GTTMMADR_MSB - Mirror of Graphics Translation Table and Memory Mapped Range Address UDW</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	09128h	
<p>This register requests allocation for the combined Graphics Translation Table Modification Range and Memory Mapped Range. The range requires 4 MB combined for MMIO and Global GTT aperture, with 2MB of that used by MMIO and 2MB used by GTT. GTTADR begins at (GTTMMADR + 2 MB) while the MMIO base address is the same as GTTMMADR.</p> <p>For the Global GTT, this range is defined as a memory BAR in graphics device config space. It is an alias into which software is required to write Page Table Entry values (PTEs). Software may read PTE values from the global Graphics Translation Table (GTT). PTEs cannot be written directly into the global GTT memory area. The device snoops writes to this region in order to invalidate any cached translations within the various TLBs implemented on-chip. There are some exceptions to this - see GTT-TLB in the Programming Interface chapter. The allocation is for 4MB and the base address is defined by bits [38:22].</p>		
DWord	Bit	Description
0	31:7	<b>Spares</b>
		Access: RO
	_Custom_GTIRreset: BUS	
	6:0	<b>Memory Base Address (MSB - 38:32 of 38:22)</b>
Access: RO		
_Custom_GTIRreset: BUS		
Set by the OS, these bits correspond to address signals [38:22]. 4MB combined for MMIO and Global GTT table aperture (2MB for MMIO and 2 MB for GTT).		

## Mirror of GSMBASE LSB

GSMB_LSB - Mirror of GSMBASE LSB					
Register Space:	MMIO: 0/2/0				
Size (in bits):	32				
Address:	090D8h				
This register contains the base address of stolen DRAM memory for the GTT.					
DWord	Bit	Description			
0	31:20	<b>GSM Base</b>			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This register contains the base address of stolen DRAM memory for the GTT.</p>	Access:	RO	_Custom_GTIReset:
	Access:	RO			
	_Custom_GTIReset:	BUS			
19:0	<b>Spares</b>				
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO				
_Custom_GTIReset:	BUS				



## Mirror of GSMBASE MSB

GSMB - Mirror of GSMBASE MSB						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	090DCh					
This register contains the base address of stolen DRAM memory for the GTT.						
DWord	Bit	Description				
0	31:0	<b>GSMB Base</b> <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> <p>This register contains the base address of stolen DRAM memory for the GTT.</p>	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					

## Mirror of GT Compute DSS Enable Fuses

<b>MIRROR_GT_COMPUTE_DSS_ENABLE - Mirror of GT Compute DSS Enable Fuses</b>								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	09144h							
DWord	Bit	Description						
0	31:0	<p><b>GT COMPUTE DSS Enable Fuses</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>ffffffffh Default Value</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>DSS Enable Fuses - depicts which DSSs are enabled to be used for COMPUTE            Encoding:-            32'h0000 = All Dual Sub-Slices Disabled            Note: Encoding starts with bit 0 mapped to DSS0 and goes on up to bit 31 as per the Project's Number of total DSS            bit0 - DSS 0            bit1 - DSS 1            Likewise, bit31 - DSS 31</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Bit values of 1 indicate DSS Enabled.            Bit values of 0 indicate DSS Disabled.</p>	Default Value:	ffffffffh Default Value	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	ffffffffh Default Value							
Access:	RO							
_Custom_GTIReset:	BUS							



## Mirror of GT Geometry DSS Enable Fuses

<b>MIRROR_GT_GEOMETRY_DSS_ENABLE - Mirror of GT Geometry DSS Enable Fuses</b>								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	0913Ch							
DWord	Bit	Description						
0	31:0	<p><b>GT GEOMETRY DSS Enable Fuses</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>ffffffffh Default Value</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>DSS Enable Fuses - depicts which DSSs are enabled to be used for Geometry            Encoding:-            32'h0000 = All Dual Sub-Slices Disabled            Note: Encoding starts with bit 0 mapped to DSS0 and goes on up to bit 31 as per the Project's            Number of total DSS            bit0 - DSS 0            bit1 - DSS 1            Likewise, bit31- DSS 31</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Bit values of 1 indicate DSS Enabled.            Bit values of 0 indicate DSS Disabled.</p>	Default Value:	ffffffffh Default Value	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	ffffffffh Default Value							
Access:	RO							
_Custom_GTIReset:	BUS							

## Mirror of GT VEBOX and VDBOX Enable

MIRROR_GT_VEBOX_VDBOX_ENABLE - Mirror of GT VEBOX and VDBOX Enable		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	09140h	
Mirror of GT VEBOX and VDBOX Enable		
DWord	Bit	Description
0	31:20	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	19:16	<b>GT VEBOX ENABLE</b>
Access: RO		
_Custom_GTIRreset: BUS		
VEBOX config fuses encoding:- bit 0 = VEBOX 0 bit 1 = VEBOX 1 bit 2 = VEBOX 2 bit 3 = VEBOX 3		
<b>Programming Notes</b>		
Bit values of 1 indicate enabled. Bit values of 0 indicate disabled.		
15:8	<b>Reserved</b>	
	Access: RO	
Format: MBZ		
7:0	<b>GT VDBOX ENABLE</b>	
	Access: RO	
	_Custom_GTIRreset: BUS	
	VDBOX config fuses encoding:- bit 0 = VDBOX 0 bit 1 = VDBOX 1 .. bit 7 = VDBOX 7	
<b>Programming Notes</b>		
Bit values of 1 indicate enabled. Bit values of 0 indicate disabled.		



## Mirror of PCICMD MAE/BME

PCICMD - Mirror of PCICMD MAE/BME		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	0912Ch	
DWord	Bit	Description
0	31:11	<b>Spare</b>
		Access: R/W _Custom_GTIRreset: BUS
	10	<b>Interrupt Disable</b>
		Access: R/W _Custom_GTIRreset: BUS This bit disables the device from asserting INTx#. 0: Enable the assertion of this device's INTx# signal. 1: Disable the assertion of this device's INTx# signal. DO_INTx messages are not sent to DMI. GSA Implementation: When 1, blocks the sending of an MSI interrupt and blocks the sending of a Line interrupt.(The interrupt status is not blocked from being reflected in the INTSTS bit.) When 0, permits the sending of an MSI interrupt or Line interrupt.
	9	<b>Fast Back to Back</b>
		Access: R/W _Custom_GTIRreset: BUS Not Implemented. Hardwired to 0.
8	<b>SERR Enable</b>	
	Access: R/W _Custom_GTIRreset: BUS Not Implemented. Hardwired to 0.	
7	<b>Address/Data Stepping Enable</b>	
	Access: R/W _Custom_GTIRreset: BUS Not Implemented. Hardwired to 0.	
6	<b>Parity Error Enable</b>	
	Access: R/W _Custom_GTIRreset: BUS Not Implemented. Hardwired to 0. Since the IGD belongs to the category of devices that does not corrupt programs or data in system memory or hard drives, the IGD ignores any parity error that it detects and continues with normal operation.	



## PCICMD - Mirror of PCICMD MAE/BME

	5	<b>Video Pallete Snooping</b>	Access:	R/W
			_Custom_GTIRreset:	BUS
	This bit is hardwired to 0 to disable snooping.			
	4	<b>Memory Write and Invalidate Enable</b>	Access:	R/W
			_Custom_GTIRreset:	BUS
	Hardwired to 0. The IGD does not support memory write and invalidate commands.			
3	<b>Special Cycle Enable</b>	Access:	R/W	
		_Custom_GTIRreset:	BUS	
This bit is hardwired to 0. The IGD ignores Special cycles.				
2	<b>Bus Primary Enable</b>	Access:	R/W	
		_Custom_GTIRreset:	BUS	
0: Disable IGD bus primary. 1: Enable the IGD to function as a PCI compliant primary. GSA Implementation: When 0, blocks the sending of MSI interrupts. When 1, permits the sending of above. (Note: See descriptions of the INTDIS, MSE, and INTSTS bits.)				
1	<b>Memory Access Enable</b>	Access:	R/W	
		_Custom_GTIRreset:	BUS	
This bit controls the IGD's response to memory space accesses. 0: Disable. 1: Enable.				
0	<b>I/O Access Enable</b>	Access:	R/W	
		_Custom_GTIRreset:	BUS	
This bit controls the IGD's response to I/O space accesses. 0: Disable. 1: Enable.				



## Mirror of PMR HIGH LIMIT (31-0)

PMRHLIMIT_LSB - Mirror of PMR HIGH LIMIT (31-0)				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	090C0h			
<p>Register to set up the limit address of DMA-protected high-memory region. This register must be set up before enabling protected memory through PMEN_REG, and must not be updated when protected memory regions are enabled.</p> <p>When the LT CMD.LOCK.PMRC command is invoked, this register is locked (treated as RO). When the LT CMD.UNLOCK.PMR Command is invoked, this register is unlocked (treated as RW). Refer to Chapter 12 for security considerations.</p> <p>This register is always treated as RO for implementations not supporting protected high memory region (PHMR field reported as 0 in the Capability register).</p> <p>The alignment of the protected high memory region limit depends on the number of reserved bits (N:0) of this register. Software may determine N by writing all 1's to this register, and finding most significant zero bit position below host address width (HAW) in the value read back from the register. Bits N:0 of the limit register are decoded by hardware as all 1s.</p> <p>The protected high-memory base &amp; limit registers function as follows.</p> <p>Programming the protected low-memory base and limit registers with the same value in bits HAW:(N+1) specifies a protected low-memory region of size <math>2^{(N+1)}</math> bytes.</p> <p>Programming the protected high-memory limit register with a value less than the protected high-memory base register disables the protected high-memory region.</p>				
DWord	Bit	Description		
0	31:20	<b>PMR HIGH LIMIT (LSB - 31:20 of 38:20)</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This register specifies the last host physical address of the DMA-protected high-memory region in system memory.</p> <p>Hardware ignores and does not implement bits 63:HAW, where HAW is the host address width.</p>	Access:	RO
Access:	RO			
_Custom_GTIRreset:	BUS			
	19:0	<b>Spares</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Access:	RO
Access:	RO			
_Custom_GTIRreset:	BUS			

## Mirror of PMR HIGH LIMIT 63-32

PMRHLIMIT_MSB - Mirror of PMR HIGH LIMIT 63-32			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	090C4h		
<p>Register to set up the limit address of DMA-protected high-memory region. This register must be set up before enabling protected memory through PMEN_REG, and must not be updated when protected memory regions are enabled.</p> <p>When the LT CMD.LOCK.PMRC command is invoked, this register is locked (treated as RO). When the LT CMD.UNLOCK.PMRC command is invoked, this register is unlocked (treated as RW). Refer to Chapter 12 for security considerations.</p> <p>This register is always treated as RO for implementations not supporting protected high memory region (PHMR field reported as 0 in the Capability register).</p> <p>The alignment of the protected high memory region limit depends on the number of reserved bits (N:0) of this register. Software may determine N by writing all 1s to this register, and finding most significant zero bit position below host address width (HAW) in the value read back from the register. Bits N:0 of the limit register are decoded by hardware as all 1s.</p> <p>The protected high-memory base &amp; limit registers function as follows.</p> <p>Programming the protected low-memory base and limit registers with the same value in bits HAW:(N+1) specifies a protected low-memory region of size <math>2^{(N+1)}</math> bytes.</p> <p>Programming the protected high-memory limit register with a value less than the protected high-memory base register disables the protected high-memory region.</p>			
DWord	Bit	Description	
0	31:7	<b>Spares</b>	
		Access:	RO
	_Custom_GTIRreset:	BUS	
	6:0	<b>PMR HIGH LIMIT (MSB - 38:32 of 38:20)</b>	
		Access:	RO
		_Custom_GTIRreset:	BUS
<p>This register specifies the last host physical address of the DMA-protected high-memory region in system memory.</p> <p>Hardware ignores and does not implement bits 63:HAW, where HAW is the host address width.</p>			



## Mirror of Protected Memory Enable Register

PMEN - Mirror of Protected Memory Enable Register				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	090ACh			
<p>Register to enable the DMA-protected memory regions set up through the PLMBASE, PLMLIMIT, PHMBASE, and PHMLIMIT registers. This register is always treated as RO (0) for implementations not supporting protected memory regions (PLMR and PHMR fields reported as 0 in the Capability register). Protected memory regions may be used by software to securely initialize remapping structures in memory. Refer to Chapter 12 for security considerations.</p>				
DWord	Bit	Description		
0	31	<b>Enable Protected Memory Region</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This field controls DMA accesses to the protected low-memory and protected high-memory regions.</p> <p>0: DMA accesses to protected memory regions are handled as follows:</p> <ul style="list-style-type: none"> <li>If DMA remapping is not enabled, DMA requests (including those to protected regions) are not blocked.</li> <li>If DMA remapping is enabled, DMA requests are translated per the programming of the DMA remapping structures. Software may program the DMA-remapping structures to allow or block DMA to the protected memory regions.</li> </ul> <p>1: DMA accesses to protected memory regions are handled as follows:</p> <ul style="list-style-type: none"> <li>If DMA remapping is not enabled, DMA requests to protected memory regions are blocked. These DMA requests are not recorded or reported as DMA-remapping faults.</li> <li>If DMA remapping is enabled, hardware may or may not block DMA to the protected memory region(s). Software must not depend on hardware protection of the protected memory regions, and must ensure the DMA-remapping structures are properly programmed to not allow DMA to the protected memory regions.</li> <li>Hardware reports the status of the protected memory enable/disable operation through the PRS field in this register. Hardware implementations supporting DMA draining must drain any in-flight translated DMA requests queued within the Root-Complex before indicating the protected memory region as enabled through the PRS field.</li> </ul>	Access:	RO
Access:	RO			
_Custom_GTIReset:	BUS			
	30:1	<b>Spares</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	RO
Access:	RO			
_Custom_GTIReset:	BUS			

## PMEN - Mirror of Protected Memory Enable Register

0	<b>Protected Region Status</b>	
	Access:	RO
	_Custom_GTIRreset:	BUS
<p>This field indicates the status of protected memory region(s):</p> <p>0: Protected memory region(s) disabled.</p> <p>1: Protected memory region(s) enabled.</p>		



## Mirror of RC0 Hysterisis free

<b>MIRROR_RC0_HYSTERISIS_FREE - Mirror of RC0 Hysterisis free</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	00D94h	
Name:	Mirror of RC0 Hysterisis free	
ShortName:	MIRROR_RC0_HYSTERISIS_FREE	
Mirror of RC0 Hysterisis free from OA register DB84h		
DWord	Bit	Description
0	31:0	<b>Count RC0 Hysterisis free</b>
		Access: R/W
		_Custom_GTIRreset: BUS

## Mirror RC0 Any Engine Busy Free

<b>MIRROR_RC0_ANY_ENGINE_BUSY_FREE - Mirror RC0 Any Engine Busy Free</b>						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	00D90h					
Name:	Mirror RC0 Any Engine Busy Free					
ShortName:	MIRROR_RC0_ANY_ENGINE_BUSY_FREE					
This register mirrors the count from OA register DB80h						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:0	<b>Count for RC0 Any Engine Busy Free</b> <table border="1" data-bbox="570 774 1464 867"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Mirror RC0 Any Engine Busy Free by OA	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W					
_Custom_GTIReset:	BUS					



## Mirror RC0 wake count free

<b>MIRROR_RC0_WAKE_COUNT_FREE - Mirror RC0 wake count free</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	00D98h	
Name:	Mirror RC0 wake count free	
ShortName:	MIRROR_RC0_WAKE_COUNT_FREE	
Access:	R/W	
This mirrors the OA register DB88h		
DWord	Bit	Description
0	31:0	<b>Count for RC0 wake count free</b>
		Access: R/W
		_Custom_GTIRreset: BUS



## Mirror Rc6 post hysteresis overhead free

<b>MIRROR_RC6_POST_HYSTERISIS_OVERHEAD_FREE - Mirror Rc6 post hysteresis overhead free</b>						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	00DA0h					
Name:	Mirror Rc6 post hysteresis overhead free					
ShortName:	MIRROR_RC6_POST_HYSTERISIS_OVERHEAD_FREE					
This is the mirror from OA for register DB90h						
DWord	Bit	Description				
0	31:0	<b>Count for Mirror Rc6 post hysteresis overhead free</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W					
_Custom_GTIReset:	BUS					



## Mirror rc6 pre Engine wake overhead free

<b>MIRROR_RC6_PRE_ENGINE_WAKE_OVERHEAD_FREE - Mirror rc6 pre Engine wake overhead free</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	00D9Ch	
Name:	Mirror rc6 pre Engine wake overhead free	
ShortName:	MIRROR_RC6_PRE_ENGINE_WAKE_OVERHEAD_FREE	
Mirrors the OA register DB8Ch		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>Count for rc6 pre Engine wake overhead free</b>
		Access: R/W
		_Custom_GTIRreset: BUS

## Misc Clocking Reset Control Registers

MISCCPCTL - Misc Clocking Reset Control Registers					
Register Space:	MMIO: 0/2/0				
Size (in bits):	32				
Address:	09424h				
Miscellaneous Clocking / Reset Control Registers					
DWord	Bit	Description			
0	31	<b>clock gate control Lock</b>			
		<table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>0 = Bits of MISCCPCTL register are R/W            1 = All bits of MISCCPCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock	_Custom_GTIReset:
	Access:	R/W Lock			
	_Custom_GTIReset:	BUS			
	30:25	<b>Bonus ECO bits</b>			
<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Bonus ECO bits</p>		Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
24	<b>Reserved</b>				
23:20	<b>DOP clock gating enable for VEbox clks</b>				
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Controls the Enabling of the DOP-level Vebox (cv0clk) Clock Gating via PM event messages            1 - Clock gating is enabled            0 - Clock gating is disabled</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
19:16	<b>DOP clock gating enable for SFC media clks</b>				
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Controls the Enabling of the DOP-level SFC (csfclk) Clock Gating in media1 via PM event messages            1 - Clock gating is enabled            0 - Clock gating is disabled</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
15:8	<b>DOP clock gate enable for Media Clocks</b>				
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Controls the Enabling of the DOP-level Render (cmclk ) Clock Gating via PM event messages            1 - Clock gating is enabled            0 - Clock gating is disabled</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				

## MISCCPCTL - Misc Clocking Reset Control Registers

7	<p><b>DOP clock gating enable for posh clks</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Controls the Enabling of the DOP-level posh (cposclk) Clock Gating via PM event messages            1 - Clock gating is enabled            0 - Clock gating is disabled</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
6	<p><b>DOP clock gating enable for Media ampler clks</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Controls the Enabling of the DOP-level Media sampler (scmsclk) Clock Gating via PM event messages            1 - Clock gating is enabled            0 - Clock gating is disabled</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
5	<p><b>WIDI1 DOP clock gating enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Controls the Enabling of the DOP-level Media sampler (cw1clk) Clock Gating via PM event messages            1 - Clock gating is enabled            0 - Clock gating is disabled</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
4	<p><b>DOP Clock gating Enable for Widi 0 clocks</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Controls the Enabling of the DOP-level Render (cwclk) Clock Gating via PM event messages            1 - Clock gating is enabled            0 - Clock gating is disabled</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
3	<p><b>DOP Clcok gating enable for GUC clocks</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Controls the Enabling of the DOP-level Render (cpclk) Clock Gating via PM event messages            1 - Clock gating is enabled            0 - Clock gating is disabled</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIReset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							

## MISCCPCTL - Misc Clocking Reset Control Registers

2	<p><b>DOP clock gating Enable for Fix clocks (cfclk)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Controls the Enabling of the DOP-level Render (cfclk/cf2xclk) Clock Gating via PM event messages            1 - Clock gating is enabled            0 - Clock gating is disabled</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
1	<p><b>DOP Clock Gating Enable for Render Clocks</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Controls the Enabling of the DOP-level Render (crclk/cr2xclk) Clock Gating via PM event messages            1 - Clock gating is enabled            0 - Clock gating is disabled</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Reserved</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				



## MISC CTX control register

<b>MISCCTXCTL - MISC CTX control register</b>						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	0942Ch					
DWord	Bit	Description				
0	31:1	<b>Reserved</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	0	<b>Context Restore ACk indication from Csunit</b>				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W Set</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	R/W Set	_Custom_GTIReset:	BUS
		Access:	R/W Set			
		_Custom_GTIReset:	BUS			
Context Restore ACk indication from Csunit 1'b1 : Csunit has completed restoring CPunits adress space Once set, CPunit hardware clears this bit after sending the ctx save ack done message to CS 1'b0 : Csunit has NOT completed restoring CPunits adress space						
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	<b>Workaround</b>	SW is required to disable clock gating to converge timing.				
<b>Workaround</b>						
SW is required to disable clock gating to converge timing.						

## Miscellaneous Message Register 0 for GTI Doorbell Unit

DRBMISC0 - Miscellaneous Message Register 0 for GTI Doorbell Unit			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIIsContextSaved: true			
Address:	01980h		
<p>Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].</p> <p>In order to set bit0, for example, the data would be 0x0001_0001. In order to clear bit0, for example, the data would be 0x0001_0000.</p> <p>Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.</p>			
DWord	Bit	Description	
0	31:16	<b>Context Save Mask</b>	
		Default Value:	001bh
		Access:	WO
		_Custom_GTIReset:	BUS
	When context save (a read) is in progress, mask is forced to particular value to save off messages that need to be retained across an RC6 event.		
	15:7	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	6	<b>U2CDATPERR</b>	
		Default Value:	0
		Access:	RO
		_Custom_GTIReset:	BUS
	A one indicates that Data Parity Error was detected.		
	5	<b>U2CADDPERR</b>	
		Default Value:	0
		Access:	RO
_Custom_GTIReset:		BUS	
A one indicates that Address Parity Error was detected.			
4:0	<b>Reserved</b>		
	Access:	R/W Hardware Clear	
	_Custom_GTIReset:	BUS	



## Misc Reset Control Register

<b>RSTCTL - Misc Reset Control Register</b>						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	09420h					
Miscellaneous reset control registers.						
DWord	Bit	Description				
0	31:4	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Reserved	Access:	RO	_Custom_GTIReset:	BUS
		Access:	RO			
		_Custom_GTIReset:	BUS			
3:2	Reset Staggering Period Control	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Reset assertion staggering period between reset domains during FLR and soft-resets: 00: 6 csclk staggering reset assertion staggering 01: 12 cs clocks 10: 18 cs clocks 11: 24 cs clocks	Access:	R/W	_Custom_GTIReset:	BUS
		Access:	R/W			
		_Custom_GTIReset:	BUS			
1:0	Reset Residency Control	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> Reset assertion residency period for FLR and soft-resets. "00" : 8 cs clocks "01" : 16 cs clocks "10" : 32 cs clocks "11" : 64 cs clocks	Access:	R/W	_Custom_GTIReset:	BUS
		Access:	R/W			
		_Custom_GTIReset:	BUS			



## Mode Register for GAB

GAB_MODE - Mode Register for GAB				
Register Space: MMIO: 0/2/0				
Access: R/W				
Size (in bits): 32				
_Custom_GTIReset: DEV				
The GAB_MODE register contains information that controls configurations in the GAB.				
DWord	Bit	Description		
0	31:16	<b>Mask</b>		
		Access:	WO	
		Format:	Mask	
		_Custom_GTIReset:	DEV	
	15:10	<b>System Memory Throttle Rate</b>	Access:	R/W
			_Custom_GTIReset:	DEV
			These bits define throttle rate. It defines the number of bubbles that are inserted between BLT cycles when system memory threshold is reached.	
		<b>Value</b>	<b>Name</b>	
		16	[Default]	
		0,15		
		17, 63		
	9	<b>Reserved</b>	Access:	R/W
8:7	<b>Reserved</b>	Access:	R/W	
		Format:	PBC	

## GAB\_MODE - Mode Register for GAB

6	<b>Disable Hashing on BCS</b>		
	Access:	R/W	
	_Custom_GTIReset:	DEV	
	<p>Two command ports (P0 and P1) from BLT to GAM are address hashed. BLB to GAB has two ports and address hashing is done internal to BLB. BCS to GAB is a single command port, and GAB address hashes the BCS requests into P0 and P1.</p>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	<b>[Default]</b>	BCS traffic is hashed onto P0 and P1
	1b		BCS traffic is sent only on P0 (no hashing)
	<b>Programming Notes</b>		
	<p>When PendQ hashing control is disabled in GAM BLT Module, BCS hashing in GAB must also be disabled by setting this bit to '1. If this is not followed, there can be memory ordering violations on BCS transactions.</p>		
5:3	<b>BLB Arbitration Priority</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIReset:	DEV	
2:0	<b>BCS Arbitration Priority</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIReset:	DEV	

## Mode Register for GAC

<b>GAC_MODE - Mode Register for GAC</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	1C00A0h-1C00A3h		
Name:	Mode Register for GAC		
ShortName:	GAC_MODE_VCSUNIT_BE0		
Address:	1C40A0h-1C40A3h		
Name:	Mode Register for GAC		
ShortName:	GAC_MODE_VCSUNIT_BE1		
Address:	1D00A0h-1D00A3h		
Name:	Mode Register for GAC		
ShortName:	GAC_MODE_VCSUNIT_BE2		
Address:	1D40A0h-1D40A3h		
Name:	Mode Register for GAC		
ShortName:	GAC_MODE_VCSUNIT_BE3		
Address:	1E00A0h-1E00A3h		
Name:	Mode Register for GAC		
ShortName:	GAC_MODE_VCSUNIT_BE4		
Address:	1E40A0h-1E40A3h		
Name:	Mode Register for GAC		
ShortName:	GAC_MODE_VCSUNIT_BE5		
Address:	1F00A0h-1F00A3h		
Name:	Mode Register for GAC		
ShortName:	GAC_MODE_VCSUNIT_BE6		
Address:	1F40A0h-1F40A3h		
Name:	Mode Register for GAC		
ShortName:	GAC_MODE_VCSUNIT_BE7		
The GAC_MODE register contains information that controls configurations in the GAC.			
DWord	Bit	Description	
0	31:16	<b>Mask</b>	
		Access:	WO
		Format:	Mask
		_Custom_GTIReset:	BUS

## GAC\_MODE - Mode Register for GAC

	15:1	<b>Reserved</b>										
		Access:	RO									
		Format:	MBZ									
	0	<b>GACunit VCS Fence Performance fix Override</b>										
		Access:	R/W									
		Format:	Disable									
		_Custom_GTIReset:	BUS									
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;"><b>[Default]</b></td> <td>Performance fix <b>enabled</b> to block client credits until VCS fence advances.</td> </tr> <tr> <td style="text-align: center;">1</td> <td></td> <td>Performance fix to block credits until VCS fence advances, <b>disabled</b>. Fence will not block input traffic from clients and will advance only after ingress FIFOs are empty (Legacy behavior.)</td> </tr> </tbody> </table>		Value	Name	Description	0	<b>[Default]</b>	Performance fix <b>enabled</b> to block client credits until VCS fence advances.	1		Performance fix to block credits until VCS fence advances, <b>disabled</b> . Fence will not block input traffic from clients and will advance only after ingress FIFOs are empty (Legacy behavior.)
Value	Name	Description										
0	<b>[Default]</b>	Performance fix <b>enabled</b> to block client credits until VCS fence advances.										
1		Performance fix to block credits until VCS fence advances, <b>disabled</b> . Fence will not block input traffic from clients and will advance only after ingress FIFOs are empty (Legacy behavior.)										

## Mode Register for GAFS

GAFS_MODE - Mode Register for GAFS																		
Register Space:	MMIO: 0/2/0																	
Access:	R/W																	
Size (in bits):	32																	
_Custom_GTIReset:	DEV																	
Address:	0212Ch																	
DWord	Bit	Description																
0	31:16	<b>Mask Bits</b>																
		<table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> <tr> <td>Format:</td> <td>Mask</td> </tr> </table> <p>Masks: These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.</p>	Access:	WO	Format:	Mask												
	Access:	WO																
	Format:	Mask																
15:13	<b>Reserved</b>																	
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>	Access:	R/W	Format:	PBC													
Access:	R/W																	
Format:	PBC																	
12:11		<b>CLR0 clients ROB low priority threshold Control</b>																
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit field is used to control the threshold at which CLR0 clients will move to the low priority group in the GAFS ROB arbiter.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td><b>[Default]</b></td> <td>Low priority threshold value = 'd12</td> </tr> <tr> <td>01b</td> <td></td> <td>Low priority threshold value = 'd24</td> </tr> <tr> <td>10b</td> <td></td> <td>Low priority threshold value = 'd36</td> </tr> <tr> <td>11b</td> <td></td> <td>Low priority threshold value = 'd48</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	00b	<b>[Default]</b>	Low priority threshold value = 'd12	01b		Low priority threshold value = 'd24	10b		Low priority threshold value = 'd36	11b	
	Access:	R/W																
	Value	Name	Description															
	00b	<b>[Default]</b>	Low priority threshold value = 'd12															
	01b		Low priority threshold value = 'd24															
10b		Low priority threshold value = 'd36																
11b		Low priority threshold value = 'd48																
10	<b>Reserved</b>																	
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>	Access:	R/W	Format:	PBC													
Access:	R/W																	
Format:	PBC																	

## GAFS\_MODE - Mode Register for GAFS

9	<p><b>Min Alloc Configuration</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field can be used to adjust min alloc settings in the read ROB structure in GAFS. This is used in conjunction with bit [2] of this register.            {Bit[9], Bit[2]} = 2'b00 : Original values            {Bit[9], Bit[2]} = 2'b01 : Override original values to gain 12 ROB locations for generic use            {Bit[9], Bit[2]} = 2'b10 : Override original values to gain 22 ROB locations for generic use            {Bit[9], Bit[2]} = 2'b11 : Original values</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Programming Notes</b></td> </tr> </table> <p>This bit must be programmed to 1 for achieving performance targets.</p>	Access:	R/W	<b>Programming Notes</b>	
Access:	R/W				
<b>Programming Notes</b>					
8:3	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>	Access:	R/W	Format:	PBC
Access:	R/W				
Format:	PBC				
2	<p><b>Min Alloc Configuration control0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field can be used to adjust min alloc settings in the read ROB structure in GAFS. This is used in conjunction with bit [9] of this register.            {Bit[9], Bit[2]} = 2'b00 : Original values            {Bit[9], Bit[2]} = 2'b01 : Override original values to gain 12 ROB locations for generic use            {Bit[9], Bit[2]} = 2'b10 : Override original values to gain 22 ROB locations for generic use            {Bit[9], Bit[2]} = 2'b11 : Original values</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Programming Notes</b></td> </tr> </table> <p>This bit must be programmed to 0 for achieving performance targets.</p>	Access:	R/W	<b>Programming Notes</b>	
Access:	R/W				
<b>Programming Notes</b>					
1:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>	Access:	R/W	Format:	PBC
Access:	R/W				
Format:	PBC				

## Mode Register for Software Interface

<b>MI_MODE - Mode Register for Software Interface</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	0209Ch-0209Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_RCSUNIT_CTX
Address:	2209Ch-2209Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_BCSUNIT_CTX
Address:	1C009Ch-1C009Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VCSUNIT0_CTX
Address:	1C409Ch-1C409Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VCSUNIT1_CTX
Address:	1C809Ch-1C809Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VECSUNIT0_CTX
Address:	1D009Ch-1D009Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VCSUNIT2_CTX
Address:	1D409Ch-1D409Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VCSUNIT3_CTX
Address:	1D809Ch-1D809Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VECSUNIT1_CTX
Address:	1E009Ch-1E009Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VCSUNIT4_CTX
Address:	1E409Ch-1E409Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VCSUNIT5_CTX



## MI\_MODE - Mode Register for Software Interface

Address:	1E809Ch-1E809Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VECSUNIT2_CTX
Address:	1F009Ch-1F009Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VCSUNIT6_CTX
Address:	1F409Ch-1F409Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VCSUNIT7_CTX
Address:	1F809Ch-1F809Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VECSUNIT3_CTX
Address:	1A09Ch-1A09Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_CCSUNIT0_CTX
Address:	1C09Ch-1C09Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_CCSUNIT1_CTX
Address:	1E09Ch-1E09Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_CCSUNIT2_CTX
Address:	2609Ch-2609Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_CCSUNIT3_CTX

The MI\_MODE register contains information that controls software interface aspects of the Memory Interface function.

DWord	Bit	Description				
0	31:16	<p><b>Mask</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">WO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">Mask</td> </tr> </table> <p>A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0</p>	Access:	WO	Format:	Mask
Access:	WO					
Format:	Mask					



## MI\_MODE - Mode Register for Software Interface

15	<b>Suspend Flush</b>	
Access:		R/W
Format:		U1
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	No Delay <b>[Default]</b>	HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well
1h	Delay Flush	Suspend flush is active
<b>Programming Notes</b>		
This should only be written to from the ring using MI_SUSPEND_FLUSH. It is considered undefined if written by software through MMIO		
14	<b>RCS POSH LRCA Disable</b>	
Source:		RenderCS
Access:		R/W
Exists If:		//RCS
This bit controls the context save of the MI_LOAD_REGISTER_IMM command corresponding to POSH_LRCA as part of the RCS context image. This primary purpose of this bit is for backward compatibility for the render context image.		
<b>Value</b>	<b>Name</b>	<b>Description</b>
1		RCS saves the MI_LOAD_REGISTER_IMM command corresponding to POSH_LRCA in context image as NOOPs.
0	<b>[Default]</b>	RCS saves the MI_LOAD_REGISTER_IMM command corresponding to POSH_LRCA as part of the context image.
13	<b>Disable MI_SET_CONTEXT for Execution List</b>	
Access:		R/W
Format:		U1
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	Allow <b>[Default]</b>	Allow MI_SET_CONTEXT in Execlist mode
1h	Disable	Disable MI_SET_CONTEXT in Execlist Mode

## MI\_MODE - Mode Register for Software Interface

12	<b>Nested Batch Buffer Enable</b>	Access:	R/W		
This bit is used to enable or disable third level batch buffer and associated functionality.					
<b>Value</b>	<b>Name</b>	<b>Description</b>			
0		HW will only support first level, second level, chained first level and chained second level batch buffer. Nested Level Batch Buffer field must be set in MI_BATCH_BUFFER_START command programmed in a second level batch buffer to infer as a chained second level batch buffer.			
1	<b>[Default]</b>	HW will support first level, second level, third level, chained first level, chained second level and chained third level batch buffer. Nested Level Batch Buffer field must not be set in MI_BATCH_BUFFER_START command programmed in a second level batch buffer to infer a chained second level batch buffer and similarly for chained third level batch buffer.			
<b>Programming Notes</b>					
This bit must be only programmed from a ring buffer and must not be programmed from a batch buffer.					
This bit must be static for a given context and remain same through out the life time of a given context.					
11	<b>Invalidate UHPTR enable</b>	Source:	RenderCS, VideoCS, VideoCS2, VideoEnhancementCS		
		Access:	R/W		
		Exists If:	//RCS, VCS, VECS, BCS		
		Format:	Enable		
If bit set H/W clears the valid bit of UHPTR (2134h, bit 0) when current active head pointer is equal to UHPTR.					
10	<b>Atomic Read Return for MI_COPY_MEM_MEM</b>	Access:	R/W		
		Format:	U1		
<b>Value</b>	<b>Name</b>	<b>Description</b>			
0h	Disable <b>[Default]</b>	Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.			
1h	Enable	Hardware does Atomic Move with Read Return to complete the write to the destination address before moving to the next instruction.			

## MI\_MODE - Mode Register for Software Interface

9	<b>Rings Idle</b>	
	Access:	R/W
	Format:	U1
	Read Only Status bit	
	<b>Value</b>	<b>Name</b>
		<b>Description</b>
	0h	Not Idle <b>[Default]</b> Parser not Idle or Ring Arbiter not Idle.
	1h	Idle Parser Idle and Ring Arbiter Idle.
	<b>Programming Notes</b>	
	Writes to this bit are not allowed.	
8	<b>Stop Rings</b>	
	Access:	R/W
	Format:	U1
	<b>Value</b>	<b>Name</b>
		<b>Description</b>
	0h	<b>[Default]</b> Normal Operation.
	1h	Parser is turned off and Ring arbitration is turned off.
	<b>Programming Notes</b>	
	Software must set this bit to force the Rings and Command Parser to Idle. Software must read a 1 in the Ring Idle bit after setting this bit to ensure that the hardware is idle.	
	Software must clear this bit for Rings to resume normal operation.	
7:5	<b>Reserved</b>	
	Access:	R/W
	Format:	PBC
4:2	<b>Reserved</b>	
	Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS
	Access:	R/W
	Format:	PBC

<b>4:1 Predicate Enable</b>		
Source:	RenderCS	
Access:	R/W	
This field gets set when "MI_SET_PREDICATE" command is parsed by render command streamer. Predicate Disable is the default mode of operation.		
Value	Name	Description
0h	Predicate Disable	Predication is Disabled and RCS will process commands as usual.
1h	Predicate on Result2 clear	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is clear.
2h	Predicate on Result2 set	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is set.
3h	Predicate on Result clear	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT is clear.
4h	Predicate on Result set	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT is set.
5h	Predicate when two or more slices enabled	Following Commands will be NOOPED by RCS only when one slice is enabled, NOOPED when more than one slice is enabled.
6h	Predicate when one or three slices enabled	Following Commands will be Executed by RCS only when two slices are enabled, NOOPED when one or three slices are enabled.
7h	Predicate when one or two slices enabled	Following Commands will be Executed by RCS only when all the three slices are enabled, NOOPED when less than three slices are enabled.
8h	Execute when four slices are enabled	Following Commands will be Executed by RCS only when all the four slices are enabled.
9h	Execute when five slices are enabled	Following Commands will be Executed by RCS only when all the five slices are enabled.
Ah	Execute when six slices are enabled	Following Commands will be Executed by RCS only when all the six slices are enabled.
Bh	NOOP in RenderCS	When RenderCS parses MI_SET_PREDICATE command with Predicate Enable set to NOOP in RenderCS, RenderCS NOOPs all the subsequent commands parsed unconditionally until the predication is disabled/modified using MI_SET_PREDICATE command. Other command streamers (non RenderCS) on parsing MI_SET_PREDICATE command with Predicate Enable set to NOOP in RenderCS dont take any action and is equivalent to parsing MI_NOOP command.
Ch	NOOP	

	8h, 9h, Ah	Reserved	
	Dh, Eh	Reserved	
	Fh	Predicate Always	Following Commands will be NOOPED by RCS unconditionally.
	<b>Programming Notes</b>		
SW must use MI_SET_PREDICATE instead of MMIO access.			
1	<b>Reserved</b>		
	Source:	VideoCS, VideoCS2, VideoEnhancementCS	
	Access:	R/W	
	Format:	PBC	
1	<b>Reserved</b>		
	Source:	BlitterCS	
	Access:	R/W	
	Format:	PBC	
0	<b>Reserved</b>		
	Source:	CommandStreamer	
	Access:	R/W	
	Format:	PBC	



## MSG\_FBC\_RENDER\_STATE

MSG_FBC_RENDER_STATE			
Register Space:	Inbound Message		
Access:	WO		
Size (in bits):	32		
Address:	50380h-50383h		
Name:	FBC Render State		
ShortName:	MSG_FBC_RENDER_STATE_A		
Reset:	soft		
Sent from GT to North Display			
DWord	Bit	Description	
0	31:3	<b>Reserved</b>	
		Access: RO	
		Format: MBZ	
	2	<b>Nuke</b>	
		Access: WO	
		This bit indicates that render wants FBC to nuke the compressed buffer.	
		<b>Value</b>	<b>Name</b>
		0b	Not Nuke
	1b	Nuke	
	1	<b>Cache Clean</b>	
		Access: WO	
		This bit indicates that render has flushed the cache, so all previous modifications have been committed to memory and can be recompressed.	
<b>Value</b>		<b>Name</b>	
0b		Not Cache Clean	
1b	Cache Clean		
0	<b>Reserved</b>		
	Access: RO		
	Format: MBZ		

## MSI Mask Bits

MSI_MASK_0_2_0_PCI - MSI Mask Bits				
Register Space:	PCI: 0/2/0			
Size (in bits):	32			
Address:	000BCh			
This register contains the MSI Mask Bits				
DWord	Bit	Description		
0	31:1	<b>Reserved</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
0	0	<b>Mask Bit for Vector 0</b>		
		Default Value:	0b	
		Access:	R/W	
		_Custom_GTIReset:	BUS	
For each Mask bit that is set, the function is prohibited from sending the associated message.				



## MSI Pending Bits

MSI_PEND_0_2_0_PCI - MSI Pending Bits								
Register Space:	PCI: 0/2/0							
Size (in bits):	32							
Address:	000C0h							
This register contains the MSI Pending Bits								
DWord	Bit	Description						
0	31:1	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	0	<b>Pending Bit for Vector 0</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Default Value:	0b	Access:	RO Variant	_Custom_GTIRreset:	BUS
		Default Value:	0b					
		Access:	RO Variant					
_Custom_GTIRreset:	BUS							
For each Pending bit that is set, the function has a pending associated message. If this bit is set when the corresponding vector's Mask bit is cleared, the function will send an MSI and then clear the Pending bit.								



## Multi Context Control Register

MLTICTXCTL - Multi Context Control Register			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	0B170h		
Masked register for Multi Context			
DWord	Bit	Description	
0	31:16	<b>Mask</b>	
		Access:	WO
		Format:	Mask
			Mask bits for each corresponding bit in [15:0]
	15:14	<b>Reserved</b>	
		Access:	RO
Format:		MBZ	
13:4	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
3	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
2	<b>3D on Render</b>		
	Access:	R/W	
		3D_ON_RENDER: When set, the L3 will use Render config values, else compute config values.	
1:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	



## Multi Tile Configuration

<b>MTCFG - Multi Tile Configuration</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	101800h	
This register is used for multi-tile configurations. It contains the tile number and tile count.		
DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Access: RO
		Format: MBZ
	15:8	<b>Tile Count</b>
		Default Value: 00h
		Access: R/W
		_Custom_GTIReset: BUS
		Tile Count 0h=Single tile (Root tile only) 1h= Reserved (Not supported configuration) 2h=Reserved (Not supported configuration) 3h= Reserved (Not supported configuration) 4h to FFh=Reserved (not supported) Reset value is based on input straps.
	7:0	<b>Tile Number</b>
		Default Value: 00h
Access: R/W		
_Custom_GTIReset: BUS		
Tile number assignment (ie. this is my tile number). 0h=Root tile 1h= Reserved (Not supported configuration) 2h= Reserved (Not supported configuration) 3h= Reserved (Not supported configuration) 4h to FFh=Reserved (not supported) Reset value is based on input straps.		

## NDE\_RSTWRN\_OPT

NDE_RSTWRN_OPT			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
SOC_Consumer:	BIOS		
Address:	46408h-4640Bh		
Name:	North Display Reset Warn Options		
ShortName:	NDE_RSTWRN_OPT		
Reset:	global		
This register is used to control the display behavior on receiving a Reset Warning or FLR.			
DWord	Bit	Description	
0	31:7	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	6	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	5	<b>Reserved</b>	
		Access:	R/W
	4	<b>RST PCH Handshake En</b>	
		Access:	R/W
		This field enables the handshake with <u>south</u> display when processing the reset. This applies to all types of DE resets. By default it is disabled and the north display will not wait for south display to acknowledge the reset.	
		"PCH" here refers to the south display, which is always present even when the south display is in the same SoC as north display.	
<b>Value</b>		<b>Name</b>	
0b		Disable	
1b		Enable	
<b>Programming Notes</b>			
This must be programmed as part of the display initialization sequence.			
3:0		<b>Reserved</b>	
	Access:	RO	
	Format:	MBZ	



## NONPIPE\_ISOCREQ

NONPIPE_ISOCREQ										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	64									
Address:	45230h-45237h									
Name:	Non Pipe Isoch Request									
ShortName:	NONPIPE_ISOCREQ									
Reset:	soft									
<p>This register is used to trigger an IsocReq that is not associated with a pipe. When enabled, the write to DWord 1 (higher address DWord) of this register triggers an IsocReq to be sent with the last written values from both DWords.</p>										
DWord	Bit	Description								
0	31:16	<b>LTR</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field specifies the latency tolerance (LTR) in microseconds.</p>	Access:	R/W						
	Access:	R/W								
15:0	<b>Bandwidth</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field specifies the bandwidth requirement in multiples of 100 MB/s.</p>	Access:	R/W							
Access:	R/W									
1	31	<b>Enable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field enables IsocReq to be sent when DWord 1 of this register is written.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Enable</td> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	1b	Enable	0b	Disable
		Access:	R/W							
		Value	Name							
	1b	Enable								
0b	Disable									
30:8	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO									
Format:	MBZ									
7:0	<b>Delay</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field specifies the downwards transition delay in milliseconds.</p>	Access:	R/W							
Access:	R/W									

## NOP Identification Register

<b>NOPID - NOP Identification Register</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02094h-02097h
Name:	NOP Identification Register
ShortName:	NOPID_RCSUNIT_CTX
Address:	22094h-22097h
Name:	NOP Identification Register
ShortName:	NOPID_BCSUNIT_CTX
Address:	1C0094h-1C0097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT0_CTX
Address:	1C4094h-1C4097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT1_CTX
Address:	1C8094h-1C8097h
Name:	NOP Identification Register
ShortName:	NOPID_VECSUNIT0_CTX
Address:	1D0094h-1D0097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT2_CTX
Address:	1D4094h-1D4097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT3_CTX
Address:	1D8094h-1D8097h
Name:	NOP Identification Register
ShortName:	NOPID_VECSUNIT1_CTX
Address:	1E0094h-1E0097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT4_CTX
Address:	1E4094h-1E4097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT5_CTX



## NOPID - NOP Identification Register

Address:	1E8094h-1E8097h
Name:	NOP Identification Register
ShortName:	NOPID_VECSUNIT2_CTX
Address:	1F0094h-1F0097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT6_CTX
Address:	1F4094h-1F4097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT7_CTX
Address:	1F8094h-1F8097h
Name:	NOP Identification Register
ShortName:	NOPID_VECSUNIT3_CTX
Address:	1A094h-1A097h
Name:	NOP Identification Register
ShortName:	NOPID_CCSUNIT0_CTX
Address:	1C094h-1C097h
Name:	NOP Identification Register
ShortName:	NOPID_CCSUNIT1_CTX
Address:	1E094h-1E097h
Name:	NOP Identification Register
ShortName:	NOPID_CCSUNIT2_CTX
Address:	26094h-26097h
Name:	NOP Identification Register
ShortName:	NOPID_CCSUNIT3_CTX

The NOPID register contains the Noop Identification value specified by the last MI\_NOOP instruction that enabled this register to be updated.

DWord	Bit	Description
0	31:22	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	21:0	<b>Reserved</b>
Access: R/W		

## Number Of VFs

<b>SRIOV_NUMOFVFS_0_2_0_PCI - Number Of VFs</b>			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00330h		
Number of VFs enabled by the VMM.			
DWord	Bit	Description	
0	31:24	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	23:16	<b>Function Dependency Link</b>	
		Default Value:	00000000b
		Access:	RO
		_Custom_GTIReset:	BUS
		Same value as the Physical function number indicating no Dependency	
	15:0	<b>Number of Virtual Functions</b>	
		Default Value:	0000000000000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
<p>System SW shall set this field to control the number of VFs that are visible.            This field must be programmed before setting VF Enable.            Changing this field when VF Enable is set will produced undefined behavior as per the SR-IOV specification. HW will ignore the new value programmed.</p>			



## OAC Aggregate Perf Counter A0

OAC_OAPERF_A0 - OAC Aggregate Perf Counter A0												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
Address:	15000h-15003h											
Name:	Aggregate Perf Counter A0											
ShortName:	OAC_OAPERF_A0_CCS0_OA											
<p>This register reflects the count value of the OA Performance counter A0.            More details about the precise event counted by this register are located <a href="#">here</a>.</p>												
DWord	Bit	Description										
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0x00000000</td> <td><b>[Default]</b></td> </tr> <tr> <td>[0x00000001-0xFFFFFFFF]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	0x00000000	<b>[Default]</b>	[0x00000001-0xFFFFFFFF]	
Access:	R/W											
_Custom_GTIReset:	DEV											
Value	Name											
0x00000000	<b>[Default]</b>											
[0x00000001-0xFFFFFFFF]												



## OAC Aggregate Perf Counter A0 Upper DWord

OAC_OAPERF_A0_UPPER - OAC Aggregate Perf Counter A0 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	15004h-15007h							
Name:	Aggregate Perf Counter A0 Upper DWord							
ShortName:	OAC_OAPERF_A0_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A0 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A4

OAC_OAPERF_A4 - OAC Aggregate Perf Counter A4						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15008h-1500Bh					
Name:	Aggregate Perf Counter A4					
ShortName:	OAC_OAPERF_A4_CCS0_OA					
This register reflects the count value of the OA Performance counter A4. DefaultValue="00000000h" More details about the precise event counted by this register are located <a href="#">here</a> .						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A4 Upper DWord

OAC_OAPERF_A4_UPPER - OAC Aggregate Perf Counter A4 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	1500Ch-1500Fh							
Name:	Aggregate Perf Counter A4 Upper DWord							
ShortName:	OAC_OAPERF_A4_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A4 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAC Aggregate Perf Counter A7

OAC_OAPERF_A7 - OAC Aggregate Perf Counter A7						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15010h-15013h					
Name:	Aggregate Perf Counter A7					
ShortName:	OAC_OAPERF_A7_CCS0_OA					
This register reflects the count value of the OA Performance counter A7. DefaultValue="00000000h" More details about the precise event counted by this register are located <a href="#">here</a> .						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A7 Upper DWord

<b>OAC_OAPERF_A7_UPPER - OAC Aggregate Perf Counter A7 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	15014h-15017h							
Name:	Aggregate Perf Counter A7 Upper DWord							
ShortName:	OAC_OAPERF_A7_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A7 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAC Aggregate Perf Counter A8

OAC_OAPERF_A8 - OAC Aggregate Perf Counter A8						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15018h-1501Bh					
Name:	Aggregate Perf Counter A8					
ShortName:	OAC_OAPERF_A8_CCS0_OA					
This register reflects the count value of the OA Performance counter A8. DefaultValue="00000000h" More details about the precise event counted by this register are located <a href="#">here</a> .						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A8 Upper DWord

OAC_OAPERF_A8_UPPER - OAC Aggregate Perf Counter A8 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	1501Ch-1501Fh							
Name:	Aggregate Perf Counter A8 Upper DWord							
ShortName:	OAC_OAPERF_A8_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A8 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A9

OAC_OAPERF_A9 - OAC Aggregate Perf Counter A9						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15020h-15023h					
Name:	Aggregate Perf Counter A9					
ShortName:	OAC_OAPERF_A9_CCS0_OA					
<p>This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h"            More details about the precise event counted by this register are located <a href="#">here</a>.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAC Aggregate Perf Counter A9 Upper DWord

OAC_OAPERF_A9_UPPER - OAC Aggregate Perf Counter A9 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	15024h-15027h							
Name:	Aggregate Perf Counter A9 Upper DWord							
ShortName:	OAC_OAPERF_A9_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A9 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAC Aggregate Perf Counter A10

OAC_OAPERF_A10 - OAC Aggregate Perf Counter A10						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15028h-1502Bh					
Name:	Aggregate Perf Counter A10					
ShortName:	OAC_OAPERF_A10_CCS0_OA					
This register reflects the count value of the OA Performance counter A10. DefaultValue="00000000h" More details about the precise event counted by this register are located <a href="#">here</a> .						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A10 Upper DWord

<b>OAC_OAPERF_A10_UPPER - OAC Aggregate Perf Counter A10 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	1502Ch-1502Fh							
Name:	Aggregate Perf Counter A10 Upper DWord							
ShortName:	OAC_OAPERF_A10_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A10 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A11

OAC_OAPERF_A11 - OAC Aggregate Perf Counter A11						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15030h-15033h					
Name:	Aggregate Perf Counter A11					
ShortName:	OAC_OAPERF_A11_CCS0_OA					
This register reflects the count value of the OA Performance counter A11. DefaultValue="00000000h" More details about the precise event counted by this register are located <a href="#">here</a> .						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A11 Upper DWord

OAC_OAPERF_A11_UPPER - OAC Aggregate Perf Counter A11 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	15034h-15037h							
Name:	Aggregate Perf Counter A11 Upper DWord							
ShortName:	OAC_OAPERF_A11_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A11 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAC Aggregate Perf Counter A12

OAC_OAPERF_A12 - OAC Aggregate Perf Counter A12						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15038h-1503Bh					
Name:	Aggregate Perf Counter A12					
ShortName:	OAC_OAPERF_A12_CCS0_OA					
This register reflects the count value of the OA Performance counter A12. DefaultValue="00000000h" More details about the precise event counted by this register are located <a href="#">here</a> .						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A12 Upper DWord

OAC_OAPERF_A12_UPPER - OAC Aggregate Perf Counter A12 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	1503Ch-1503Fh							
Name:	Aggregate Perf Counter A12 Upper DWord							
ShortName:	OAC_OAPERF_A12_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A12 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A13

OAC_OAPERF_A13 - OAC Aggregate Perf Counter A13						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15040h-15043h					
Name:	Aggregate Perf Counter A13					
ShortName:	OAC_OAPERF_A13_CCS0_OA					
This register reflects the count value of the OA Performance counter A13. DefaultValue="00000000h" More details about the precise event counted by this register are located <a href="#">here</a> .						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAC Aggregate Perf Counter A13 Upper DWord

<b>OAC_OAPERF_A13_UPPER - OAC Aggregate Perf Counter A13 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	15044h-15047h							
Name:	Aggregate Perf Counter A13 Upper DWord							
ShortName:	OAC_OAPERF_A13_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A13 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A14

OAC_OAPERF_A14 - OAC Aggregate Perf Counter A14						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15048h-1504Bh					
Name:	Aggregate Perf Counter A14					
ShortName:	OAC_OAPERF_A14_CCS0_OA					
<p>This register reflects the count value of the OA Performance counter A14. DefaultValue="00000000h"            More details about the precise event counted by this register are located <a href="#">here</a>.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A14 Upper DWord

OAC_OAPERF_A14_UPPER - OAC Aggregate Perf Counter A14 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	1504Ch-1504Fh							
Name:	Aggregate Perf Counter A14 Upper DWord							
ShortName:	OAC_OAPERF_A14_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A14 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A15

OAC_OAPERF_A15 - OAC Aggregate Perf Counter A15						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15050h-15053h					
Name:	Aggregate Perf Counter A15					
ShortName:	OAC_OAPERF_A15_CCS0_OA					
This register reflects the count value of the OA Performance counter A15. DefaultValue="00000000h"						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A15 Upper DWord

OAC_OAPERF_A15_UPPER - OAC Aggregate Perf Counter A15 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	15054h-15057h							
Name:	Aggregate Perf Counter A15 Upper DWord							
ShortName:	OAC_OAPERF_A15_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A15 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A16

OAC_OAPERF_A16 - OAC Aggregate Perf Counter A16						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15058h-1505Bh					
Name:	Aggregate Perf Counter A16					
ShortName:	OAC_OAPERF_A16_CCS0_OA					
This register reflects the count value of the OA Performance counter A16. DefaultValue="00000000h" More details about the precise event counted by this register are located <a href="#">here</a> .						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A16 Upper DWord

OAC_OAPERF_A16_UPPER - OAC Aggregate Perf Counter A16 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	1505Ch-1505Fh							
Name:	Aggregate Perf Counter A16 Upper DWord							
ShortName:	OAC_OAPERF_A16_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A16 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A17

OAC_OAPERF_A17 - OAC Aggregate Perf Counter A17						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15060h-15063h					
Name:	Aggregate Perf Counter A17					
ShortName:	OAC_OAPERF_A17_CCS0_OA					
<p>This register reflects the count value of the OA Performance counter A17. DefaultValue="00000000h"            More details about the precise event counted by this register are located <a href="#">here</a>.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAC Aggregate Perf Counter A17 Upper DWord

OAC_OAPERF_A17_UPPER - OAC Aggregate Perf Counter A17 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	15064h-15067h							
Name:	Aggregate Perf Counter A17 Upper DWord							
ShortName:	OAC_OAPERF_A17_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A17 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A18

OAC_OAPERF_A18 - OAC Aggregate Perf Counter A18						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15068h-1506Bh					
Name:	Aggregate Perf Counter A18					
ShortName:	OAC_OAPERF_A18_CCS0_OA					
This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h" More details about the precise event counted by this register are located <a href="#">here</a> .						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A18 Upper DWord

<b>OAC_OAPERF_A18_UPPER - OAC Aggregate Perf Counter A18 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	1506Ch-1506Fh							
Name:	Aggregate Perf Counter A18 Upper DWord							
ShortName:	OAC_OAPERF_A18_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A18 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A19

OAC_OAPERF_A19 - OAC Aggregate Perf Counter A19						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15070h-15073h					
Name:	Aggregate Perf Counter A19					
ShortName:	OAC_OAPERF_A19_CCS0_OA					
This register reflects the count value of the OA Performance counter A19. DefaultValue="00000000h" More details about the precise event counted by this register are located <a href="#">here</a> .						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A19 Upper DWord

OAC_OAPERF_A19_UPPER - OAC Aggregate Perf Counter A19 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	15074h-15077h							
Name:	Aggregate Perf Counter A19 Upper DWord							
ShortName:	OAC_OAPERF_A19_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A19 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A20

OAC_OAPERF_A20 - OAC Aggregate Perf Counter A20						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15078h-1507Bh					
Name:	Aggregate Perf Counter A20					
ShortName:	OAC_OAPERF_A20_CCS0_OA					
This register reflects the count value of the OA Performance counter A20. DefaultValue="00000000h" More details about the precise event counted by this register are located <a href="#">here</a> .						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A20 Upper DWord

<b>OAC_OAPERF_A20_UPPER - OAC Aggregate Perf Counter A20 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	1507Ch-1507Fh							
Name:	Aggregate Perf Counter A20 Upper DWord							
ShortName:	OAC_OAPERF_A20_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A20 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A28

OAC_OAPERF_A28 - OAC Aggregate Perf Counter A28						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15080h-15083h					
Name:	Aggregate Perf Counter A28					
ShortName:	OAC_OAPERF_A28_CCS0_OA					
<p>This register reflects the count value of the OA Performance counter A28. DefaultValue="00000000h"            More details about the precise event counted by this register are located <a href="#">here</a>.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAC Aggregate Perf Counter A28 Upper DWord

OAC_OAPERF_A28_UPPER - OAC Aggregate Perf Counter A28 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	15084h-15087h							
Name:	Aggregate Perf Counter A28 Upper DWord							
ShortName:	OAC_OAPERF_A28_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A28 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A29

OAC_OAPERF_A29 - OAC Aggregate Perf Counter A29						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15088h-1508Bh					
Name:	Aggregate Perf Counter A29					
ShortName:	OAC_OAPERF_A29_CCS0_OA					
<p>This register reflects the count value of the OA Performance counter A29. DefaultValue="00000000h"            More details about the precise event counted by this register are located <a href="#">here</a>.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A29 Upper DWord

OAC_OAPERF_A29_UPPER - OAC Aggregate Perf Counter A29 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	1508Ch-1508Fh							
Name:	Aggregate Perf Counter A29 Upper DWord							
ShortName:	OAC_OAPERF_A29_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A29 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A30

OAC_OAPERF_A30 - OAC Aggregate Perf Counter A30						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	15090h-15093h					
Name:	Aggregate Perf Counter A30					
ShortName:	OAC_OAPERF_A30_CCS0_OA					
<p>This register reflects the count value of the OA Performance counter A30. DefaultValue="00000000h"            More details about the precise event counted by this register are located <a href="#">here</a>.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAC Aggregate Perf Counter A30 Upper DWord

<b>OAC_OAPERF_A30_UPPER - OAC Aggregate Perf Counter A30 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	15094h-15097h							
Name:	Aggregate Perf Counter A30 Upper DWord							
ShortName:	OAC_OAPERF_A30_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A30 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A31

OAC_OAPERF_A31 - OAC Aggregate Perf Counter A31								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	15098h-1509Bh							
Name:	Aggregate Perf Counter A31							
ShortName:	OAC_OAPERF_A31_CCS0_OA							
This register reflects the count value of the OA Performance counter A31								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAC Aggregate Perf Counter A31 Upper DWord

OAC_OAPERF_A31_UPPER - OAC Aggregate Perf Counter A31 Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	1509Ch-1509Fh							
Name:	Aggregate Perf Counter A31 Upper DWord							
ShortName:	OAC_OAPERF_A31_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A31 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A32

OAC_OAPERF_A32 - OAC Aggregate Perf Counter A32								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150A0h-150A3h							
Name:	Aggregate Perf Counter A32							
ShortName:	OAC_OAPERF_A32_CCS0_OA							
This register reflects the count value of the OA Performance counter A32 More details about the precise event counted by this register are located <a href="#">here</a> .								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OACAggregatePerfCounterA32UpperDWord

<b>OAC_OAPERF_A32_UPPER - OACAggregatePerfCounterA32UpperDWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150A4h-150A7h							
Name:	Aggregate Perf Counter A32 Upper DWord							
ShortName:	OAC_OAPERF_A32_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A32 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAC Aggregate Perf Counter A34

OAC_OAPERF_A34 - OAC Aggregate Perf Counter A34								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150B0h-150B3h							
Name:	Aggregate Perf Counter A34							
ShortName:	OAC_OAPERF_A34_CCS0_OA							
This register reflects the count value of the OA Performance counter A34								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OACAggregatePerfCounterA34UpperDWord

<b>OAC_OAPERF_A34_UPPER - OACAggregatePerfCounterA34UpperDWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150B4h-150B7h							
Name:	Aggregate Perf Counter A34 Upper DWord							
ShortName:	OAC_OAPERF_A34_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A34 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this upper register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Aggregate Perf Counter A35

OAC_OAPERF_A35 - OAC Aggregate Perf Counter A35								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150B8h-150BBh							
Name:	Aggregate Perf Counter A35							
ShortName:	OAC_OAPERF_A35_CCS0_OA							
<p>This register reflects the count value of the OA Performance counter A35            More details about the precise event counted by this register are located <a href="#">here</a>.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OACAggregatePerfCounterA35UpperDWord

<b>OAC_OAPERF_A35_UPPER - OACAggregatePerfCounterA35UpperDWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150BCh-150BFh							
Name:	Aggregate Perf Counter A35 Upper DWord							
ShortName:	OAC_OAPERF_A35_UPPER_CCS0_OA							
<p>This register enables the current live value of performance counter A35 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this upper register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Boolean\_Counter\_B0

OAC_OAPERF_B0 - OAC Boolean_Counter_B0								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150D4h-150D7h							
Name:	Boolean Counter B0							
ShortName:	OAC_OAPERF_B0_CCS0_OA							
<p>This register enables the current live value of performance counter B0 to be read. Since what conditions cause B0 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							

## OAC Boolean\_Counter\_B1

OAC_OAPERF_B1 - OAC Boolean_Counter_B1								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150D8h-150DBh							
Name:	Boolean Counter B1							
ShortName:	OAC_OAPERF_B1_CCS0_OA							
<p>This register enables the current live value of performance counter B1 to be read. Since what conditions cause B1 to increment are defined by the programming of CEC1-0/CEC1-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAC Boolean\_Counter\_B2

OAC_OAPERF_B2 - OAC Boolean_Counter_B2								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150DCh-150DFh							
Name:	Boolean Counter B2							
ShortName:	OAC_OAPERF_B2_CCS0_OA							
<p>This register enables the current live value of performance counter B2 to be read. Since what conditions cause B2 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAC Boolean\_Counter\_B3

OAC_OAPERF_B3 - OAC Boolean_Counter_B3								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150E0h-150E3h							
Name:	Boolean Counter B3							
ShortName:	OAC_OAPERF_B3_CCS0_OA							
<p>This register enables the current live value of performance counter B3 to be read. Since what conditions cause B3 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAC Boolean\_Counter\_B4

OAC_OAPERF_B4 - OAC Boolean_Counter_B4								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150E4h-150E7h							
Name:	Boolean Counter B4							
ShortName:	OAC_OAPERF_B4_CCS0_OA							
<p>This register enables the current live value of performance counter B4 to be read. Since what conditions cause B4 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							

## OAC Boolean\_Counter\_B5

OAC_OAPERF_B5 - OAC Boolean_Counter_B5								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150E8h-150EBh							
Name:	Boolean Counter B5							
ShortName:	OAC_OAPERF_B5_CCS0_OA							
<p>This register enables the current live value of performance counter B5 to be read. Since what conditions cause B5 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAC Boolean\_Counter\_B6

OAC_OAPERF_B6 - OAC Boolean_Counter_B6								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150ECh-150EFh							
Name:	Boolean Counter B6							
ShortName:	OAC_OAPERF_B6_CCS0_OA							
<p>This register enables the current live value of performance counter B6 to be read. Since what conditions cause B6 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							

## OAC Boolean\_Counter\_B7

OAC_OAPERF_B7 - OAC Boolean_Counter_B7								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	150F0h-150F3h							
Name:	Boolean Counter B7							
ShortName:	OAC_OAPERF_B7_CCS0_OA							
<p>This register enables the current live value of performance counter B7 to be read. Since what conditions cause B7 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAC GPU Ticks Counter

OAC_GPU_TICKS - OAC GPU Ticks Counter								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	15120h-15123h							
Name:	GPU Ticks Counter							
ShortName:	OAC_GPU_TICKS_CCS0_OA							
<p>Reading this register returns the live value of the GPU ticks counter that is sampled and included in the performance counter report header. It increments every GFX clock and hence the number of increments per second changes with GFX frequency.</p> <p>More details about the precise event counted by this register are located <a href="#">here</a>.</p>								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the GPU tick counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAC GPU Ticks Counter Upper DWord

<b>OAC_GPU_TICKS_UPPER - OAC GPU Ticks Counter Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	15124h-15127h							
Name:	GPU Ticks Counter Upper DWord							
ShortName:	OAC_GPU_TICKS_UPPER_CCS0_OA							
<p>Reading this register returns the live value of the Upper DWord of GPU ticks counter that is sampled and included in the performance counter report header. It increments every GFX clock and hence the number of increments per second changes with GFX frequency.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the GPU tick counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAC Observation Architecture Control

OAC_OACONTROL - OAC Observation Architecture Control			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	15114h-15117h		
Name:	Control Register		
ShortName:	OAC_OACONTROL_CCS0_OA		
This register controls OAC functionality, report format, and context filtering. If OAC is enabled then it should be enabled in CS as well			
DWord	Bit	Description	
0	31:4	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
		_Custom_GTIReset:	DEV
	3:1	<b>Counter Select</b>	
		Access:	R/W
		_Custom_GTIReset:	DEV
	This field selects which performance counter report format to use, please refer to Performance Counter Report Formats section for more details on the structure of the format.		
	0	<b>Performance Counter Enable</b>	
		Access:	R/W
Format:		Enable	
_Custom_GTIReset:		DEV	
Global performance counter enable. If clear, no counting will occur. MI_REPORT_PERF_COUNT is undefined when clear.			
<b>Programming Notes</b>			
"OAC Context Enable" mode bit in RenderEngine CTX_SR_CTL register must be set when "Programmer Counter Enable" is set.			



## OAC Observation Architecture Status Register

<b>OAC_OASTATUS - OAC Observation Architecture Status Register</b>										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	1511Ch-1511Fh									
Name:	Status Register									
ShortName:	OAC_OASTATUS_CCS0_OA									
<p>This register provides status of report buffer and overflow conditions as well as status of some flags which hardware needs for internal purpose. Software should not program these status bits. Status bits are active high flags (0=false, 1=true)</p>										
DWord	Bit	Description								
0	31:22	<b>Reserved</b>								
		Access:	R/W							
		Format:	PBC							
		_Custom_GTIRreset:	DEV							
	21	<b>Start Trigger Flag 1</b>	Access:	R/W						
			_Custom_GTIRreset:	DEV						
				<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> </tr> <tr> <td>1</td> <td></td> </tr> </tbody> </table>	Value	Name	0	[Default]	1	
		Value	Name							
		0	[Default]							
		1								
				<p style="text-align: center;"><b>Programming Notes</b></p> <p>This bit is for HW internal use to context save /restore Start Trigger 1 occurrence On RC6 entry. Software should not program this bit.</p>						
20	<b>Start Trigger Flag 2</b>	Access:	R/W							
		_Custom_GTIRreset:	DEV							
			<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> </tr> <tr> <td>1</td> <td></td> </tr> </tbody> </table>	Value	Name	0	[Default]	1		
	Value	Name								
	0	[Default]								
	1									
		<p style="text-align: center;"><b>Programming Notes</b></p> <p>This bit is for HW internal use to context save /restore Start Trigger 2 occurrence On RC6 entry. Software should not program this bit.</p>								



## OAC\_OASTATUS - OAC Observation Architecture Status Register

	1	<b>Accumulator Overflow</b>									
		Access:	R/W								
		_Custom_GTIReset:	DEV								
		This field indicates that the one or more event accumulator inside the slice-OAunit has overflowed. Once set, this bit will remain set, until SW resets it by either soft reset or writing a 0 to it.									
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td><b>[Default]</b></td> <td>No overflow has occurred.</td> </tr> <tr> <td>1</td> <td></td> <td>Overflow has occurred.</td> </tr> </tbody> </table>		Value	Name	Description	0	<b>[Default]</b>	No overflow has occurred.	1		Overflow has occurred.
	Value	Name	Description								
	0	<b>[Default]</b>	No overflow has occurred.								
	1		Overflow has occurred.								
	0	<b>Counter Overflow</b>									
		Access:	R/W								
_Custom_GTIReset:		DEV									
This bit is set if any of the counters overflows. This bit can be reset by SW by either soft reset or writing a 0 to it.											
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td><b>[Default]</b></td> <td>Counter Overflow not occurred</td> </tr> <tr> <td>1</td> <td></td> <td>Counter Overflow occurred</td> </tr> </tbody> </table>		Value	Name	Description	0	<b>[Default]</b>	Counter Overflow not occurred	1		Counter Overflow occurred	
Value		Name	Description								
0	<b>[Default]</b>	Counter Overflow not occurred									
1		Counter Overflow occurred									



## OAG Aggregate Perf Counter A0

OAG_OAPERF_A0 - OAG Aggregate Perf Counter A0												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
Address:	0D980h											
This register reflects the count value of the OA Performance counter A0. More details about the precise event counted by this register are located <a href="#">here</a> .												
DWord	Bit	Description										
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0x00000000</td> <td><b>[Default]</b></td> </tr> <tr> <td>[0x00000001-0xFFFFFFFF]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	0x00000000	<b>[Default]</b>	[0x00000001-0xFFFFFFFF]	
Access:	R/W											
_Custom_GTIRreset:	DEV											
Value	Name											
0x00000000	<b>[Default]</b>											
[0x00000001-0xFFFFFFFF]												

## OAG Aggregate Perf Counter A0 Upper DWord

<b>OAG_OAPERF_A0_UPPER - OAG Aggregate Perf Counter A0 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D984h							
<p>This register enables the current live value of performance counter A0 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A1

OAG_OAPERF_A1 - OAG Aggregate Perf Counter A1						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D988h					
This register reflects the count value of the OA Performance counter A1. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG Aggregate Perf Counter A1 Upper DWord

<b>OAG_OAPERF_A1_UPPER - OAG Aggregate Perf Counter A1 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D98Ch							
<p>This register enables the current live value of performance counter A1 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A2

OAG_OAPERF_A2 - OAG Aggregate Perf Counter A2						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D990h					
This register reflects the count value of the OA Performance counter A2. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG Aggregate Perf Counter A2 Upper DWord

<b>OAG_OAPERF_A2_UPPER - OAG Aggregate Perf Counter A2 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D994h							
<p>This register enables the current live value of performance counter A2 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A3

OAG_OAPERF_A3 - OAG Aggregate Perf Counter A3						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D998h					
This register reflects the count value of the OA Performance counter A3. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter A3 Upper DWord

<b>OAG_OAPERF_A3_UPPER - OAG Aggregate Perf Counter A3 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D99Ch							
<p>This register enables the current live value of performance counter A3 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A4

OAG_OAPERF_A4 - OAG Aggregate Perf Counter A4						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D9A0h					
This register reflects the count value of the OA Performance counter A4. DefaultValue="00000000h"						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter A4 Lower DWord Free

OAG_OAPERF_A4_LOWER_FREE - OAG Aggregate Perf Counter A4 Lower DWord Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DAD4h					
<p>This register counts the same event as counter A4 however is not affected by context ID or other conditions that prevent A4 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG Aggregate Perf Counter A4 Upper DWord

<b>OAG_OAPERF_A4_UPPER - OAG Aggregate Perf Counter A4 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D9A4h							
This register enables the current live value of performance counter A4 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.								
DWord	Bit	Description						
0	31:0	<b>Upper Value</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAG Aggregate Perf Counter A5

OAG_OAPERF_A5 - OAG Aggregate Perf Counter A5						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D9A8h					
This register reflects the count value of the OA Performance counter A5. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAG Aggregate Perf Counter A5 Upper DWord

<b>OAG_OAPERF_A5_UPPER - OAG Aggregate Perf Counter A5 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D9ACh							
This register enables the current live value of performance counter A5 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.								
DWord	Bit	Description						
0	31:0	<b>Upper Value</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A6

OAG_OAPERF_A6 - OAG Aggregate Perf Counter A6						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D9B0h					
This register reflects the count value of the OA Performance counter A6. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG Aggregate Perf Counter A6 Lower DWord Free

OAG_OAPERF_A6_LOWER_FREE - OAG Aggregate Perf Counter A6 Lower DWord Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DADCh					
<p>This register counts the same event as counter A6 however is not affected by context ID or other conditions that prevent A6 from incrementing. his counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter A6 Upper DWord

<b>OAG_OAPERF_A6_UPPER - OAG Aggregate Perf Counter A6 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D9B4h							
<p>This register enables the current live value of performance counter A6 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A7

OAG_OAPERF_A7 - OAG Aggregate Perf Counter A7						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D9B8h					
This register reflects the count value of the OA Performance counter A7. DefaultValue="00000000h"						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG Aggregate Perf Counter A7 Upper DWord

<b>OAG_OAPERF_A7_UPPER - OAG Aggregate Perf Counter A7 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D9BCh							
<p>This register enables the current live value of performance counter A7 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A8

OAG_OAPERF_A8 - OAG Aggregate Perf Counter A8						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D9C0h					
This register reflects the count value of the OA Performance counter A8. DefaultValue="00000000h"						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter A8 Upper DWord

<b>OAG_OAPERF_A8_UPPER - OAG Aggregate Perf Counter A8 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D9C4h							
<p>This register enables the current live value of performance counter A8 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A9

OAG_OAPERF_A9 - OAG Aggregate Perf Counter A9						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D9C8h					
This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h"						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG Aggregate Perf Counter A9 Upper DWord

<b>OAG_OAPERF_A9_UPPER - OAG Aggregate Perf Counter A9 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D9CCh							
<p>This register enables the current live value of performance counter A9 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A10

OAG_OAPERF_A10 - OAG Aggregate Perf Counter A10						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D9D0h					
This register reflects the count value of the OA Performance counter A10. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG Aggregate Perf Counter A10 Upper DWord

<b>OAG_OAPERF_A10_UPPER - OAG Aggregate Perf Counter A10 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D9D4h							
<p>This register enables the current live value of performance counter A10 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A11

OAG_OAPERF_A11 - OAG Aggregate Perf Counter A11						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D9D8h					
This register reflects the count value of the OA Performance counter A11. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter A11 Upper DWord

<b>OAG_OAPERF_A11_UPPER - OAG Aggregate Perf Counter A11 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D9DCh							
<p>This register enables the current live value of performance counter A11 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A12

OAG_OAPERF_A12 - OAG Aggregate Perf Counter A12						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D9E0h					
This register reflects the count value of the OA Performance counter A12. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter A12 Upper DWord

<b>OAG_OAPERF_A12_UPPER - OAG Aggregate Perf Counter A12 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D9E4h							
<p>This register enables the current live value of performance counter A12 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A13

OAG_OAPERF_A13 - OAG Aggregate Perf Counter A13						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D9E8h					
This register reflects the count value of the OA Performance counter A13. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG Aggregate Perf Counter A13 Upper DWord

<b>OAG_OAPERF_A13_UPPER - OAG Aggregate Perf Counter A13 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D9ECh							
<p>This register enables the current live value of performance counter A13 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A14

OAG_OAPERF_A14 - OAG Aggregate Perf Counter A14						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D9F0h					
This register reflects the count value of the OA Performance counter A14. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG Aggregate Perf Counter A14 Upper DWord

<b>OAG_OAPERF_A14_UPPER - OAG Aggregate Perf Counter A14 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D9F4h							
<p>This register enables the current live value of performance counter A14 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A15

OAG_OAPERF_A15 - OAG Aggregate Perf Counter A15						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0D9F8h					
This register reflects the count value of the OA Performance counter A15. DefaultValue="00000000h"						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG Aggregate Perf Counter A15 Upper DWord

<b>OAG_OAPERF_A15_UPPER - OAG Aggregate Perf Counter A15 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D9FCh							
<p>This register enables the current live value of performance counter A15 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A16

OAG_OAPERF_A16 - OAG Aggregate Perf Counter A16						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA00h					
This register reflects the count value of the OA Performance counter A16. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter A16 Upper DWord

<b>OAG_OAPERF_A16_UPPER - OAG Aggregate Perf Counter A16 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA04h							
<p>This register enables the current live value of performance counter A16 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A17

OAG_OAPERF_A17 - OAG Aggregate Perf Counter A17						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA08h					
This register reflects the count value of the OA Performance counter A17. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG Aggregate Perf Counter A17 Upper DWord

<b>OAG_OAPERF_A17_UPPER - OAG Aggregate Perf Counter A17 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA0Ch							
<p>This register enables the current live value of performance counter A17 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A18

OAG_OAPERF_A18 - OAG Aggregate Perf Counter A18						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA10h					
This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG Aggregate Perf Counter A18 Upper DWord

<b>OAG_OAPERF_A18_UPPER - OAG Aggregate Perf Counter A18 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA14h							
<p>This register enables the current live value of performance counter A18 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A19

OAG_OAPERF_A19 - OAG Aggregate Perf Counter A19						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA18h					
This register reflects the count value of the OA Performance counter A19. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG Aggregate Perf Counter A19 Lower DWord Free

OAG_OAPERF_A19_LOWER_FREE - OAG Aggregate Perf Counter A19 Lower DWord Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DAE4h					
<p>This register counts the same event as counter A19 however is not affected by context ID or other conditions that prevent A19 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG Aggregate Perf Counter A19 Upper DWord

<b>OAG_OAPERF_A19_UPPER - OAG Aggregate Perf Counter A19 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA1Ch							
This register enables the current live value of performance counter A19 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.								
DWord	Bit	Description						
0	31:0	<b>Upper Value</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							

## OAG Aggregate Perf Counter A20

OAG_OAPERF_A20 - OAG Aggregate Perf Counter A20						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA20h					
This register reflects the count value of the OA Performance counter A20. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAG Aggregate Perf Counter A20 Lower DWord Free

OAG_OAPERF_A20_LOWER_FREE - OAG Aggregate Perf Counter A20 Lower DWord Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DAECh					
<p>This register counts the same event as counter A20 however is not affected by context ID or other conditions that prevent A20 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG Aggregate Perf Counter A20 Upper DWord

<b>OAG_OAPERF_A20_UPPER - OAG Aggregate Perf Counter A20 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA24h							
<p>This register enables the current live value of performance counter A20 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A21

OAG_OAPERF_A21 - OAG Aggregate Perf Counter A21						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA28h					
This register reflects the count value of the OA Performance counter A21. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter A21 Upper DWord

<b>OAG_OAPERF_A21_UPPER - OAG Aggregate Perf Counter A21 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA2Ch							
<p>This register enables the current live value of performance counter A21 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A22

OAG_OAPERF_A22 - OAG Aggregate Perf Counter A22						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA30h					
This register reflects the count value of the OA Performance counter A22. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter A22 Upper DWord

<b>OAG_OAPERF_A22_UPPER - OAG Aggregate Perf Counter A22 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA34h							
<p>This register enables the current live value of performance counter A22 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A23

OAG_OAPERF_A23 - OAG Aggregate Perf Counter A23						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA38h					
This register reflects the count value of the OA Performance counter A23. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG Aggregate Perf Counter A23 Upper DWord

<b>OAG_OAPERF_A23_UPPER - OAG Aggregate Perf Counter A23 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA3Ch							
<p>This register enables the current live value of performance counter A23 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A24

OAG_OAPERF_A24 - OAG Aggregate Perf Counter A24						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA40h					
This register reflects the count value of the OA Performance counter A24. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG Aggregate Perf Counter A24 Upper DWord

<b>OAG_OAPERF_A24_UPPER - OAG Aggregate Perf Counter A24 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA44h							
<p>This register enables the current live value of performance counter A24 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A25

OAG_OAPERF_A25 - OAG Aggregate Perf Counter A25						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA48h					
This register reflects the count value of the OA Performance counter A25. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter A25 Upper DWord

<b>OAG_OAPERF_A25_UPPER - OAG Aggregate Perf Counter A25 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA4Ch							
<p>This register enables the current live value of performance counter A25 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A26

OAG_OAPERF_A26 - OAG Aggregate Perf Counter A26						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA50h					
This register reflects the count value of the OA Performance counter A26. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG Aggregate Perf Counter A26 Upper DWord

<b>OAG_OAPERF_A26_UPPER - OAG Aggregate Perf Counter A26 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA54h							
<p>This register enables the current live value of performance counter A26 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A27

OAG_OAPERF_A27 - OAG Aggregate Perf Counter A27						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA58h					
This register reflects the count value of the OA Performance counter A27. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter A27 Upper DWord

<b>OAG_OAPERF_A27_UPPER - OAG Aggregate Perf Counter A27 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA5Ch							
<p>This register enables the current live value of performance counter A27 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A28

OAG_OAPERF_A28 - OAG Aggregate Perf Counter A28						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA60h					
This register reflects the count value of the OA Performance counter A28. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAG Aggregate Perf Counter A28 Upper DWord

<b>OAG_OAPERF_A28_UPPER - OAG Aggregate Perf Counter A28 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA64h							
<p>This register enables the current live value of performance counter A28 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A29

OAG_OAPERF_A29 - OAG Aggregate Perf Counter A29						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA68h					
This register reflects the count value of the OA Performance counter A29. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter A29 Upper DWord

<b>OAG_OAPERF_A29_UPPER - OAG Aggregate Perf Counter A29 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA6Ch							
<p>This register enables the current live value of performance counter A29 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A30

OAG_OAPERF_A30 - OAG Aggregate Perf Counter A30						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DA70h					
This register reflects the count value of the OA Performance counter A30. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter A30 Upper DWord

<b>OAG_OAPERF_A30_UPPER - OAG Aggregate Perf Counter A30 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA74h							
<p>This register enables the current live value of performance counter A30 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Aggregate Perf Counter A31

OAG_OAPERF_A31 - OAG Aggregate Perf Counter A31								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA78h							
This register reflects the count value of the OA Performance counter A31								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAG Aggregate Perf Counter A31 Upper DWord

<b>OAG_OAPERF_A31_UPPER - OAG Aggregate Perf Counter A31 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA7Ch							
<p>This register enables the current live value of performance counter A31 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A32

OAG_OAPERF_A32 - OAG Aggregate Perf Counter A32								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA80h							
This register reflects the count value of the OA Performance counter A32.								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A32 Upper DWord

<b>OAG_OAPERF_A32_UPPER - OAG Aggregate Perf Counter A32 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA84h							
<p>This register enables the current live value of performance counter A32 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAGAggregatePerfCounterA33

OAG_OAPERF_A33 - OAGAggregatePerfCounterA33								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA88h							
This register reflects the count value of the OA Performance counter A33.								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAGAggregatePerfCounterA33UpperDWord

<b>OAG_OAPERF_A33_UPPER - OAGAggregatePerfCounterA33UpperDWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA8Ch							
<p>This register enables the current live value of performance counter A33 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAGAggregatePerfCounterA34

OAG_OAPERF_A34 - OAGAggregatePerfCounterA34								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB60h							
This register reflects the count value of the OA Performance counter A34								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAGAggregatePerfCounterA34UpperDWord

<b>OAG_OAPERF_A34_UPPER - OAGAggregatePerfCounterA34UpperDWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB64h							
<p>This register enables the current live value of performance counter A34 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAGAggregatePerfCounterA35

OAG_OAPERF_A35 - OAGAggregatePerfCounterA35								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB68h							
This register reflects the count value of the OA Performance counter A35.								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAGAggregatePerfCounterA35UpperDWord

<b>OAG_OAPERF_A35_UPPER - OAGAggregatePerfCounterA35UpperDWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB6Ch							
<p>This register enables the current live value of performance counter A35 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A36

OAG_OAPERF_A36 - OAG Aggregate Perf Counter A36								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB20h							
This register reflects the count value of the OA Performance counter A36.								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter A37

OAG_OAPERF_A37 - OAG Aggregate Perf Counter A37								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB28h							
This register reflects the count value of the OA Performance counter A37.								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter SPM0 Lower DWord Free

OAG_OAPERF_SPM0_LOWER_FREE - OAG Aggregate Perf Counter SPM0 Lower DWord Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DB30h					
<p>This register counts the same event as counter SPM0 however is not affected by context ID or other conditions that prevent SPM0 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.</p>						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO,so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter SPM0 Upper DWord Free

<b>OAG_OAPERF_SPM0_UPPER_FREE - OAG Aggregate Perf Counter SPM0 Upper DWord Free</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB34h							
<p>This register counts the same event as counter SPM0 however is not affected by context ID or other conditions that prevent SPM0 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter SPM1 Lower DWord Free

<b>OAG_OAPERF_SPM1_LOWER_FREE - OAG Aggregate Perf Counter SPM1 Lower DWord Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DB38h					
This register counts the same event as counter SPM1 however is not affected by context ID or other conditions that prevent SPM1 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter SPM1 Upper DWord Free

<b>OAG_OAPERF_SPM1_UPPER_FREE - OAG Aggregate Perf Counter SPM1 Upper DWord Free</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB3Ch							
<p>This register counts the same event as counter SPM1 however is not affected by context ID or other conditions that prevent SPM1 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.; Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter SPM2 Lower DWord Free

<b>OAG_OAPERF_SPM2_LOWER_FREE - OAG Aggregate Perf Counter SPM2 Lower DWord Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DB40h					
<p>This register counts the same event as counter SPM2 however is not affected by context ID or other conditions that prevent SPM2 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG Aggregate Perf Counter SPM2 Upper DWord Free

OAG_OAPERF_SPM2_UPPER_FREE - OAG Aggregate Perf Counter SPM2 Upper DWord Free								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB44h							
<p>This register counts the same event as counter SPM2 however is not affected by context ID or other conditions that prevent SPM2 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.; Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter SPM3 Lower DWord Free

<b>OAG_OAPERF_SPM3_LOWER_FREE - OAG Aggregate Perf Counter SPM3 Lower DWord Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DB48h					
<p>This register counts the same event as counter SPM3 however is not affected by context ID or other conditions that prevent SPM3 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAG Aggregate Perf Counter SPM3 Upper DWord Free

<b>OAG_OAPERF_SPM3_UPPER_FREE - OAG Aggregate Perf Counter SPM3 Upper DWord Free</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB4Ch							
<p>This register counts the same event as counter SPM3 however is not affected by context ID or other conditions that prevent SPM3 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.; Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter SPM4 Lower DWord Free

<b>OAG_OAPERF_SPM4_LOWER_FREE - OAG Aggregate Perf Counter SPM4 Lower DWord Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DB50h					
<p>This register counts the same event as counter SPM4 however is not affected by context ID or other conditions that prevent SPM4 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO,so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter SPM4 Upper DWord Free

<b>OAG_OAPERF_SPM4_UPPER_FREE - OAG Aggregate Perf Counter SPM4 Upper DWord Free</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB54h							
<p>This register counts the same event as counter SPM4 however is not affected by context ID or other conditions that prevent SPM4 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.; Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Aggregate Perf Counter SPM5 Lower DWord Free

<b>OAG_OAPERF_SPM5_LOWER_FREE - OAG Aggregate Perf Counter SPM5 Lower DWord Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DB58h					
Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register. This counter is free running, always enabled and counts irrespective of OA enable configuration.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Aggregate Perf Counter SPM5 Upper DWord Free

<b>OAG_OAPERF_SPM5_UPPER_FREE - OAG Aggregate Perf Counter SPM5 Upper DWord Free</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB5Ch							
<p>Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register. This counter is free running, always enabled and counts irrespective of OA enable configuration.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Any Media Fixed Function 0 Wake Count Free

OAG_ANY_MEDIA_FF0_WAKE_COUNT_FREE - OAG Any Media Fixed Function 0 Wake Count Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBA8h					
This register counts the number of media fixed function wake events for Media FF0. This counter is free running, always enabled and counts irrespective of OA being enabled or disabled.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Any Media Fixed Function 1 Wake Count Free

<b>OAG_ANY_MEDIA_FF1_WAKE_COUNT_FREE - OAG Any Media Fixed Function 1 Wake Count Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBB8h					
This register counts the number of media fixed function wake events. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG Any Media Fixed Function Busy Free

OAG_ANY_MEDIA_FF_BUSY_FREE - OAG Any Media Fixed Function Busy Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBA0h					
This register counts the time that any media fixed function is busy. This counter is free running, always enabled and counts irrespective of OA being enabled or disabled.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG BLT Busy Free

<b>OAG_BLT_BUSY_FREE - OAG BLT Busy Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBBCh					
This register counts the time that BLT engine is busy. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAG BLT Wake Count Free

OAG_BLT_WAKE_COUNT_FREE - OAG BLT Wake Count Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBC0h					
This register counts the number of times that BLT wakes up. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG Boolean Counter B0

OAG_OAPERF_B0 - OAG Boolean Counter B0								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA94h							
<p>This register enables the current live value of performance counter B0 to be read. Since what conditions cause B0 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Boolean Counter B1

<b>OAG_OAPERF_B1 - OAG Boolean Counter B1</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA98h							
<p>This register enables the current live value of performance counter B1 to be read. Since what conditions cause B1 to increment are defined by the programming of CEC1-0/CEC1-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAG Boolean Counter B2

OAG_OAPERF_B2 - OAG Boolean Counter B2								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DA9Ch							
<p>This register enables the current live value of performance counter B2 to be read. Since what conditions cause B2 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Boolean Counter B3

OAG_OAPERF_B3 - OAG Boolean Counter B3								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DAA0h							
This register enables the current live value of performance counter B3 to be read. Since what conditions cause B3 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAG Boolean Counter B4

<b>OAG_OAPERF_B4 - OAG Boolean Counter B4</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DAA4h							
<p>This register enables the current live value of performance counter B4 to be read. Since what conditions cause B4 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Boolean Counter B5

OAG_OAPERF_B5 - OAG Boolean Counter B5								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DAA8h							
This register enables the current live value of performance counter B5 to be read. Since what conditions cause B5 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAG Boolean Counter B6

OAG_OAPERF_B6 - OAG Boolean Counter B6								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DAACH							
<p>This register enables the current live value of performance counter B6 to be read. Since what conditions cause B6 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Boolean Counter B7

OAG_OAPERF_B7 - OAG Boolean Counter B7								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DAB0h							
This register enables the current live value of performance counter B7 to be read. Since what conditions cause B7 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAG Context Control

OAG_OAGLBCTXCTRL - OAG Context Control			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	02B28h		
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
		Format:	PBC
		_Custom_GTIReset:	DEV
	7:2	<b>Timer Period</b>	
		Default Value:	00b
		Access:	R/W
<p>Specifies the period of the timer strobe as a function of the minimum TIME_STAMP resolution. The period is determined by selecting a specified bit from the TIME_STAMP register as follows:            Strobe Period = MinimumTimeStampPeriod * 2 ( <b>TimerPeriod</b> + 1 )            The exponent is defined by this field.</p>			
<b>Programming Notes</b>			
<p><b>Note:</b> The TIME_STAMP is not reset at start time so the phase of the strobe is not synchronized with the enable of the OA unit. This could result in approximately a full Strobe Period elapsing prior to the first trigger. Usage for this mechanism should be time based periodic triggering, typically.</p>			
1		<b>Timer Enable</b>	
		Access:	R/W
		<p>This field enables the timer logic to output a periodic strobe, as defined by the Timer Period. When disabled the timer output is not asserted. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.</p>	
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0	Disable <b>[Default]</b>	Counter does not get written out on regular interval	
1	Enable	Counter gets written out on regular intervals, defined by the Timer Period	

## OAG\_OAGLBCTXCTRL - OAG Context Control

<b>Programming Notes</b>		
<p>When "Specific Context Enable" bit is set to '1' in OACONTROL register, Timer based report trigger function gets enabled only for the selected context.</p> <p>When "Specific Context Enable" bit is set to '0' in OACONTROL register, Timer based report trigger function gets enabled for all contexts.</p>		
0	<b>Counter Stop-Resume Mechanism</b>	
	Access:	R/W
	Counter stop-resume mechanism	
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
1	Resume	Resume counting for all counters

## OAG Customizable Event Creation 0-0

OAG_CEC00 - OAG Customizable Event Creation 0-0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0D940h			
Description				
This register is used to define custom counter event 0, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
This register can be used to customize counters for events from both unslice and slice units.				
DWord	Bit	Description		
0	31:21	<b>Negate</b>		
		Access:	R/W	
		Format:	U11	
		_Custom_GTIRreset:	DEV	
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.		
		Value	Name	Description
		0b	Pass-through	Input bit is passed through to comparator as is
		1b	Negated	Input bit is negated before passing to comparator
		20:19	20:19	<b>Source Select</b>
				Access:
Format:	U2			
_Custom_GTIRreset:	DEV			
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).				
Value	Name			Description
01b	Prev Event			Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block
11b	Reserved			

## OAG\_CEC00 - OAG Customizable Event Creation 0-0

18:3	<b>Compare Value</b>		
	Access:	R/W	
	Format:	U16	
	_Custom_GTIRreset:	DEV	
	<p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>		
2:0	<b>Compare Function</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIRreset:	DEV	
	<p>This field selects the function used by the CEC0 comparator when comparing the compare value to the value active on the CEC0 conditioned input bus (see block diagram in the Custom Event Counters section).</p>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
	100b	Less Than	Compare and assert output if less than
	101b	Not Equal	Compare and assert output if not equal
	110b	Less Than or Equal	Compare and assert output if less than or equal
	111b	Reserved	

## OAG Customizable Event Creation 1-0

OAG_CEC10 - OAG Customizable Event Creation 1-0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0D948h			
Description				
This register is used to define custom counter event 1, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
This register can be used to customize counters for events from both unslice and slice units.				
DWord	Bit	Description		
0	31:21	<b>Negate</b>		
		Access:	R/W	
		Format:	U11	
		_Custom_GTIRreset:	DEV	
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.		
		Value	Name	Description
		0b	Pass-through	Input bit is passed through to comparator as is
		1b	Negated	Input bit is negated before passing to comparator
		20:19		<b>Source Select</b>
				Access:
Format:	U2			
_Custom_GTIRreset:	DEV			
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).				
Value	Name			Description
01b	Prev Event			Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block
11b	Reserved			

## OAG\_CEC10 - OAG Customizable Event Creation 1-0

18:3	<b>Compare Value</b>		
	Access:	R/W	
	Format:	U16	
	_Custom_GTIRreset:	DEV	
	<p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>		
2:0	<b>Compare Function</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIRreset:	DEV	
	<p>This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).</p>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
	100b	Less Than	Compare and assert output if less than
	101b	Not Equal	Compare and assert output if not equal
	110b	Less Than or Equal	Compare and assert output if less than or equal
	111b	Reserved	



## OAG Customizable Event Creation 1-1

OAG_CEC11 - OAG Customizable Event Creation 1-1															
Register Space:	MMIO: 0/2/0														
Access:	R/W														
Size (in bits):	32														
Address:	0D94Ch														
Description															
This register configures the input conditioning portion of CEC (custom event creation) block 1, bit definitions in this register refer to the CEC block diagram.															
This register can be used to customize counters for events from both unslice and slice units.															
DWord	Bit	Description													
0	31:16	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed	Input bit is delayed by 1 clock before event calculation
	Access:	R/W													
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Live	Input bit is not delayed by 1 clock before event calculation													
1b	Delayed	Input bit is delayed by 1 clock before event calculation													
15:0	<p><b>Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation	
Access:	R/W														
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Unmasked	Input bit is considered in event calculation													
1b	Masked	Input bit is ignored in event calculation													



## OAG Customizable Event Creation 2-0

OAG_CEC20 - OAG Customizable Event Creation 2-0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0D950h			
Description				
This register is used to define custom counter event 2, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
This register can be used to customize counters for events from both unslice and slice units.				
DWord	Bit	Description		
0	31:21	<b>Negate</b>		
		Access:	R/W	
		Format:	U11	
		_Custom_GTIReset:	DEV	
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.		
		Value	Name	Description
		0b	Pass-through	Input bit is passed through to comparator as is
		1b	Negated	Input bit is negated before passing to comparator
		20:19	20:19	<b>Source Select</b>
				Access:
Format:	U2			
_Custom_GTIReset:	DEV			
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).				
Value	Name			Description
01b	Prev Event			Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block
11b	Reserved			

## OAG\_CEC20 - OAG Customizable Event Creation 2-0

18:3	<b>Compare Value</b>		
	Access:	R/W	
	Format:	U16	
	_Custom_GTIRreset:	DEV	
	<p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>		
2:0	<b>Compare Function</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIRreset:	DEV	
	<p>This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).</p>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
	100b	Less Than	Compare and assert output if less than
	101b	Not Equal	Compare and assert output if not equal
	110b	Less Than or Equal	Compare and assert output if less than or equal
	111b	Reserved	



## OAG Customizable Event Creation 2-1

OAG_CEC21 - OAG Customizable Event Creation 2-1															
Register Space:	MMIO: 0/2/0														
Access:	R/W														
Size (in bits):	32														
Address:	0D954h														
Description															
This register configures the input conditioning portion of CEC (custom event creation) block 2, bit definitions in this register refer to the CEC block diagram.															
This register can be used to customize counters for events from both unslice and slice units.															
DWord	Bit	Description													
0	31:16	<b>Considerations</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed	Input bit is delayed by 1 clock before event calculation
		Access:	R/W												
_Custom_GTIReset:	DEV														
Value	Name	Description													
0b	Live	Input bit is not delayed by 1 clock before event calculation													
1b	Delayed	Input bit is delayed by 1 clock before event calculation													
	15:0	<b>Mask</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation
		Access:	R/W												
_Custom_GTIReset:	DEV														
Value	Name	Description													
0b	Unmasked	Input bit is considered in event calculation													
1b	Masked	Input bit is ignored in event calculation													

## OAG Customizable Event Creation 3-0

OAG_CEC30 - OAG Customizable Event Creation 3-0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0D958h			
Description				
This register is used to define custom counter event 3, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
This register can be used to customize counters for events from both unslice and slice units.				
DWord	Bit	Description		
0	31:21	<b>Negate</b>		
		Access:	R/W	
		Format:	U11	
		_Custom_GTIRreset:	DEV	
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.		
		Value	Name	Description
		0b	Pass-through	Input bit is passed through to comparator as is
		1b	Negated	Input bit is negated before passing to comparator
		20:19		<b>Source Select</b>
				Access:
Format:	U2			
_Custom_GTIRreset:	DEV			
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).				
Value	Name			Description
01b	Prev Event			Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block
11b	Reserved			

## OAG\_CEC30 - OAG Customizable Event Creation 3-0

18:3	<b>Compare Value</b>		
	Access:	R/W	
	Format:	U16	
	_Custom_GTIRreset:	DEV	
	<p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>		
2:0	<b>Compare Function</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIRreset:	DEV	
	<p>This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).</p>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
	100b	Less Than	Compare and assert output if less than
	101b	Not Equal	Compare and assert output if not equal
	110b	Less Than or Equal	Compare and assert output if less than or equal
	111b	Reserved	

## OAG Customizable Event Creation 3-1

OAG_CEC31 - OAG Customizable Event Creation 3-1					
Register Space:	MMIO: 0/2/0				
Access:	R/W				
Size (in bits):	32				
Address:	0D95Ch				
Description					
This register configures the input conditioning portion of CEC (custom event creation) block 3, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.					
This register can be used to customize counters for events from both unslice and slice units.					
DWord	Bit	Description			
0	31:16	<b>Considerations</b>			
		Access:	R/W		
		_Custom_GTIRreset:	DEV		
		This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.			
		Value	Name	Description	
		0b	Live	Input bit is not delayed by 1 clock before event calculation	
		1b	Delayed	Input bit is delayed by 1 clock before event calculation	
		15:0		<b>Mask</b>	
				Access:	R/W
				_Custom_GTIRreset:	DEV
This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.					
Value	Name			Description	
0b	Unmasked			Input bit is considered in event calculation	
1b	Masked	Input bit is ignored in event calculation			



## OAG Customizable Event Creation 4-0

OAG_CEC40 - OAG Customizable Event Creation 4-0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0D960h			
Description				
This register is used to define custom counter event 4, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
This register can be used to customize counters for events from both unslice and slice units.				
DWord	Bit	Description		
0	31:21	<b>Negate</b>		
		Access:	R/W	
		Format:	U11	
		_Custom_GTIReset:	DEV	
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.		
		Value	Name	Description
		0b	Pass-through	Input bit is passed through to comparator as is
		1b	Negated	Input bit is negated before passing to comparator
		20:19		<b>Source Select</b>
				Access:
Format:	U2			
_Custom_GTIReset:	DEV			
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).				
Value	Name			Description
01b	Prev Event			Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block
11b	Reserved			



## OAG\_CEC40 - OAG Customizable Event Creation 4-0

18:3	<b>Compare Value</b>	
	Access:	R/W
	Format:	U16
	_Custom_GTIRreset:	DEV
	<p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>	
2:0	<b>Compare Function</b>	
	Access:	R/W
	Format:	U3
	_Custom_GTIRreset:	DEV
	<p>This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).</p>	
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
	000b	Any Are Equal
		Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than
		Compare and assert output if greater than
	010b	Equal
		Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal
		Compare and assert output if greater than or equal
	100b	Less Than
		Compare and assert output if less than
	101b	Not Equal
		Compare and assert output if not equal
	110b	Less Than or Equal
		Compare and assert output if less than or equal
	111b	Reserved



## OAG Customizable Event Creation 5-0

OAG_CEC50 - OAG Customizable Event Creation 5-0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0D968h			
Description				
This register is used to define custom counter event 5, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
This register can be used to customize counters for events from both unslice and slice units.				
DWord	Bit	Description		
0	31:21	<b>Negate</b>		
		Access:	R/W	
		Format:	U11	
		_Custom_GTIReset:	DEV	
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.		
		Value	Name	Description
		0b	Pass-through	Input bit is passed through to comparator as is
		1b	Negated	Input bit is negated before passing to comparator
		20:19	20:19	<b>Source Select</b>
				Access:
Format:	U2			
_Custom_GTIReset:	DEV			
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).				
Value	Name			Description
01b	Prev Event			Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block
11b	Reserved			

## OAG\_CEC50 - OAG Customizable Event Creation 5-0

18:3	<b>Compare Value</b>		
	Access:		R/W
	Format:		U16
	_Custom_GTIRreset:		DEV
	<p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>		
2:0	<b>Compare Function</b>		
	Access:		R/W
	Format:		U3
	_Custom_GTIRreset:		DEV
	<p>This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).</p>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
	100b	Less Than	Compare and assert output if less than
	101b	Not Equal	Compare and assert output if not equal
	110b	Less Than or Equal	Compare and assert output if less than or equal
	111b	Reserved	



## OAG Customizable Event Creation 5-1

OAG_CEC51 - OAG Customizable Event Creation 5-1										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	0D96Ch									
Description										
This register configures the input conditioning portion of CEC (custom event creation) block 5, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.										
This register can be used to customize counters for events from both unslice and slice units.										
DWord	Bit	Description								
0	31:16	<b>Considerations</b>								
		Access:	R/W							
		_Custom_GTIReset:	DEV							
		This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed
	Value	Name	Description							
	0b	Live	Input bit is not delayed by 1 clock before event calculation							
	1b	Delayed	Input bit is delayed by 1 clock before event calculation							
	15:0	<b>Mask</b>								
		Access:	R/W							
_Custom_GTIReset:		DEV								
This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.										
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>		Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation
Value	Name	Description								
0b	Unmasked	Input bit is considered in event calculation								
1b	Masked	Input bit is ignored in event calculation								

## OAG Customizable Event Creation 6-0

OAG_CEC60 - OAG Customizable Event Creation 6-0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0D970h			
Description				
This register is used to define custom counter event 6, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
This register can be used to customize counters for events from both unslice and slice units.				
DWord	Bit	Description		
0	31:21	<b>Negate</b>		
		Access:	R/W	
		Format:	U11	
		_Custom_GTIRreset:	DEV	
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.		
		Value	Name	Description
		0b	Pass-through	Input bit is passed through to comparator as is
		1b	Negated	Input bit is negated before passing to comparator
		20:19	20:19	<b>Source Select</b>
				Access:
Format:	U2			
_Custom_GTIRreset:	DEV			
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).				
Value	Name			Description
01b	Prev Event			Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block
11b	Reserved			

## OAG\_CEC60 - OAG Customizable Event Creation 6-0

18:3	<b>Compare Value</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>		Access:	R/W	Format:	U16	_Custom_GTIRreset:	DEV																											
Access:	R/W																																		
Format:	U16																																		
_Custom_GTIRreset:	DEV																																		
2:0	<b>Compare Function</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U3</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>Any Are Equal</td> <td>Compare and assert output if any are equal (Can be used as OR function)</td> </tr> <tr> <td>001b</td> <td>Greater Than</td> <td>Compare and assert output if greater than</td> </tr> <tr> <td>010b</td> <td>Equal</td> <td>Compare and assert output if equal to (Can also be used as AND function)</td> </tr> <tr> <td>011b</td> <td>Greater Than or Equal</td> <td>Compare and assert output if greater than or equal</td> </tr> <tr> <td>100b</td> <td>Less Than</td> <td>Compare and assert output if less than</td> </tr> <tr> <td>101b</td> <td>Not Equal</td> <td>Compare and assert output if not equal</td> </tr> <tr> <td>110b</td> <td>Less Than or Equal</td> <td>Compare and assert output if less than or equal</td> </tr> <tr> <td>111b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>		Access:	R/W	Format:	U3	_Custom_GTIRreset:	DEV	Value	Name	Description	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)	001b	Greater Than	Compare and assert output if greater than	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	011b	Greater Than or Equal	Compare and assert output if greater than or equal	100b	Less Than	Compare and assert output if less than	101b	Not Equal	Compare and assert output if not equal	110b	Less Than or Equal	Compare and assert output if less than or equal	111b	Reserved	
Access:	R/W																																		
Format:	U3																																		
_Custom_GTIRreset:	DEV																																		
Value	Name	Description																																	
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)																																	
001b	Greater Than	Compare and assert output if greater than																																	
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)																																	
011b	Greater Than or Equal	Compare and assert output if greater than or equal																																	
100b	Less Than	Compare and assert output if less than																																	
101b	Not Equal	Compare and assert output if not equal																																	
110b	Less Than or Equal	Compare and assert output if less than or equal																																	
111b	Reserved																																		

## OAG Customizable Event Creation 6-1

OAG_CEC61 - OAG Customizable Event Creation 6-1										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	0D974h									
Description										
This register configures the input conditioning portion of CEC (custom event creation) block 6, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.										
This register can be used to customize counters for events from both unslice and slice units.										
DWord	Bit	Description								
0	31:16	<b>Considerations</b>								
		Access:	R/W							
		_Custom_GTIReset:	DEV							
		This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed
	Value	Name	Description							
	0b	Live	Input bit is not delayed by 1 clock before event calculation							
	1b	Delayed	Input bit is delayed by 1 clock before event calculation							
	15:0	<b>Mask</b>								
		Access:	R/W							
_Custom_GTIReset:		DEV								
This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.										
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>		Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation
Value	Name	Description								
0b	Unmasked	Input bit is considered in event calculation								
1b	Masked	Input bit is ignored in event calculation								



## OAG Customizable Event Creation 7-0

OAG_CEC70 - OAG Customizable Event Creation 7-0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0D978h			
Description				
This register is used to define custom counter event 7, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
This register can be used to customize counters for events from both unslice and slice units.				
DWord	Bit	Description		
0	31:21	<b>Negate</b>		
		Access:	R/W	
		Format:	U11	
		_Custom_GTIReset:	DEV	
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.		
		Value	Name	Description
		0b	Pass-through	Input bit is passed through to comparator as is
		1b	Negated	Input bit is negated before passing to comparator
		20:19		<b>Source Select</b>
				Access:
Format:	U2			
_Custom_GTIReset:	DEV			
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).				
Value	Name			Description
01b	Prev Event			Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block
11b	Reserved			



## OAG\_CEC70 - OAG Customizable Event Creation 7-0

18:3	<b>Compare Value</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>		Access:	R/W	Format:	U16	_Custom_GTIRreset:	DEV																											
Access:	R/W																																		
Format:	U16																																		
_Custom_GTIRreset:	DEV																																		
2:0	<b>Compare Function</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U3</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>Any Are Equal</td> <td>Compare and assert output if any are equal (Can be used as OR function)</td> </tr> <tr> <td>001b</td> <td>Greater Than</td> <td>Compare and assert output if greater than</td> </tr> <tr> <td>010b</td> <td>Equal</td> <td>Compare and assert output if equal to (Can also be used as AND function)</td> </tr> <tr> <td>011b</td> <td>Greater Than or Equal</td> <td>Compare and assert output if greater than or equal</td> </tr> <tr> <td>100b</td> <td>Less Than</td> <td>Compare and assert output if less than</td> </tr> <tr> <td>101b</td> <td>Not Equal</td> <td>Compare and assert output if not equal</td> </tr> <tr> <td>110b</td> <td>Less Than or Equal</td> <td>Compare and assert output if less than or equal</td> </tr> <tr> <td>111b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>		Access:	R/W	Format:	U3	_Custom_GTIRreset:	DEV	Value	Name	Description	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)	001b	Greater Than	Compare and assert output if greater than	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	011b	Greater Than or Equal	Compare and assert output if greater than or equal	100b	Less Than	Compare and assert output if less than	101b	Not Equal	Compare and assert output if not equal	110b	Less Than or Equal	Compare and assert output if less than or equal	111b	Reserved	
Access:	R/W																																		
Format:	U3																																		
_Custom_GTIRreset:	DEV																																		
Value	Name	Description																																	
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)																																	
001b	Greater Than	Compare and assert output if greater than																																	
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)																																	
011b	Greater Than or Equal	Compare and assert output if greater than or equal																																	
100b	Less Than	Compare and assert output if less than																																	
101b	Not Equal	Compare and assert output if not equal																																	
110b	Less Than or Equal	Compare and assert output if less than or equal																																	
111b	Reserved																																		



## OAG Customizable Event Creation 7-1

OAG_CEC71 - OAG Customizable Event Creation 7-1										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	0D97Ch									
Description										
This register configures the input conditioning portion of CEC (custom event creation) block 3, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.										
This register can be used to customize counters for events from both unslice and slice units.										
DWord	Bit	Description								
0	31:16	<b>Considerations</b>								
		Access:	R/W							
		_Custom_GTIReset:	DEV							
		This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed
	Value	Name	Description							
	0b	Live	Input bit is not delayed by 1 clock before event calculation							
	1b	Delayed	Input bit is delayed by 1 clock before event calculation							
	15:0	<b>Mask</b>								
		Access:	R/W							
_Custom_GTIReset:		DEV								
This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.										
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>		Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation
Value	Name	Description								
0b	Unmasked	Input bit is considered in event calculation								
1b	Masked	Input bit is ignored in event calculation								

## OAG GPU Ticks Counter

OAG_GPU_TICKS - OAG GPU Ticks Counter								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB70h							
Reading this register returns the live value of the GPU ticks counter that is sampled and included in the performance counter report header. It increments every GFX clock and hence the number of increments per second changes with GFX frequency.								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the GPU tick counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG GPU Ticks Counter Upper DWord

OAG_GPU_TICKS_UPPER - OAG GPU Ticks Counter Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB74h							
Reading this register returns the live value of the Upper DWord of GPU ticks counter that is sampled and included in the performance counter report header. It increments every GFX clock and hence the number of increments per second changes with GFX frequency.								
DWord	Bit	Description						
0	31:0	<b>Upper Value</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 63:32 of the GPU tick counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAG GTI Busy Free

OAG_GTI_BUSY_FREE - OAG GTI Busy Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBCCh					
This register counts the time that any engine residing in GTI (currently WG, BLT, or GuC) is busy. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAG GTI Wake Count Free

OAG_GTI_WAKE_COUNT_FREE - OAG GTI Wake Count Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBD0h					
<p>This register counts the number of times that GTI wakes up due to one of the engines resident in GTI (currently WG, BLT, and GuC) becoming busy. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG GuC Busy Free

OAG_GUC_BUSY_FREE - OAG GuC Busy Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBC4h					
This register counts the time that GuC is busy. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG GuC Wake Count Free

OAG_GUC_WAKE_COUNT_FREE - OAG GuC Wake Count Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBC8h					
This register counts the number of times that GuC wakes up. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG Interrupt Mask Register

OAG_OA_IMR - OAG Interrupt Mask Register				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0DB14h			
The OAIMR register is used by software to control whether OA generates an interrupt or not.				
DWord	Bit	Description		
0	31:29	<b>Reserved</b>		
		Default Value:	7h	
		Access:	R/W	
		Format:	PBC	
			_Custom_GTIRreset:	DEV
	28	<b>Mask Bit</b>		
		Access:		R/W
		_Custom_GTIRreset:		DEV
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	Not Masked	May generate an interrupt
		1h	Masked <b>[Default]</b>	Will not generate an interrupt
	27:0	<b>Reserved</b>		
		Default Value:		FFFFFFFh
		Access:		R/W
		Format:		PBC
		_Custom_GTIRreset:	DEV	



## OAG L3Node Customizable Event Creation 0-0

OAG_LCEC0_0 - OAG L3Node Customizable Event Creation 0-0											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	0DD00h										
This register is used to define the slice custom counter event 0, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.											
DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access:	R/W								
		Format:	U11								
		_Custom_GTIReset:	DEV								
The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
	20:19	<b>Source Select</b>									
		Access:	R/W								
		Format:	U2								
		_Custom_GTIReset:	DEV								
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block									
11b	Reserved										
	18:3	<b>Compare Value</b>									
		Access:	R/W								
		Format:	U16								
		_Custom_GTIReset:	DEV								
The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.											

## OAG\_LCEC0\_0 - OAG L3Node Customizable Event Creation 0-0

2:0	<b>Compare Function</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIReset:	DEV	
	This field selects the function used by the CEC0 comparator when comparing the compare value to the value active on the CEC0 conditioned input bus (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
100b	Less Than	Compare and assert output if less than	
101b	Not Equal	Compare and assert output if not equal	
110b	Less Than or Equal	Compare and assert output if less than or equal	
111b	Reserved		



## OAG L3Node Customizable Event Creation 1-0

OAG_LCEC1_0 - OAG L3Node Customizable Event Creation 1-0											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	0DD08h										
This register is used to define slice custom counter event 1, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.											
DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access:	R/W								
		Format:	U11								
		_Custom_GTIRreset:	DEV								
The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
	20:19	<b>Source Select</b>									
		Access:	R/W								
		Format:	U2								
		_Custom_GTIRreset:	DEV								
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block									
11b	Reserved										
	18:3	<b>Compare Value</b>									
		Access:	R/W								
		Format:	U16								
		_Custom_GTIRreset:	DEV								
The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.											

## OAG\_LCEC1\_0 - OAG L3Node Customizable Event Creation 1-0

2:0	<b>Compare Function</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIRreset:	DEV	
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	
		<b>Description</b>	
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
011b	Greater Than or Equal	Compare and assert output if greater than or equal	
100b	Less Than	Compare and assert output if less than	
101b	Not Equal	Compare and assert output if not equal	
110b	Less Than or Equal	Compare and assert output if less than or equal	
111b	Reserved		



## OAG L3Node Customizable Event Creation 1-1

OAG_LCEC1_1 - OAG L3Node Customizable Event Creation 1-1															
Register Space:	MMIO: 0/2/0														
Access:	R/W														
Size (in bits):	32														
Address:	0DD0Ch														
This register configures the input conditioning portion of slice CEC (custom event creation) block 1, bit definitions in this register refer to the CEC block diagram.															
DWord	Bit	Description													
0	31:16	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed	Input bit is delayed by 1 clock before event calculation
	Access:	R/W													
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Live	Input bit is not delayed by 1 clock before event calculation													
1b	Delayed	Input bit is delayed by 1 clock before event calculation													
15:0	<p><b>Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation	
Access:	R/W														
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Unmasked	Input bit is considered in event calculation													
1b	Masked	Input bit is ignored in event calculation													

## OAG L3Node Customizable Event Creation 2-0

OAG_LCEC2_0 - OAG L3Node Customizable Event Creation 2-0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0DD10h			
This register is used to define custom counter event 2, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
DWord	Bit	Description		
0	31:21	<b>Negate</b>		
		Access:	R/W	
		Format:	U11	
		_Custom_GTIReset:	DEV	
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	Pass-through	Input bit is passed through to comparator as is
		1b	Negated	Input bit is negated before passing to comparator
		20:19		<b>Source Select</b>
				Access:
Format:	U2			
_Custom_GTIReset:	DEV			
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).				
<b>Value</b>	<b>Name</b>			<b>Description</b>
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block		
11b	Reserved			
18:3		<b>Compare Value</b>		
		Access:	R/W	
		Format:	U16	
		_Custom_GTIReset:	DEV	
		The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.		

## OAG\_LCEC2\_0 - OAG L3Node Customizable Event Creation 2-0

	2:0	<b>Compare Function</b>	
		Access:	R/W
		Format:	U3
		_Custom_GTIRreset:	DEV
		<p>This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).</p>	
		<b>Value</b>	<b>Name</b>
		<b>Value</b>	<b>Description</b>
		000b	Any Are Equal Compare and assert output if any are equal (Can be used as OR function)
		001b	Greater Than Compare and assert output if greater than
		010b	Equal Compare and assert output if equal to (Can also be used as AND function)
		011b	Greater Than or Equal Compare and assert output if greater than or equal
		100b	Less Than Compare and assert output if less than
		101b	Not Equal Compare and assert output if not equal
		110b	Less Than or Equal Compare and assert output if less than or equal
		111b	Reserved



## OAG L3Node Customizable Event Creation 2-1

OAG_LCEC2_1 - OAG L3Node Customizable Event Creation 2-1															
Register Space:	MMIO: 0/2/0														
Access:	R/W														
Size (in bits):	32														
Address:	0DD14h														
This register configures the input conditioning portion of slice CEC (custom event creation) block 2, bit definitions in this register refer to the CEC block diagram.															
DWord	Bit	Description													
0	31:16	<b>Considerations</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed	Input bit is delayed by 1 clock before event calculation
		Access:	R/W												
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Live	Input bit is not delayed by 1 clock before event calculation													
1b	Delayed	Input bit is delayed by 1 clock before event calculation													
	15:0	<b>Mask</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation
		Access:	R/W												
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Unmasked	Input bit is considered in event calculation													
1b	Masked	Input bit is ignored in event calculation													



## OAG L3Node Customizable Event Creation 3-0

OAG_LCEC3_0 - OAG L3Node Customizable Event Creation 3-0											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	0DD18h										
This register is used to define slice custom counter event 3, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.											
DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access: R/W									
		Format: U11									
		_Custom_GTIReset: DEV									
The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
	20:19	<b>Source Select</b>									
		Access: R/W									
		Format: U2									
		_Custom_GTIReset: DEV									
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block									
11b	Reserved										
	18:3	<b>Compare Value</b>									
		Access: R/W									
		Format: U16									
		_Custom_GTIReset: DEV									
The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.											

## OAG\_LCEC3\_0 - OAG L3Node Customizable Event Creation 3-0

2:0	<b>Compare Function</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIReset:	DEV	
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
100b	Less Than	Compare and assert output if less than	
101b	Not Equal	Compare and assert output if not equal	
110b	Less Than or Equal	Compare and assert output if less than or equal	
111b	Reserved		



## OAG L3Node Customizable Event Creation 3-1

OAG_LCEC3_1 - OAG L3Node Customizable Event Creation 3-1															
Register Space:	MMIO: 0/2/0														
Access:	R/W														
Size (in bits):	32														
Address:	0DD1Ch														
This register configures the input conditioning portion of Slice CEC (custom event creation) block 3, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.															
DWord	Bit	Description													
0	31:16	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed	Input bit is delayed by 1 clock before event calculation
	Access:	R/W													
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Live	Input bit is not delayed by 1 clock before event calculation													
1b	Delayed	Input bit is delayed by 1 clock before event calculation													
15:0	<p><b>Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation	
Access:	R/W														
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Unmasked	Input bit is considered in event calculation													
1b	Masked	Input bit is ignored in event calculation													

## OAG L3Node Customizable Event Creation 4-0

OAG_LCEC4_0 - OAG L3Node Customizable Event Creation 4-0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0DD20h			
This register is used to define slice custom counter event 4, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
DWord	Bit	Description		
0	31:21	<b>Negate</b>		
		Access:	R/W	
		Format:	U11	
		_Custom_GTIReset:	DEV	
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	Pass-through	Input bit is passed through to comparator as is
		1b	Negated	Input bit is negated before passing to comparator
		20:19		<b>Source Select</b>
				Access:
Format:	U2			
_Custom_GTIReset:	DEV			
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).				
<b>Value</b>	<b>Name</b>			<b>Description</b>
01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block		
11b	Reserved			
18:3		<b>Compare Value</b>		
		Access:	R/W	
		Format:	U16	
		_Custom_GTIReset:	DEV	
		The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.		

## OAG\_LCEC4\_0 - OAG L3Node Customizable Event Creation 4-0

2:0	<b>Compare Function</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIRreset:	DEV	
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	
		<b>Description</b>	
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
011b	Greater Than or Equal	Compare and assert output if greater than or equal	
100b	Less Than	Compare and assert output if less than	
101b	Not Equal	Compare and assert output if not equal	
110b	Less Than or Equal	Compare and assert output if less than or equal	
111b	Reserved		

## OAG L3Node Customizable Event Creation 5-0

### OAG\_LCEC5\_0 - OAG L3Node Customizable Event Creation 5-0

Register Space: MMIO: 0/2/0

Access: R/W

Size (in bits): 32

Address: 0DD28h

This register is used to define slice custom counter event 5, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.

DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access: R/W									
		Format: U11									
		_Custom_GTIRreset: DEV									
<p>The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A &amp; (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>			Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
20:19		<b>Source Select</b>									
		Access: R/W									
		Format: U2									
		_Custom_GTIRreset: DEV									
<p>Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>			Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block									
11b	Reserved										
18:3		<b>Compare Value</b>									
		Access: R/W									
		Format: U16									
		_Custom_GTIRreset: DEV									
<p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>											

## OAG\_LCEC5\_0 - OAG L3Node Customizable Event Creation 5-0

	2:0	<b>Compare Function</b>	
		Access:	R/W
		Format:	U3
		_Custom_GTIRreset:	DEV
		<p>This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).</p>	
		<b>Value</b>	<b>Name</b>
		<b>Value</b>	<b>Description</b>
		000b	Any Are Equal Compare and assert output if any are equal (Can be used as OR function)
		001b	Greater Than Compare and assert output if greater than
		010b	Equal Compare and assert output if equal to (Can also be used as AND function)
		011b	Greater Than or Equal Compare and assert output if greater than or equal
		100b	Less Than Compare and assert output if less than
		101b	Not Equal Compare and assert output if not equal
		110b	Less Than or Equal Compare and assert output if less than or equal
		111b	Reserved



## OAG L3Node Customizable Event Creation 5-1

OAG_LCEC5_1 - OAG L3Node Customizable Event Creation 5-1				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0DD2Ch			
This register configures the input conditioning portion of CEC (custom event creation) block 5, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
DWord	Bit	Description		
0	31:16	<b>Considerations</b>		
		Access:	R/W	
		_Custom_GTIRreset:	DEV	
		This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0b	Live	Input bit is not delayed by 1 clock before event calculation	
	1b	Delayed	Input bit is delayed by 1 clock before event calculation	
	15:0	<b>Mask</b>	Access:	R/W
			_Custom_GTIRreset:	DEV
			This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.	
<b>Value</b>			<b>Name</b>	<b>Description</b>
0b		Unmasked	Input bit is considered in event calculation	
1b		Masked	Input bit is ignored in event calculation	



## OAG L3Node Customizable Event Creation 6-0

OAG_LCEC6_0 - OAG L3Node Customizable Event Creation 6-0											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	0DD30h										
This register is used to define slice custom counter event 6, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.											
DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access: R/W									
		Format: U11									
		_Custom_GTIRreset: DEV The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
	20:19	<b>Source Select</b>									
		Access: R/W									
		Format: U2									
		_Custom_GTIRreset: DEV Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block									
11b	Reserved										
	18:3	<b>Compare Value</b>									
		Access: R/W									
		Format: U16									
		_Custom_GTIRreset: DEV The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.									

## OAG\_LCEC6\_0 - OAG L3Node Customizable Event Creation 6-0

2:0	<b>Compare Function</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIRreset:	DEV	
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
100b	Less Than	Compare and assert output if less than	
101b	Not Equal	Compare and assert output if not equal	
110b	Less Than or Equal	Compare and assert output if less than or equal	
111b	Reserved		



## OAG L3Node Customizable Event Creation 6-1

OAG_LCEC6_1 - OAG L3Node Customizable Event Creation 6-1			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	0DD34h		
This register configures the input conditioning portion of slice CEC (custom event creation) block 6, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.			
DWord	Bit	Description	
0	31:16	<b>Considerations</b>	
		Access:	R/W
		_Custom_GTIReset:	DEV
		This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.	
		<b>Value</b>	<b>Name</b>
	0b	Live	Input bit is not delayed by 1 clock before event calculation
	1b	Delayed	Input bit is delayed by 1 clock before event calculation
	15:0	<b>Mask</b>	
		Access:	R/W
		_Custom_GTIReset:	DEV
This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.			
<b>Value</b>		<b>Name</b>	<b>Description</b>
0b	Unmasked	Input bit is considered in event calculation	
1b	Masked	Input bit is ignored in event calculation	

## OAG L3Node Customizable Event Creation 7-0

OAG_LCEC7_0 - OAG L3Node Customizable Event Creation 7-0											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	0DD38h										
This register is used to define slice custom counter event 7, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.											
DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access:	R/W								
		Format:	U11								
		_Custom_GTIReset:	DEV								
The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
	20:19	<b>Source Select</b>									
		Access:	R/W								
		Format:	U2								
		_Custom_GTIReset:	DEV								
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block									
11b	Reserved										
	18:3	<b>Compare Value</b>									
		Access:	R/W								
		Format:	U16								
		_Custom_GTIReset:	DEV								
The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.											

## OAG\_LCEC7\_0 - OAG L3Node Customizable Event Creation 7-0

2:0	<b>Compare Function</b>	
	Access:	R/W
	Format:	U3
	_Custom_GTIRreset:	DEV
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	000b	Any Are Equal Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than Compare and assert output if greater than
	010b	Equal Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal Compare and assert output if greater than or equal
100b	Less Than Compare and assert output if less than	
101b	Not Equal Compare and assert output if not equal	
110b	Less Than or Equal Compare and assert output if less than or equal	
111b	Reserved	

## OAG L3Node Customizable Event Creation 7-1

OAG_LCEC7_1 - OAG L3Node Customizable Event Creation 7-1				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0DD3Ch			
This register configures the input conditioning portion of slice CEC (custom event creation) block 3, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
DWord	Bit	Description		
0	31:16	<b>Considerations</b>		
		Access:	R/W	
		_Custom_GTIRreset:	DEV	
		This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0b	Live	Input bit is not delayed by 1 clock before event calculation	
	1b	Delayed	Input bit is delayed by 1 clock before event calculation	
	15:0	<b>Mask</b>	Access:	R/W
			_Custom_GTIRreset:	DEV
			This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.	
<b>Value</b>			<b>Name</b>	<b>Description</b>
0b		Unmasked	Input bit is considered in event calculation	
1b		Masked	Input bit is ignored in event calculation	



## OAG MCPG0 Hysteresis Time Free

<b>OAG_MCPG0_HYSTERESIS_TIME_FREE - OAG MCPG0 Hysteresis Time Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBA4h					
This register counts the time that MCPG hysteresis time is accumulating for media slice 0. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAG Media Sampler Really Busy Free

<b>OAG_MEDIA_SAMPLER_REALLY_BUSY_FREE - OAG Media Sampler Really Busy Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBACh					
This register counts the time that media sampler is really busy. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAG Media Sampler Wake Count Free

OAG_MEDIA_SAMPLER_WAKE_COUNT_FREE - OAG Media Sampler Wake Count Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBB0h					
This register counts the number of times that media sampler wakes up. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG MMIO Trigger

<b>OAG_MMIO_TRG - OAG MMIO Trigger</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB1Ch							
Writing in this register triggers a report in OAG. The reports are stored in the OA Buffer space.								
DWord	Bit	Description						
0	31:0	<p><b>Unique ID</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This field is inserted as such into the Context ID field of the report generated due to the write to this register. Report gets triggered irrespective of the value written into this register. By uniquely maintaining this value for every trigger, user can uniquely identify various reports.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAG Observation Architecture Buffer

OAG_OABUFFER - OAG Observation Architecture Buffer																															
Register Space:	MMIO: 0/2/0																														
Access:	R/W																														
Size (in bits):	32																														
Address:	0DB08h																														
This register is used to program the OA unit.																															
Programming Notes																															
This MMIO must be set before the OATAILPTR register and set after the OAHEADPTR register. This is to enable proper functionality of the overflow bit.																															
DWord	Bit	Description																													
0	31:6	<b>Report Buffer Offset</b>																													
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This field specifies 64B aligned GFX MEM address where the chap counter values are reported.</p>	Access:	R/W	_Custom_GTIRreset:	DEV																									
Access:	R/W																														
_Custom_GTIRreset:	DEV																														
	5:3	<b>Inter Trigger Report Buffer Size</b>																													
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>This field indicates the size of report buffer for time/event-based report trigger mechanisms.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>128 KB or 1MB <b>[Default]</b></td> <td>All context considered.</td> </tr> <tr> <td>1h</td> <td>256 KB or 2MB</td> <td></td> </tr> <tr> <td>2h</td> <td>512 KB or 4MB</td> <td></td> </tr> <tr> <td>3h</td> <td>1 MB or 8MB</td> <td></td> </tr> <tr> <td>4h</td> <td>2 MB or 16MB</td> <td></td> </tr> <tr> <td>5h</td> <td>4 MB or 32MB</td> <td></td> </tr> <tr> <td>6h</td> <td>8 MB or 64MB</td> <td></td> </tr> <tr> <td>7h</td> <td>16 MB or 128MB</td> <td></td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0h	128 KB or 1MB <b>[Default]</b>	All context considered.	1h	256 KB or 2MB		2h	512 KB or 4MB		3h	1 MB or 8MB		4h	2 MB or 16MB		5h	4 MB or 32MB		6h	8 MB or 64MB		7h
Access:	R/W																														
_Custom_GTIRreset:	DEV																														
Value	Name	Description																													
0h	128 KB or 1MB <b>[Default]</b>	All context considered.																													
1h	256 KB or 2MB																														
2h	512 KB or 4MB																														
3h	1 MB or 8MB																														
4h	2 MB or 16MB																														
5h	4 MB or 32MB																														
6h	8 MB or 64MB																														
7h	16 MB or 128MB																														

## OAG\_OABUFFER - OAG Observation Architecture Buffer

2	<b>OA Report Trigger Select</b>		
	Access:	R/W	
	_Custom_GTIRreset:	DEV	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0		Level Report trigger
	1		Edge Report trigger
	1	<b>Disable Overrun Mode</b>	
		Access:	R/W
		Format:	Enable
		_Custom_GTIRreset:	DEV
		<p>This field defines the mode of reporting for internal trigger/timer based reporting. When this bit is set, overrun does not lose reports but stops reporting. Based on the head and tail pointer, when HW detects room for the report, it would resume reporting to the buffer. This mode would not set the over-run bit in the register. When this mode bit is reset, buffer overrun can happen and lose the reports while setting the buffer over-run bit.</p>	
		<b>Value</b>	<b>Name</b>
0h	Disable <b>[Default]</b>	Counter gets written out on regular intervals, defined by the Timer Period	
1h	Enable	Counter does not get written out on regular interval	
0	<b>Memory Select PPGTT/GGTT Access</b>		
	Access:	R/W	
	_Custom_GTIRreset:	DEV	
	<b>Value</b>	<b>Name</b>	
	0h	PPGTT	
	1h	GGTT <b>[Default]</b>	
	<b>Programming Notes</b>		
When each context has its own Per Process GTT, this field should be always set to GGTT.			



## OAG Observation Architecture Control

OAG_OACONTROL - OAG Observation Architecture Control			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	0DAF4h		
This register controls global OA functionality, report format, interrupt steering and context filtering.			
DWord	Bit	Description	
0	31:18	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
		_Custom_GTIReset:	DEV
17:16	17:16	<b>CCS Select for Perf Mon</b>	
		Access:	R/W
		_Custom_GTIReset:	DEV
		This field selects CCS to be performance monitored (through OAC).	
		<b>Value</b>	<b>Name</b>
		00b	CCS0 <b>[Default]</b>
		01b	CCS1
		10b	CCS2
		11b	CCS3
		<b>Programming Notes</b>	
CCS0-CCS3 can be selected through CCS Select for Perf Mon value of 00b-11b. CCS Context and/or Workload serialization is recommended for Profiling using this programmable field. s/r of counters to have no obvious meaning in non-serialized usages with ccs hw context switches as there is only one copy of counters.			
15:8	15:8	<b>Reserved</b>	
		Access:	R/W
7	7	<b>Reserved</b>	
		Access:	R/W

## OAG\_OACONTROL - OAG Observation Architecture Control

	6	<b>OA Context control select</b>										
	Access:		R/W									
	_Custom_GTIRreset:		DEV									
	<b>Description</b>											
	This field is obsolete Bit field to indicate which context control inputs are to be chosen in the OACS											
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>OAG RCS Select <b>[Default]</b></td> <td>Select the OA context control from RCS (Default)</td> </tr> <tr> <td>1</td> <td>Global</td> <td>Select the Global OA context control</td> </tr> </tbody> </table>			Value	Name	Description	0	OAG RCS Select <b>[Default]</b>	Select the OA context control from RCS (Default)	1	Global	Select the Global OA context control
	Value	Name	Description									
	0	OAG RCS Select <b>[Default]</b>	Select the OA context control from RCS (Default)									
	1	Global	Select the Global OA context control									
	0		OAG RCS Select <b>[Default]</b>	Select the OA context control from RCS (Default)								
1		Global	Select the Global OA context control									
5	<b>Interrupt Steering Bit</b>											
Access:		R/W										
_Custom_GTIRreset:		DEV										
When set, OACS unit sends interrupt messages to the SHIM of the GUC through message channel. When reset, OACS unit sends the interrupt message to Display Engine as config writes on GAM interface.												
4:2	<b>Counter Select</b>											
Access:		R/W										
_Custom_GTIRreset:		DEV										
This field selects which performance counter report format to use, please refer to Performance Counter Report Formats section for more details on the structure of the format.												
1	<b>Reserved</b>											
Access:		RO										
Format:		MBZ										
0	<b>Performance Counter Enable</b>											
Access:		R/W										
Format:		Enable										
_Custom_GTIRreset:		DEV										
Global performance counter enable. If clear, no counting will occur. MI_REPORT_PERF_COUNT is undefined when clear.												
<b>Programming Notes</b>												
When this bit is set, OABUFFER, OAHEADPTR and OATAILPTR must be programmed correctly to ensure report triggers due to Context Switch and GO transition happen correctly.												



## OAG Observation Architecture Report Trigger 2

<b>OAG_OAREPORTTRIG2 - OAG Observation Architecture Report Trigger 2</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D924h							
<p>This register controls some of the Boolean logic defining Boolean/threshold report trigger 0. The bit definitions in this register refer to the stages in the report trigger block diagram in the Performance Counter Reporting section.</p> <p>Report triggers generated from OAREPORTTRIG 1-4 and OAREPORTTRIG 5-8 are ORed to form a new report trigger. Report trigger behavior can be derived by programming these two sets of OA REPORT registers with the same value. Users should be aware that while programming Timer based and Threshold Counter based triggers simultaneously for internal reporting, they should be programmed such way that they are not consecutively triggered. If programmed simultaneously, RTL pulse detection logic will have problem when these triggers occur in consecutive clock cycles.</p>								
DWord	Bit	Description						
0	31	<p><b>Report Trigger Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>Enable Boolean/threshold report trigger 0. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.</p> <p>When "Specific Context Enable" bit set to '1' in OACONTROL register, Boolean/Threshold report trigger function gets enabled only for the selected context. When "Specific Context Enable" bit set to '0' in OACONTROL register, Boolean/Threshold report trigger function gets enabled for all contexts.</p>	Access:	R/W	Format:	Enable	_Custom_GTIReset:	DEV
	Access:	R/W						
Format:	Enable							
_Custom_GTIReset:	DEV							
30:24	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table>	Access:	R/W	Format:	PBC	_Custom_GTIReset:	DEV	
Access:	R/W							
Format:	PBC							
_Custom_GTIReset:	DEV							



## OAG\_OAREPORTTRIG2 - OAG Observation Architecture Report Trigger 2

23	<b>Threshold Enable</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Enable the threshold compare logic within the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
22	<b>Invert D Enable 0</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
Invert the specified signal at the D stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
21	<b>Invert C Enable 1</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
Invert the specified signal at the C stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
20	<b>Invert C Enable 0</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
Invert the specified signal at the C stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
19	<b>Invert B Enable 3</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
Invert the specified signal at the B stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		

## OAG\_OAREPORTTRIG2 - OAG Observation Architecture Report Trigger 2

18	<b>Invert B Enable 2</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Invert the specified signal at the B stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
17	<b>Invert B Enable 1</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
Invert the specified signal at the B stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
16	<b>Invert B Enable 0</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
Invert the specified signal at the B stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
15	<b>Invert A Enable 15</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
14	<b>Invert A Enable 14</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
13	<b>Invert A Enable 13</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		

## OAG\_OAREPORTTRIG2 - OAG Observation Architecture Report Trigger 2

12	<b>Invert A Enable 12</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
11	<b>Invert A Enable 11</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
10	<b>Invert A Enable 10</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
9	<b>Invert A Enable 9</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
8	<b>Invert A Enable 8</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		

## OAG\_OAREPORTTRIG2 - OAG Observation Architecture Report Trigger 2

7	<b>Invert A Enable 7</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
6	<b>Invert A Enable 6</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
5	<b>Invert A Enable 5</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
4	<b>Invert A Enable 4</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
3	<b>Invert A Enable 3</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	

## OAG\_OAREPORTTRIG2 - OAG Observation Architecture Report Trigger 2

	2	<b>Invert A Enable 2</b>	
		Access:	R/W
		Format:	Enable
		_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
	1	<b>Invert A Enable 1</b>	
		Access:	R/W
		Format:	Enable
		_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
0	<b>Invert A Enable 0</b>		
	Access:	R/W	
	Format:	Enable	
	_Custom_GTIReset:	DEV	
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			



## OAG Observation Architecture Report Trigger 6

<b>OAG_OAREPORTTRIG6 - OAG Observation Architecture Report Trigger 6</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0D934h							
<p>This register controls some of the Boolean logic defining Boolean/threshold report trigger 1. Note that Boolean report triggers 0 and 1 are logically OR'd together without buffering, this implies that only one performance counter report will be generated for clocks where both Boolean report triggers evaluate true. The bit definitions in this register refer to the stages in the report trigger block diagram in the Performance Counter Reporting section.</p>								
<p>Report triggers generated from OAREPORTTRIG 1-4 and OAREPORTTRIG 5-8 are OR'd to form a new report trigger. Report trigger behavior can be derived by programming these two sets of OA REPORT registers with the same value. Users should be aware that while programming Timer based and Threshold Counter based triggers simultaneously for internal reporting, they should be programmed such way that they are not consecutively triggered. If programmed simultaneously, RTL pulse detection logic will have problem when these triggers occur in consecutive clock cycles.</p>								
DWord	Bit	Description						
0	31	<p><b>Report Trigger Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>Enable Boolean/threshold report trigger 0. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.</p> <p>When "Specific Context Enable" bit set to '1' in OACONTROL register, Boolean/Threshold report trigger function gets enabled only for the selected context. When "Specific Context Enable" bit set to '0' in OACONTROL register, Boolean/Threshold report trigger function gets enabled for all contexts.</p>	Access:	R/W	_Custom_GTIReset:	DEV		
	Access:	R/W						
_Custom_GTIReset:	DEV							
30:24		<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table>	Access:	R/W	Format:	PBC	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	PBC							
_Custom_GTIReset:	DEV							

## OAG\_OAREPORTTRIG6 - OAG Observation Architecture Report Trigger 6

	23	<b>Threshold Enable</b>	Access:	R/W
			_Custom_GTIRreset:	DEV
		Enable the threshold compare logic within the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
	22	<b>Invert D Enable 0</b>	Access:	R/W
			_Custom_GTIRreset:	DEV
		Invert the specified signal at the D stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
	21	<b>Invert C Enable 1</b>	Access:	R/W
		_Custom_GTIRreset:	DEV	
	Invert the specified signal at the C stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
20	<b>Invert C Enable 0</b>	Access:	R/W	
		_Custom_GTIRreset:	DEV	
	Invert the specified signal at the C stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
19	<b>Invert B Enable 3</b>	Access:	R/W	
		_Custom_GTIRreset:	DEV	
	Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
18	<b>Invert B Enable 2</b>	Access:	R/W	
		_Custom_GTIRreset:	DEV	
	Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
17	<b>Invert B Enable 1</b>	Access:	R/W	
		_Custom_GTIRreset:	DEV	
	Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			

## OAG\_OAREPORTTRIG6 - OAG Observation Architecture Report Trigger 6

16	<b>Invert B Enable 0</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
	Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).	
	<b>Invert A Enable 15</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
14	<b>Invert A Enable 14</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
13	<b>Invert A Enable 13</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
12	<b>Invert A Enable 12</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
11	<b>Invert A Enable 11</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
10	<b>Invert A Enable 10</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		



## OAG\_OAREPORTTRIG6 - OAG Observation Architecture Report Trigger 6

9	<b>Invert A Enable 9</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).	
	<b>Invert A Enable 8</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
7	<b>Invert A Enable 7</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
6	<b>Invert A Enable 6</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
5	<b>Invert A Enable 5</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
4	<b>Invert A Enable 4</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
3	<b>Invert A Enable 3</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		

## OAG\_OAREPORTTRIG6 - OAG Observation Architecture Report Trigger 6

	2	<b>Invert A Enable 2</b>	
		Access:	R/W
		_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
	1	<b>Invert A Enable 1</b>	
		Access:	R/W
		_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
	0	<b>Invert A Enable 0</b>	
Access:		R/W	
_Custom_GTIReset:		DEV	
Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			

## OAG Observation Architecture Report Trigger Counter

<b>OAG_OARPTTRIG_COUNTER - OAG Observation Architecture Report Trigger Counter</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB10h							
This register provides status of report trigger threshold count 1 and 2. This register is for HW internal purpose and power context save/restored. This register must not be programmed by SW.								
DWord	Bit	Description						
0	31:16	<b>Report Trig Threshold Count 1 Status</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Programming Notes</b></td> </tr> <tr> <td>This field is for HW internal use to context save/restore rpt trigger threshold count 1. It always indicates current value of HW's internal report trigger count. SW should not program these bits.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	DEV	<b>Programming Notes</b>	This field is for HW internal use to context save/restore rpt trigger threshold count 1. It always indicates current value of HW's internal report trigger count. SW should not program these bits.
	Access:	R/W						
_Custom_GTIReset:	DEV							
<b>Programming Notes</b>								
This field is for HW internal use to context save/restore rpt trigger threshold count 1. It always indicates current value of HW's internal report trigger count. SW should not program these bits.								
15:0	<b>Report Trig Threshold count 2 status</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Programming Notes</b></td> </tr> <tr> <td>This field is for HW internal use to context save/restore rpt trigger threshold count 2. It always indicates current value of HW's internal report trigger count. SW should not program these bits.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	DEV	<b>Programming Notes</b>	This field is for HW internal use to context save/restore rpt trigger threshold count 2. It always indicates current value of HW's internal report trigger count. SW should not program these bits.	
Access:	R/W							
_Custom_GTIReset:	DEV							
<b>Programming Notes</b>								
This field is for HW internal use to context save/restore rpt trigger threshold count 2. It always indicates current value of HW's internal report trigger count. SW should not program these bits.								



## OAG Observation Architecture Start Trigger 5

<b>OAG_OASTARTTRIG5 - OAG Observation Architecture Start Trigger 5</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	0D910h		
<p>This register provides the threshold value optionally used to define the start trigger for B7-B4 counters. Note that the value in this register must match the value in OASTARTTRIG1 to have B7-B0 start at the same time. The bit definition in this register refers to the stages in the start trigger block diagram in the Performance Counter Reporting section.</p>			
DWord	Bit	Description	
0	31:16	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
		_Custom_GTIReset:	DEV
	15:0	<b>Threshold Value</b>	
		Access:	R/W
		Format:	U16
		_Custom_GTIReset:	DEV
		<b>Programming Notes</b>	
	Threshold value for the compare logic within the start trigger logic for B7-B4 counters.		

## OAG Observation Architecture Start Trigger Counter

OAG_OASTARTTRIG_COUNTER - OAG Observation Architecture Start Trigger Counter										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	0DB0Ch									
This register provides status of start trigger threshold count 1 and 2. This register is for HW internal purpose.										
DWord	Bit	Description								
0	31:16	<b>Start Trig Threshold Count 1 Status</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Programming Notes</b></td> </tr> <tr> <td colspan="2">This field is for HW internal use to context save/restore start trigger threshold count 1. It always indicates current value of HW's internal start trigger count. SW should not program these bits.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	DEV	<b>Programming Notes</b>		This field is for HW internal use to context save/restore start trigger threshold count 1. It always indicates current value of HW's internal start trigger count. SW should not program these bits.	
	Access:	R/W								
_Custom_GTIReset:	DEV									
<b>Programming Notes</b>										
This field is for HW internal use to context save/restore start trigger threshold count 1. It always indicates current value of HW's internal start trigger count. SW should not program these bits.										
15:0	<b>Start Trig Threshold count 2 status</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Programming Notes</b></td> </tr> <tr> <td colspan="2">: This field is for HW internal use to context save/restore start trigger threshold count 2. It always indicates current value of HW's internal start trigger count. SW should not program these bits.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	DEV	<b>Programming Notes</b>		: This field is for HW internal use to context save/restore start trigger threshold count 2. It always indicates current value of HW's internal start trigger count. SW should not program these bits.		
Access:	R/W									
_Custom_GTIReset:	DEV									
<b>Programming Notes</b>										
: This field is for HW internal use to context save/restore start trigger threshold count 2. It always indicates current value of HW's internal start trigger count. SW should not program these bits.										



## OAG Observation Architecture Status Register

<b>OAG_OASTATUS - OAG Observation Architecture Status Register</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0DAFCh			
<p>This register provides status of report buffer and overflow conditions as well as status of some flags which hardware needs for internal purpose. Software should not program these status bits. Status bits are active high flags (0=false, 1=true)</p>				
DWord	Bit	Description		
0	31:22	<b>Reserved</b>		
		Access:	R/W	
		Format:	PBC	
		_Custom_GTIRreset:	DEV	
21	21	<b>Start Trigger Flag 1</b>		
		Access:	R/W	
		_Custom_GTIRreset:	DEV	
		<b>Value</b>	<b>Name</b>	
		0	[Default]	
		1		
		<b>Programming Notes</b>		
		This bit is for HW internal use to context save /restore Start Trigger 1 occurrence On RC6 entry. Software should not program this bit.		
		20	20	<b>Start Trigger Flag 2</b>
				Access:
_Custom_GTIRreset:	DEV			
<b>Value</b>	<b>Name</b>			
0	[Default]			
1				
<b>Programming Notes</b>				
This bit is for HW internal use to context save /restore Start Trigger 2 occurrence On RC6 entry. Software should not program this bit.				

## OAG\_OASTATUS - OAG Observation Architecture Status Register

	19	<b>Report Trigger Flag 1</b>	
		Access:	R/W
		_Custom_GTIReset:	DEV
		<b>Value</b>	<b>Name</b>
		0	[Default]
		1	
		<b>Programming Notes</b>	
		This bit is for HW internal use to context save /restore Report Trigger 1 occurrence On RC6 entry. Software should not program this bit.	
			18
Access:	R/W		
_Custom_GTIReset:	DEV		
<b>Value</b>	<b>Name</b>		
0	[Default]		
1			
<b>Programming Notes</b>			
This bit is for HW internal use to context save /restore Report Trigger 2 occurrence On RC6 entry. Software should not program this bit.			
	17		
		Access:	R/W
		Format:	U1
		_Custom_GTIReset:	DEV
		<b>Value</b>	<b>Name</b>
		0	
		1	[Default]
		<b>Programming Notes</b>	
		This bit is for HW internal use to context save /restore Tail Pointer Wrap Flag. SW should not program this bit. This bit gets programmed only when Tail Pointer Wrap Mask bit is set.	

## OAG\_OASTATUS - OAG Observation Architecture Status Register

	16	<b>Head Pointer Wrap Flag</b>	
		Access:	R/W
		Format:	U1
		_Custom_GTIReset:	DEV
		<b>Value</b>	<b>Name</b>
		0	
		1	<b>[Default]</b>
		<b>Programming Notes</b>	
		This bit is for HW internal use to context save /restore Head Pointer Wrap Flag. SW should not program this bit. This bit gets programmed only when Head Pointer Wrap Mask bit is set.	
		15:7	<b>Reserved</b>
	Access:		R/W
	Format:		PBC
	_Custom_GTIReset:		DEV
	6	<b>MMIO Trigger Queue Full</b>	
		Access:	R/W
		Format:	Boolean
_Custom_GTIReset:		DEV	
This bit is set if MMIO Trigger FIFO in HW becomes full. This bit can be reset by SW by either soft reset or writing a 0 to it.			
<b>Value</b>		<b>Name</b>	<b>Description</b>
0h		<b>[Default]</b>	MMIO Trigger Queue is not full
1h			MMIO Trigger Queue is full
5	<b>Reserved</b>		
	Access:	R/W	
	Format:	PBC	
	_Custom_GTIReset:	DEV	
4	<b>Accumulator Overflow</b>		
	Access:	R/W	
	_Custom_GTIReset:	DEV	
	This field indicates that the one or more event accumulator inside the slice-OAunit has overflowed. Once set, this bit will remain set, until SW resets it by either soft reset or writing a 0 to it.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0	<b>[Default]</b>	No overflow has occurred.
1		Overflow has occurred.	



## OAG\_OASTATUS - OAG Observation Architecture Status Register

3	<b>Overrun Status</b>									
	Access:	R/W								
	_Custom_GTIReset:	DEV								
	This field indicates the status of overrun. This bit is read only and writing to this bit will have no effect. This bit will reflect the status of overrun irrespective of Overrun Mode enabled or disabled.									
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>No overrun has occurred</td> </tr> <tr> <td>1</td> <td></td> <td>Overrun has occurred</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	No overrun has occurred	1		Overrun has occurred
Value	Name	Description								
0	[Default]	No overrun has occurred								
1		Overrun has occurred								
2	<b>Counter Overflow</b>									
	Access:	R/W								
	_Custom_GTIReset:	DEV								
	This bit is set if any of the counters overflows. This bit can be reset by SW by either soft reset or writing a 0 to it.									
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>Counter Overflow Not Occurred</td> </tr> <tr> <td>1</td> <td></td> <td>Counter Overflow Occurred</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	Counter Overflow Not Occurred	1		Counter Overflow Occurred
Value	Name	Description								
0	[Default]	Counter Overflow Not Occurred								
1		Counter Overflow Occurred								
1	<b>Buffer Overflow</b>									
	Access:	R/W								
	_Custom_GTIReset:	DEV								
	This bit is set when the Tail-pointer - Head pointer > max internal trigger buffer size									
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> <td>Buffer Overflow Not Occurred</td> </tr> <tr> <td>1</td> <td></td> <td>Buffer Overflow Occurred</td> </tr> </tbody> </table>	Value	Name	Description	0h	[Default]	Buffer Overflow Not Occurred	1		Buffer Overflow Occurred
Value	Name	Description								
0h	[Default]	Buffer Overflow Not Occurred								
1		Buffer Overflow Occurred								
0	<b>Report Lost Error</b>									
	Access:	R/W								
	Format:	Enable								
	_Custom_GTIReset:	DEV								
	This bit is set if the Report Trigger due to "Internal Report Trigger-1", "Internal Report Trigger-2" or "Timer Triggered" or "MMIO Trigger" to write out the counter values is dropped, while there is an ongoing report in progress. The report request is ignored and the counter continue to count. This bit will be set along with this MMIO Trigger Queue Full, in case of dropped request for MMIO trigger.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>Report Lost Error Not Occurred</td> </tr> <tr> <td>1</td> <td></td> <td>Report Lost Error Occurred</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	Report Lost Error Not Occurred	1	
Value	Name	Description								
0	[Default]	Report Lost Error Not Occurred								
1		Report Lost Error Occurred								
<b>Programming Notes</b>										
This bit can be reset by SW by either soft reset or writing a 0 to it.										



## OAG Observation Architecture Tail Pointer

OAG_OATAILPTR - OAG Observation Architecture Tail Pointer										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	0DB04h									
This register allows software to program tail pointer and also indicates current tail pointer value.										
DWord	Bit	Description								
0	31:6	<b>Tail Pointer</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>Virtual address of the internal trigger based buffer that is updated for every 64B cacheline write to memory when reporting via internal report trigger. This pointer will not be updated for MI_REPORT_PERF_COUNT command based writes.</p> <table border="1"> <tr> <th colspan="2">Programming Notes</th> </tr> <tr> <td colspan="2">Before enabling internally triggered performance counter reporting, SW must ensure that this address matches the Report Buffer Offset programmed in OABUFFER register (i.e. tail pointer must start at the beginning of the report buffer). SW must ensure that Tail pointer and the Head Pointer match before enabling internally triggered performance counter reporting.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Programming Notes		Before enabling internally triggered performance counter reporting, SW must ensure that this address matches the Report Buffer Offset programmed in OABUFFER register (i.e. tail pointer must start at the beginning of the report buffer). SW must ensure that Tail pointer and the Head Pointer match before enabling internally triggered performance counter reporting.	
		Access:	R/W							
_Custom_GTIRreset:	DEV									
Programming Notes										
Before enabling internally triggered performance counter reporting, SW must ensure that this address matches the Report Buffer Offset programmed in OABUFFER register (i.e. tail pointer must start at the beginning of the report buffer). SW must ensure that Tail pointer and the Head Pointer match before enabling internally triggered performance counter reporting.										
5:0	Reserved	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table>	Access:	R/W	Format:	PBC	_Custom_GTIRreset:	DEV		
		Access:	R/W							
		Format:	PBC							
_Custom_GTIRreset:	DEV									

## OAG RC0 Any Engine Busy Free

OAG_RC0_ANY_ENGINE_BUSY_FREE - OAG RC0 Any Engine Busy Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DB80h					
This register counts the time that any engine is truly busy (not simply powered up). This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads. Unit in GPMusec. Refer to <b>Timestamp Bases</b> for details.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG RC0 Clocks Free

OAG_RC0_CLOCKS_FREE - OAG RC0 Clocks Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DB90h					
This register counts the clocks that GFX has been in RC0 in increments of 64 GFX clocks. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG RC0 Hysteresis Free

OAG_RC0_HYSTERISIS_FREE - OAG RC0 Hysteresis Free						
Register Space:	MMIO: 0/2/0					
Access:	RO					
Size (in bits):	32					
Address:	0DB84h					
This register counts the time that any engine is truly busy (not simply powered up). This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	RO	_Custom_GTIRreset:	DEV
Access:	RO					
_Custom_GTIRreset:	DEV					



## OAG RC0 Wake Count Free

OAG_RC0_WAKE_COUNT_FREE - OAG RC0 Wake Count Free						
Register Space:	MMIO: 0/2/0					
Access:	RO					
Size (in bits):	32					
Address:	0DB88h					
This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	RO	_Custom_GTIReset:	DEV
Access:	RO					
_Custom_GTIReset:	DEV					

## OAG RC6 Entry Count Free

OAG_RC6_ENTRY_COUNT_FREE - OAG RC6 Entry Count Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DB9Ch					
This register counts number rc6 entries. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. This is an RPM mirrored register.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAG RC6 Pre Engine Wake Overhead Free

<b>OAG_RC6_PRE_ENGINE_WAKE_OVERHEAD_FREE - OAG RC6 Pre Engine Wake Overhead Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	RO					
Size (in bits):	32					
Address:	0DB8Ch					
This register counts the time between boot complete and Go=1. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	RO	_Custom_GTIRreset:	DEV
Access:	RO					
_Custom_GTIRreset:	DEV					



## OAG RCPG Hysteresis Time Free

<b>OAG_RCPG_HYSTERESIS_TIME_FREE - OAG RCPG Hysteresis Time Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBE0h					
This register counts the time RCPG hysteresis count is accumulating. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG Render Busy Free

OAG_RENDER_BUSY_FREE - OAG Render Busy Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBDCh					
This register counts the time that any render engine is busy. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG Render Wake Count Free

OAG_RENDER_WAKE_COUNT_FREE - OAG Render Wake Count Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBE4h					
This register counts the number of render wakes that have occurred. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAG Slice Customizable Event Creation 0-0

OAG_SCEC0_0 - OAG Slice Customizable Event Creation 0-0											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	0DC00h										
This register is used to define the slice custom counter event 0, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.											
DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access: R/W									
		Format: U11									
		_Custom_GTIRreset: DEV									
The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.											
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>			Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
	20:19	<b>Source Select</b>									
		Access: R/W									
		Format: U2									
		_Custom_GTIRreset: DEV									
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).											
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>			Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block									
11b	Reserved										
	18:3	<b>Compare Value</b>									
		Access: R/W									
		Format: U16									
		_Custom_GTIRreset: DEV									
The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.											

## OAG\_SCECO\_0 - OAG Slice Customizable Event Creation 0-0

2:0	<b>Compare Function</b>	
	Access:	R/W
	Format:	U3
	_Custom_GTIRreset:	DEV
	<p>This field selects the function used by the CEC0 comparator when comparing the compare value to the value active on the CEC0 conditioned input bus (see block diagram in the Custom Event Counters section).</p>	
	<b>Value</b>	<b>Name</b>
	<b>Value</b>	<b>Description</b>
	000b	Any Are Equal Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than Compare and assert output if greater than
	010b	Equal Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal Compare and assert output if greater than or equal
	100b	Less Than Compare and assert output if less than
	101b	Not Equal Compare and assert output if not equal
	110b	Less Than or Equal Compare and assert output if less than or equal
	111b	Reserved



## OAG Slice Customizable Event Creation 1-0

OAG_SCEC1_0 - OAG Slice Customizable Event Creation 1-0											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	0DC08h										
This register is used to define slice custom counter event 1, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.											
DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access: R/W									
		Format: U11									
		_Custom_GTIRreset: DEV									
The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
	20:19	<b>Source Select</b>									
		Access: R/W									
		Format: U2									
		_Custom_GTIRreset: DEV									
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block									
11b	Reserved										
	18:3	<b>Compare Value</b>									
		Access: R/W									
		Format: U16									
		_Custom_GTIRreset: DEV									
The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.											

## OAG\_SCEC1\_0 - OAG Slice Customizable Event Creation 1-0

2:0

### Compare Function

Access:	R/W
Format:	U3
_Custom_GTIRreset:	DEV

This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).

Value	Name	Description
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
001b	Greater Than	Compare and assert output if greater than
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
011b	Greater Than or Equal	Compare and assert output if greater than or equal
100b	Less Than	Compare and assert output if less than
101b	Not Equal	Compare and assert output if not equal
110b	Less Than or Equal	Compare and assert output if less than or equal
111b	Reserved	



## OAG Slice Customizable Event Creation 1-1

OAG_SCEC1_1 - OAG Slice Customizable Event Creation 1-1															
Register Space:	MMIO: 0/2/0														
Access:	R/W														
Size (in bits):	32														
Address:	0DC0Ch														
This register configures the input conditioning portion of slice CEC (custom event creation) block 1, bit definitions in this register refer to the CEC block diagram.															
DWord	Bit	Description													
0	31:16	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed	Input bit is delayed by 1 clock before event calculation
	Access:	R/W													
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Live	Input bit is not delayed by 1 clock before event calculation													
1b	Delayed	Input bit is delayed by 1 clock before event calculation													
15:0	<p><b>Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation	
Access:	R/W														
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Unmasked	Input bit is considered in event calculation													
1b	Masked	Input bit is ignored in event calculation													



## OAG Slice Customizable Event Creation 2-0

OAG_SCEC2_0 - OAG Slice Customizable Event Creation 2-0											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	0DC10h										
This register is used to define custom counter event 2, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.											
DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access:	R/W								
		Format:	U11								
		_Custom_GTIRreset:	DEV								
The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
	20:19	<b>Source Select</b>									
		Access:	R/W								
		Format:	U2								
		_Custom_GTIRreset:	DEV								
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block									
11b	Reserved										
	18:3	<b>Compare Value</b>									
		Access:	R/W								
		Format:	U16								
		_Custom_GTIRreset:	DEV								
The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.											

## OAG\_SCEC2\_0 - OAG Slice Customizable Event Creation 2-0

2:0	<b>Compare Function</b>	
	Access:	R/W
	Format:	U3
	_Custom_GTIRreset:	DEV
	<p>This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).</p>	
	<b>Value</b>	<b>Name</b>
	<b>Value</b>	<b>Description</b>
	000b	Any Are Equal Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than Compare and assert output if greater than
	010b	Equal Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal Compare and assert output if greater than or equal
	100b	Less Than Compare and assert output if less than
	101b	Not Equal Compare and assert output if not equal
	110b	Less Than or Equal Compare and assert output if less than or equal
	111b	Reserved

## OAG Slice Customizable Event Creation 2-1

OAG_SCEC2_1 - OAG Slice Customizable Event Creation 2-1															
Register Space:	MMIO: 0/2/0														
Access:	R/W														
Size (in bits):	32														
Address:	0DC14h														
This register configures the input conditioning portion of slice CEC (custom event creation) block 2, bit definitions in this register refer to the CEC block diagram.															
DWord	Bit	Description													
0	31:16	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed	Input bit is delayed by 1 clock before event calculation
	Access:	R/W													
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Live	Input bit is not delayed by 1 clock before event calculation													
1b	Delayed	Input bit is delayed by 1 clock before event calculation													
	15:0	<p><b>Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation
Access:	R/W														
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Unmasked	Input bit is considered in event calculation													
1b	Masked	Input bit is ignored in event calculation													



## OAG Slice Customizable Event Creation 3-0

OAG_SCEC3_0 - OAG Slice Customizable Event Creation 3-0											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	0DC18h										
This register is used to define slice custom counter event 3, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.											
DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access:	R/W								
		Format:	U11								
		_Custom_GTIRreset:	DEV								
The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
	20:19	<b>Source Select</b>									
		Access:	R/W								
		Format:	U2								
		_Custom_GTIRreset:	DEV								
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block									
11b	Reserved										
	18:3	<b>Compare Value</b>									
		Access:	R/W								
		Format:	U16								
		_Custom_GTIRreset:	DEV								
The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.											

## OAG\_SCEC3\_0 - OAG Slice Customizable Event Creation 3-0

2:0

### Compare Function

Access:	R/W
Format:	U3
_Custom_GTIRreset:	DEV

This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).

Value	Name	Description
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
001b	Greater Than	Compare and assert output if greater than
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
011b	Greater Than or Equal	Compare and assert output if greater than or equal
100b	Less Than	Compare and assert output if less than
101b	Not Equal	Compare and assert output if not equal
110b	Less Than or Equal	Compare and assert output if less than or equal
111b	Reserved	



## OAG Slice Customizable Event Creation 3-1

OAG_SCEC3_1 - OAG Slice Customizable Event Creation 3-1				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	0DC1Ch			
This register configures the input conditioning portion of Slice CEC (custom event creation) block 3, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.				
DWord	Bit	Description		
0	31:16	<b>Considerations</b>		
		Access:	R/W	
		_Custom_GTIRreset:	DEV	
		This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0b	Live	Input bit is not delayed by 1 clock before event calculation	
	1b	Delayed	Input bit is delayed by 1 clock before event calculation	
	15:0	<b>Mask</b>	Access:	R/W
			_Custom_GTIRreset:	DEV
			This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.	
<b>Value</b>			<b>Name</b>	<b>Description</b>
0b		Unmasked	Input bit is considered in event calculation	
1b		Masked	Input bit is ignored in event calculation	

## OAG Slice Customizable Event Creation 4-0

OAG_SCEC4_0 - OAG Slice Customizable Event Creation 4-0											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	0DC20h										
This register is used to define slice custom counter event 4, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.											
DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access:	R/W								
		Format:	U11								
		_Custom_GTIRreset:	DEV								
The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
	20:19	<b>Source Select</b>									
		Access:	R/W								
		Format:	U2								
		_Custom_GTIRreset:	DEV								
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block									
11b	Reserved										
	18:3	<b>Compare Value</b>									
		Access:	R/W								
		Format:	U16								
		_Custom_GTIRreset:	DEV								
The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.											

## OAG\_SCEC4\_0 - OAG Slice Customizable Event Creation 4-0

2:0	<b>Compare Function</b>	
	Access:	R/W
	Format:	U3
	_Custom_GTIReset:	DEV
	<p>This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).</p>	
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
001b	Greater Than	Compare and assert output if greater than
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
011b	Greater Than or Equal	Compare and assert output if greater than or equal
100b	Less Than	Compare and assert output if less than
101b	Not Equal	Compare and assert output if not equal
110b	Less Than or Equal	Compare and assert output if less than or equal
111b	Reserved	



## OAG Slice Customizable Event Creation 5-0

OAG_SCEC5_0 - OAG Slice Customizable Event Creation 5-0											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	0DC28h										
This register is used to define slice custom counter event 5, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.											
DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access:	R/W								
		Format:	U11								
		_Custom_GTIReset:	DEV								
The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
	20:19	<b>Source Select</b>									
		Access:	R/W								
		Format:	U2								
		_Custom_GTIReset:	DEV								
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block									
11b	Reserved										
	18:3	<b>Compare Value</b>									
		Access:	R/W								
		Format:	U16								
		_Custom_GTIReset:	DEV								
The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.											

## OAG\_SCEC5\_0 - OAG Slice Customizable Event Creation 5-0

	2:0	<b>Compare Function</b>	
		Access:	R/W
		Format:	U3
		_Custom_GTIRreset:	DEV
		This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).	
		<b>Value</b>	<b>Name</b>
		<b>Value</b>	<b>Description</b>
		000b	Any Are Equal Compare and assert output if any are equal (Can be used as OR function)
		001b	Greater Than Compare and assert output if greater than
		010b	Equal Compare and assert output if equal to (Can also be used as AND function)
		011b	Greater Than or Equal Compare and assert output if greater than or equal
		100b	Less Than Compare and assert output if less than
		101b	Not Equal Compare and assert output if not equal
		110b	Less Than or Equal Compare and assert output if less than or equal
		111b	Reserved

## OAG Slice Customizable Event Creation 5-1

OAG_SCEC5_1 - OAG Slice Customizable Event Creation 5-1															
Register Space:	MMIO: 0/2/0														
Access:	R/W														
Size (in bits):	32														
Address:	0DC2Ch														
This register configures the input conditioning portion of CEC (custom event creation) block 5, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.															
DWord	Bit	Description													
0	31:16	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed	Input bit is delayed by 1 clock before event calculation
	Access:	R/W													
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Live	Input bit is not delayed by 1 clock before event calculation													
1b	Delayed	Input bit is delayed by 1 clock before event calculation													
15:0	<p><b>Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation	
Access:	R/W														
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Unmasked	Input bit is considered in event calculation													
1b	Masked	Input bit is ignored in event calculation													



## OAG Slice Customizable Event Creation 6-0

OAG_SCEC6_0 - OAG Slice Customizable Event Creation 6-0											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	0DC30h										
This register is used to define slice custom counter event 6, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.											
DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access:	R/W								
		Format:	U11								
		_Custom_GTIRreset:	DEV								
The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
	20:19	<b>Source Select</b>									
		Access:	R/W								
		Format:	U2								
		_Custom_GTIRreset:	DEV								
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block									
11b	Reserved										
	18:3	<b>Compare Value</b>									
		Access:	R/W								
		Format:	U16								
		_Custom_GTIRreset:	DEV								
The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.											

## OAG\_SCEC6\_0 - OAG Slice Customizable Event Creation 6-0

2:0

### Compare Function

Access:	R/W
Format:	U3
_Custom_GTIRreset:	DEV

This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).

Value	Name	Description
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
001b	Greater Than	Compare and assert output if greater than
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
011b	Greater Than or Equal	Compare and assert output if greater than or equal
100b	Less Than	Compare and assert output if less than
101b	Not Equal	Compare and assert output if not equal
110b	Less Than or Equal	Compare and assert output if less than or equal
111b	Reserved	



## OAG Slice Customizable Event Creation 6-1

OAG_SCEC6_1 - OAG Slice Customizable Event Creation 6-1															
Register Space:	MMIO: 0/2/0														
Access:	R/W														
Size (in bits):	32														
Address:	0DC34h														
This register configures the input conditioning portion of slice CEC (custom event creation) block 6, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.															
DWord	Bit	Description													
0	31:16	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed	Input bit is delayed by 1 clock before event calculation
	Access:	R/W													
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Live	Input bit is not delayed by 1 clock before event calculation													
1b	Delayed	Input bit is delayed by 1 clock before event calculation													
	15:0	<p><b>Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation
Access:	R/W														
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Unmasked	Input bit is considered in event calculation													
1b	Masked	Input bit is ignored in event calculation													

## OAG Slice Customizable Event Creation 7-0

OAG_SCEC7_0 - OAG Slice Customizable Event Creation 7-0											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	0DC38h										
This register is used to define slice custom counter event 7, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.											
DWord	Bit	Description									
0	31:21	<b>Negate</b>									
		Access:	R/W								
		Format:	U11								
		_Custom_GTIRreset:	DEV								
The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Value	Name	Description									
0b	Pass-through	Input bit is passed through to comparator as is									
1b	Negated	Input bit is negated before passing to comparator									
	20:19	<b>Source Select</b>									
		Access:	R/W								
		Format:	U2								
		_Custom_GTIRreset:	DEV								
Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved	
Value	Name	Description									
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block									
11b	Reserved										
	18:3	<b>Compare Value</b>									
		Access:	R/W								
		Format:	U16								
		_Custom_GTIRreset:	DEV								
The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.											

## OAG\_SCEC7\_0 - OAG Slice Customizable Event Creation 7-0

2:0	<b>Compare Function</b>	
	Access:	R/W
	Format:	U3
	_Custom_GTIRreset:	DEV
	<p>This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).</p>	
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
001b	Greater Than	Compare and assert output if greater than
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
011b	Greater Than or Equal	Compare and assert output if greater than or equal
100b	Less Than	Compare and assert output if less than
101b	Not Equal	Compare and assert output if not equal
110b	Less Than or Equal	Compare and assert output if less than or equal
111b	Reserved	



## OAG Slice Customizable Event Creation 7-1

OAG_SCEC7_1 - OAG Slice Customizable Event Creation 7-1															
Register Space:	MMIO: 0/2/0														
Access:	R/W														
Size (in bits):	32														
Address:	0DC3Ch														
This register configures the input conditioning portion of slice CEC (custom event creation) block 3, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.															
DWord	Bit	Description													
0	31:16	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed	Input bit is delayed by 1 clock before event calculation
	Access:	R/W													
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Live	Input bit is not delayed by 1 clock before event calculation													
1b	Delayed	Input bit is delayed by 1 clock before event calculation													
	15:0	<p><b>Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation
Access:	R/W														
_Custom_GTIRreset:	DEV														
Value	Name	Description													
0b	Unmasked	Input bit is considered in event calculation													
1b	Masked	Input bit is ignored in event calculation													



## OAG SQ Full Occupancy count Free

<b>OAG_SQ_FULL_OCCUPANCY_COUNT_FREE - OAG SQ Full Occupancy count Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DB98h					
This register counts the number of GFX clocks that SQ was full. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAG SQ Memory Bound Stall count Free

OAG_SQ_MBSTALL_COUNT_FREE - OAG SQ Memory Bound Stall count Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DB94h					
This register counts the number of GFX clocks that SQ read has been stalled. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAG Unslice Busy Free

OAG_UNSLICE_BUSY_FREE - OAG Unslice Busy Free						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBD4h					
This register counts the number of times that unslice wakes up due to any unslice engine (currently WG, BLT, GuC, and media fixed functions) becoming busy. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAG Unslice Wake Count Free

<b>OAG_UNSLICE_WAKE_COUNT_FREE - OAG Unslice Wake Count Free</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	0DBD8h					
<p>This register counts the number of times that unslice wakes up due to any unslice engine (currently WG, BLT, GuC, and media fixed functions) becoming busy. This counter is free running, always enabled and counting irrespective of OA enabled or disabled.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAM Aggregate Perf Counter A36

OAM_OAPERF_A36 - OAM Aggregate Perf Counter A36								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	130C4h-130C7h							
Name:	Aggregate Perf Counter 36							
ShortName:	AGG_PERF_COUNTER_A36_MEDIA_SLICE_0_OA							
Address:	132C4h-132C7h							
Name:	Aggregate Perf Counter 36							
ShortName:	AGG_PERF_COUNTER_A36_MEDIA_SLICE_1_OA							
Address:	136C4h-136C7h							
Name:	Aggregate Perf Counter 36							
ShortName:	AGG_PERF_COUNTER_A36_MEDIA_SLICE_3_OA							
This register reflects the count value of the OA Performance counter A36.								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							

## OAM Aggregate Perf Counter A37

<b>OAM_OAPERF_A37 - OAM Aggregate Perf Counter A37</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	130CCh-130CFh							
Name:	Aggregate Perf Counter 37							
ShortName:	AGG_PERF_COUNTER_A37_MEDIA_SLICE_0_OA							
Address:	132CCh-132CFh							
Name:	Aggregate Perf Counter 37							
ShortName:	AGG_PERF_COUNTER_A37_MEDIA_SLICE_1_OA							
Address:	134CCh-134CFh							
Name:	Aggregate Perf Counter 37							
ShortName:	AGG_PERF_COUNTER_A37_MEDIA_SLICE_2_OA							
Address:	136CCh-136CFh							
Name:	Aggregate Perf Counter 37							
ShortName:	AGG_PERF_COUNTER_A37_MEDIA_SLICE_3_OA							
This register reflects the count value of the OA Performance counter A37.								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAM Boolean\_Counter\_B0

<b>OAM_OAPERF_B0 - OAM Boolean_Counter_B0</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	13084h-13087h							
Name:	Boolean Counter B0							
ShortName:	BOOLEAN_COUNTER_B0_MEDIA_SLICE_0_OA							
Address:	13284h-13287h							
Name:	Boolean Counter B0							
ShortName:	BOOLEAN_COUNTER_B0_MEDIA_SLICE_1_OA							
Address:	13484h-13487h							
Name:	Boolean Counter B0							
ShortName:	BOOLEAN_COUNTER_B0_MEDIA_SLICE_2_OA							
Address:	13684h-13687h							
Name:	Boolean Counter B0							
ShortName:	BOOLEAN_COUNTER_B0_MEDIA_SLICE_3_OA							
<p>This register enables the current live value of performance counter B0 to be read. Since what conditions cause B0 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAM Boolean\_Counter\_B1

<b>OAM_OAPERF_B1 - OAM Boolean_Counter_B1</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	13088h-1308Bh							
Name:	Boolean Counter B1							
ShortName:	BOOLEAN_COUNTER_B1_MEDIA_SLICE_0_OA							
Address:	13288h-1328Bh							
Name:	Boolean Counter B1							
ShortName:	BOOLEAN_COUNTER_B1_MEDIA_SLICE_1_OA							
Address:	13488h-1348Bh							
Name:	Boolean Counter B1							
ShortName:	BOOLEAN_COUNTER_B1_MEDIA_SLICE_2_OA							
Address:	13688h-1368Bh							
Name:	Boolean Counter B1							
ShortName:	BOOLEAN_COUNTER_B1_MEDIA_SLICE_3_OA							
<p>This register enables the current live value of performance counter B1 to be read. Since what conditions cause B1 to increment are defined by the programming of CEC1-0/CEC1-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAM Boolean\_Counter\_B2

<b>OAM_OAPERF_B2 - OAM Boolean_Counter_B2</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	1308Ch-1308Fh							
Name:	Boolean Counter B2							
ShortName:	BOOLEAN_COUNTER_B2_MEDIA_SLICE_0_OA							
Address:	1328Ch-1328Fh							
Name:	Boolean Counter B2							
ShortName:	BOOLEAN_COUNTER_B2_MEDIA_SLICE_1_OA							
Address:	1348Ch-1348Fh							
Name:	Boolean Counter B2							
ShortName:	BOOLEAN_COUNTER_B2_MEDIA_SLICE_2_OA							
Address:	1368Ch-1368Fh							
Name:	Boolean Counter B2							
ShortName:	BOOLEAN_COUNTER_B2_MEDIA_SLICE_3_OA							
<p>This register enables the current live value of performance counter B2 to be read. Since what conditions cause B2 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							

## OAM Boolean\_Counter\_B3

<b>OAM_OAPERF_B3 - OAM Boolean_Counter_B3</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	13090h-13093h							
Name:	Boolean Counter B3							
ShortName:	BOOLEAN_COUNTER_B3_MEDIA_SLICE_0_OA							
Address:	13290h-13293h							
Name:	Boolean Counter B3							
ShortName:	BOOLEAN_COUNTER_B3_MEDIA_SLICE_1_OA							
Address:	13490h-13493h							
Name:	Boolean Counter B3							
ShortName:	BOOLEAN_COUNTER_B3_MEDIA_SLICE_2_OA							
Address:	13690h-13693h							
Name:	Boolean Counter B3							
ShortName:	BOOLEAN_COUNTER_B3_MEDIA_SLICE_3_OA							
<p>This register enables the current live value of performance counter B3 to be read. Since what conditions cause B3 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAM Boolean\_Counter\_B4

<b>OAM_OAPERF_B4 - OAM Boolean_Counter_B4</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	13094h-13097h							
Name:	Boolean Counter B4							
ShortName:	BOOLEAN_COUNTER_B4_MEDIA_SLICE_0_OA							
Address:	13294h-13297h							
Name:	Boolean Counter B4							
ShortName:	BOOLEAN_COUNTER_B4_MEDIA_SLICE_1_OA							
Address:	13494h-13497h							
Name:	Boolean Counter B4							
ShortName:	BOOLEAN_COUNTER_B4_MEDIA_SLICE_2_OA							
Address:	13694h-13697h							
Name:	Boolean Counter B4							
ShortName:	BOOLEAN_COUNTER_B4_MEDIA_SLICE_3_OA							
<p>This register enables the current live value of performance counter B4 to be read. Since what conditions cause B4 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAM Boolean\_Counter\_B5

<b>OAM_OAPERF_B5 - OAM Boolean_Counter_B5</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	13098h-1309Bh							
Name:	Boolean Counter B5							
ShortName:	BOOLEAN_COUNTER_B5_MEDIA_SLICE_0_OA							
Address:	13298h-1329Bh							
Name:	Boolean Counter B5							
ShortName:	BOOLEAN_COUNTER_B5_MEDIA_SLICE_1_OA							
Address:	13498h-1349Bh							
Name:	Boolean Counter B5							
ShortName:	BOOLEAN_COUNTER_B5_MEDIA_SLICE_2_OA							
Address:	13698h-1369Bh							
Name:	Boolean Counter B5							
ShortName:	BOOLEAN_COUNTER_B5_MEDIA_SLICE_3_OA							
<p>This register enables the current live value of performance counter B5 to be read. Since what conditions cause B5 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAM Boolean\_Counter\_B6

<b>OAM_OAPERF_B6 - OAM Boolean_Counter_B6</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	1309Ch-1309Fh							
Name:	Boolean Counter B6							
ShortName:	BOOLEAN_COUNTER_B6_MEDIA_SLICE_0_OA							
Address:	1329Ch-1329Fh							
Name:	Boolean Counter B6							
ShortName:	BOOLEAN_COUNTER_B6_MEDIA_SLICE_1_OA							
Address:	1349Ch-1349Fh							
Name:	Boolean Counter B6							
ShortName:	BOOLEAN_COUNTER_B6_MEDIA_SLICE_2_OA							
Address:	1369Ch-1369Fh							
Name:	Boolean Counter B6							
ShortName:	BOOLEAN_COUNTER_B6_MEDIA_SLICE_3_OA							
<p>This register enables the current live value of performance counter B6 to be read. Since what conditions cause B6 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAM Boolean\_Counter\_B7

<b>OAM_OAPERF_B7 - OAM Boolean_Counter_B7</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	130A0h-130A3h							
Name:	Boolean Counter B7							
ShortName:	BOOLEAN_COUNTER_B7_MEDIA_SLICE_0_OA							
Address:	132A0h-132A3h							
Name:	Boolean Counter B7							
ShortName:	BOOLEAN_COUNTER_B7_MEDIA_SLICE_1_OA							
Address:	134A0h-134A3h							
Name:	Boolean Counter B7							
ShortName:	BOOLEAN_COUNTER_B7_MEDIA_SLICE_2_OA							
Address:	136A0h-136A3h							
Name:	Boolean Counter B7							
ShortName:	BOOLEAN_COUNTER_B7_MEDIA_SLICE_3_OA							
<p>This register enables the current live value of performance counter B7 to be read. Since what conditions cause B7 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAM Context Control

<b>OAM_OACTXCTRL - OAM Context Control</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	131BCh-131BFh		
Name:	OAM Context Control		
ShortName:	OAM_CONTEXT_CONTROL_MEDIA_SLICE_0_OA		
Address:	133BCh-133BFh		
Name:	OAM Context Control		
ShortName:	OAM_CONTEXT_CONTROL_MEDIA_SLICE_1_OA		
Address:	135BCh-135BFh		
Name:	OAM Context Control		
ShortName:	OAM_CONTEXT_CONTROL_MEDIA_SLICE_2_OA		
Address:	137BCh-137BFh		
Name:	OAM Context Control		
ShortName:	OAM_CONTEXT_CONTROL_MEDIA_SLICE_3_OA		
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
		Format:	PBC
		_Custom_GTIReset:	DEV
	7:2	<b>Timer Period</b>	
		Default Value:	00b
		Access:	R/W
		Specifies the period of the timer strobe as a function of the minimum TIME_STAMP resolution. The period is determined by selecting a specified bit from the TIME_STAMP register as follows: $\text{StrobePeriod} = \text{MinimumTimeStampPeriod} * 2 * (\text{TimerPeriod} + 1)$ The exponent is defined by this field.	
		<b>Programming Notes</b>	
		<b>Note:</b> The TIME_STAMP is not reset at start time so the phase of the strobe is not synchronized with the enable of the OA unit. This could result in approximately a full StrobePeriod elapsing prior to the first trigger. Usage for this mechanism should be time based periodic triggering, typically.	



## OAM\_OACTXCTRL - OAM Context Control

1	<b>Timer Enable</b>		R/W						
		<p>Access:</p> <p>This field enables the timer logic to output a periodic strobe, as defined by the Timer Period. When disabled the timer output is not asserted. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.</p>							
		<b>Programming Notes</b>							
		<p>When "Specific Context Enable" bit is set to '1' in OACONTROL register, Timer based report trigger function gets enabled only for the selected context.</p> <p>When "Specific Context Enable" bit is set to '0' in OACONTROL register, Timer based report trigger function gets enabled for all contexts.</p>							
0	<b>Counter Stop-Resume Mechanism</b>		R/W						
		<p>Access:</p> <p>Counter stop-resume mechanism</p>							
		<b>Programming Notes</b>							
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td>Resume</td> <td>Resume counting for all counters</td> </tr> </tbody> </table>		Value	Name	Description	1	Resume	Resume counting for all counters
Value	Name	Description							
1	Resume	Resume counting for all counters							



## OAM GPU Ticks Counter

<b>OAM_GPU_TICKS - OAM GPU Ticks Counter</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	130E0h-130E3h							
Name:	GPU Ticks Counter							
ShortName:	GPU_TICKS_COUNTER_MEDIA_SLICE_0_OA							
Address:	132E0h-132E3h							
Name:	GPU Ticks Counter							
ShortName:	GPU_TICKS_COUNTER_MEDIA_SLICE_1_OA							
Address:	134E0h-134E3h							
Name:	GPU Ticks Counter							
ShortName:	GPU_TICKS_COUNTER_MEDIA_SLICE_2_OA							
Address:	136E0h-136E3h							
Name:	GPU Ticks Counter							
ShortName:	GPU_TICKS_COUNTER_MEDIA_SLICE_3_OA							
<p>Reading this register returns the live value of the GPU ticks counter that is sampled and included in the performance counter report header. It increments every GFX clock and hence the number of increments per second changes with GFX frequency.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the GPU tick counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							

## OAM GPU Ticks Counter Upper DWord

OAM_GPU_TICKS_UPPER - OAM GPU Ticks Counter Upper DWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	130E4h-130E7h							
Name:	GPU Ticks Counter Upper DWord							
ShortName:	GPU_TICKS_COUNTER_UPPER_MEDIA_SLICE_0_OA							
Address:	132E4h-132E7h							
Name:	GPU Ticks Counter Upper DWord							
ShortName:	GPU_TICKS_COUNTER_UPPER_MEDIA_SLICE_1_OA							
Address:	134E4h-134E7h							
Name:	GPU Ticks Counter Upper DWord							
ShortName:	GPU_TICKS_COUNTER_UPPER_MEDIA_SLICE_2_OA							
Address:	136E4h-136E7h							
Name:	GPU Ticks Counter Upper DWord							
ShortName:	GPU_TICKS_COUNTER_UPPER_MEDIA_SLICE_3_OA							
<p>Reading this register returns the live value of the Upper DWord of GPU ticks counter that is sampled and included in the performance counter report header. It increments every GFX clock and hence the number of increments per second changes with GFX frequency.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the GPU tick counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAM Interrupt Mask Register

OAM_OA_IMR - OAM Interrupt Mask Register					
Register Space:	MMIO: 0/2/0				
Access:	R/W				
Size (in bits):	32				
Address:	131B4h-131B7h				
Name:	OAM Interrupt Mask				
ShortName:	OAM_INTERRUPT_MASK_MEDIA_SLICE_0_OA				
Address:	133B4h-133B7h				
Name:	OAM Interrupt Mask				
ShortName:	OAM_INTERRUPT_MASK_MEDIA_SLICE_1_OA				
Address:	135B4h-135B7h				
Name:	OAM Interrupt Mask				
ShortName:	OAM_INTERRUPT_MASK_MEDIA_SLICE_2_OA				
Address:	137B4h-137B7h				
Name:	OAM Interrupt Mask				
ShortName:	OAM_INTERRUPT_MASK_MEDIA_SLICE_3_OA				
The OAIMR register is used by software to control whether OA generates an interrupt or not.					
DWord	Bit	Description			
0	31:29	<b>Reserved</b>			
		Default Value:	7h		
		Access:	R/W		
		Format:	PBC		
			_Custom_GTIRreset:	DEV	
	28		<b>Mask Bit</b>		
			Access:	R/W	
				_Custom_GTIRreset:	DEV
			<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	Not Masked	May generate an interrupt	
		1h	Masked <b>[Default]</b>	Will not generate an interrupt	
	27:0		<b>Reserved</b>		
Default Value:			FFFFFFh		
Access:			R/W		
Format:			PBC		
		_Custom_GTIRreset:	DEV		

## OAM MMIO Trigger

<b>OAM_MMIO_TRG - OAM MMIO Trigger</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	131D0h-131D3h							
Name:	OAM MMIO Trigger							
ShortName:	OAM_MMIO_TRG_MEDIA_SLICE_0_OA							
Address:	133D0h-133D3h							
Name:	OAM MMIO Trigger							
ShortName:	OAM_MMIO_TRG_MEDIA_SLICE_1_OA							
Address:	135D0h-135D3h							
Name:	OAM MMIO Trigger							
ShortName:	OAM_MMIO_TRG_MEDIA_SLICE_2_OA							
Address:	137D0h-137D3h							
Name:	OAM MMIO Trigger							
ShortName:	OAM_MMIO_TRG_MEDIA_SLICE_3_OA							
Writing in this register triggers a report in OAM. The reports are stored in the OA Buffer space.								
DWord	Bit	Description						
0	31:0	<p><b>Unique ID</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This field is inserted as such into the Context ID field of the report generated due to the write to this register. Report gets triggered irrespective of the value written into this register. By uniquely maintaining this value for every trigger, user can uniquely identify various reports.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAM Observation Architecture Buffer

<b>OAM_OABUFFER - OAM Observation Architecture Buffer</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	131A8h-131ABh							
Name:	OAM Buffer							
ShortName:	OAM_BUFFER_MEDIA_SLICE_0_OA							
Address:	133A8h-133ABh							
Name:	OAM Buffer							
ShortName:	OAM_BUFFER_MEDIA_SLICE_1_OA							
Address:	135A8h-135ABh							
Name:	OAM Buffer							
ShortName:	OAM_BUFFER_MEDIA_SLICE_2_OA							
Address:	137A8h-137ABh							
Name:	OAM Buffer							
ShortName:	OAM_BUFFER_MEDIA_SLICE_3_OA							
This register is used to program the OA unit.								
Programming Notes								
This MMIO must be set before the OATAILPTR register and set after the OAHEADPTR register. This is to enable proper functionality of the overflow bit.								
DWord	Bit	Description						
0	31:6	<b>Report Buffer Offset</b>						
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This field specifies 64B aligned GFX MEM address where the chap counter values are reported.</p>	Access:	R/W	_Custom_GTIRreset:	DEV		
Access:	R/W							
_Custom_GTIRreset:	DEV							
5:3		<b>Inter Trigger Report Buffer Size</b>						
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	DEV		
		Access:	R/W					
		_Custom_GTIRreset:	DEV					
<b>Description</b>								
This field indicates the size of report buffer for time/event-based report trigger mechanisms. This field is programmed in terms of multiple of 128KB.								
		<table border="1" style="width: 100%;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>128 KB or 1MB <b>[Default]</b></td> <td>All context considered.</td> </tr> </tbody> </table>	Value	Name	Description	0h	128 KB or 1MB <b>[Default]</b>	All context considered.
Value	Name	Description						
0h	128 KB or 1MB <b>[Default]</b>	All context considered.						

## OAM\_OABUFFER - OAM Observation Architecture Buffer

		1h	256 KB or 2MB	
		2h	512 KB or 4MB	
		3h	1 MB or 8MB	
		4h	2 MB or 16MB	
		5h	4 MB or 32MB	
		6h	8 MB or 64MB	
		7h	16 MB or 128MB	
	<b>2</b>	<b>OA Report Trigger Select</b>		
		Access:		R/W
		_Custom_GTIRreset:		DEV
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0		Level Report trigger
		1		Edge Report trigger
	<b>1</b>	<b>Disable Overrun Mode</b>		
		Access:		R/W
		Format:		Enable
		_Custom_GTIRreset:		DEV
		<p>This field defines the mode of reporting for internal trigger/timer based reporting. When this bit is set, overrun does not lose reports but stops reporting. Based on the head and tail pointer, when HW detects room for the report, it would resume reporting to the buffer. This mode would not set the over-run bit in the register. When this mode bit is reset, buffer overrun can happen and lose the reports while setting the buffer over-run bit.</p>		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	Disable <b>[Default]</b>	Counter gets written out on regular intervals, defined by the Timer Period
		1h	Enable	Counter does not get written out on regular interval
	<b>0</b>	<b>Memory Select PPGTT/GGTT Access</b>		
		Access:		R/W
		_Custom_GTIRreset:		DEV
		<b>Value</b>	<b>Name</b>	
		0h	PPGTT	
		1h	GGTT <b>[Default]</b>	
		<b>Programming Notes</b>		
		When each context has its own Per Process GTT, this field should be always set to GGTT.		



## OAM Observation Architecture Control

<b>OAM_OACONTROL - OAM Observation Architecture Control</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	13194h-13197h			
Name:	OAM Control			
ShortName:	OAM_CONTROL_MEDIA_SLICE_0_OA			
Address:	13394h-13397h			
Name:	OAM Control			
ShortName:	OAM_CONTROL_MEDIA_SLICE_1_OA			
Address:	13594h-13597h			
Name:	OAM Control			
ShortName:	OAM_CONTROL_MEDIA_SLICE_2_OA			
Address:	13794h-13797h			
Name:	OAM Control			
ShortName:	OAM_CONTROL_MEDIA_SLICE_3_OA			
<p>This register controls OAM functionality, report format, and context filtering. If OAM is enabled then it should be enabled in CS as well</p>				
DWord	Bit	Description		
0	31:4	<b>Reserved</b>		
		Access:	R/W	
		Format:	PBC	
			_Custom_GTIRreset:	DEV
	3:1	<b>Counter Select</b>		
		Access:	R/W	
_Custom_GTIRreset:		DEV		
<p>This field selects which performance counter report format to use, please refer to Performance Counter Report Formats section for more details on the structure of the format.</p>				



## OAM\_OACONTROL - OAM Observation Architecture Control

0	<p><b>Performance Counter Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>Global performance counter enable. If clear, no counting will occur. MI_REPORT_PERF_COUNT is undefined when clear.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>"OAM Context Enable" mode bit in CTX_SR_CTL register must be set when "Programmer Counter Enable" is set.</p> <p>VDBOX0 fuse of respective media slice should be enabled for corresponding OAM functionality to be available.</p>	Access:	R/W	Format:	Enable	_Custom_GTIReset:	DEV
Access:	R/W						
Format:	Enable						
_Custom_GTIReset:	DEV						



## OAM Observation Architecture Head Pointer

<b>OAM_OAHEADPTR - OAM Observation Architecture Head Pointer</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	131A0h-131A3h							
Name:	OAM Head Pointer							
ShortName:	OAM_HEAD_POINTER_MEDIA_SLICE_0_OA							
Address:	133A0h-133A3h							
Name:	OAM Head Pointer							
ShortName:	OAM_HEAD_POINTER_MEDIA_SLICE_1_OA							
Address:	135A0h-135A3h							
Name:	OAM Head Pointer							
ShortName:	OAM_HEAD_POINTER_MEDIA_SLICE_2_OA							
Address:	137A0h-137A3h							
Name:	OAM Head Pointer							
ShortName:	OAM_HEAD_POINTER_MEDIA_SLICE_3_OA							
This register allows SW to program head pointer.								
DWord	Bit	Description						
0	31:6	<b>Head Pointer</b>						
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>Virtual address of the internal trigger based buffer that is updated by software after consuming reports from the report buffer. This pointer must be updated by SW only when using time or event-based report triggering.</p> <table border="1"> <tr> <th colspan="2">Programming Notes</th> </tr> <tr> <td colspan="2">SW must ensure that Head Pointer and the Tail Pointer match before enabling internally triggered performance counter reporting.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Programming Notes	
Access:	R/W							
_Custom_GTIReset:	DEV							
Programming Notes								
SW must ensure that Head Pointer and the Tail Pointer match before enabling internally triggered performance counter reporting.								
0	5:0	<b>Reserved</b>						
		Access:	R/W					
		Format:	PBC					
		_Custom_GTIReset:	DEV					

## OAM Observation Architecture Report Trigger 2

<b>OAM_OAREPORTTRIG2 - OAM Observation Architecture Report Trigger 2</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	13024h-13027h							
Name:	Report Trigger 2							
ShortName:	REPORT_TRIGGER_2_MEDIA_SLICE_0_OA							
Address:	13224h-13227h							
Name:	Report Trigger 2							
ShortName:	REPORT_TRIGGER_2_MEDIA_SLICE_1_OA							
Address:	13424h-13427h							
Name:	Report Trigger 2							
ShortName:	REPORT_TRIGGER_2_MEDIA_SLICE_2_OA							
Address:	13624h-13627h							
Name:	Report Trigger 2							
ShortName:	REPORT_TRIGGER_2_MEDIA_SLICE_3_OA							
<p>This register controls some of the Boolean logic defining Boolean/threshold report trigger 0. The bit definitions in this register refer to the stages in the report trigger block diagram in the Performance Counter Reporting section.</p> <p>Report triggers generated from OAREPORTTRIG 1-4 and OAREPORTTRIG 5-8 are OR'd to form a new report trigger. Report trigger behavior can be derived by programming these two sets of OA REPORT registers with the same value. Users should be aware that while programming Timer based and Threshold Counter based triggers simultaneously for internal reporting, they should be programmed such way that they are not consecutively triggered. If programmed simultaneously, RTL pulse detection logic will have problem when these triggers occur in consecutive clock cycles.</p>								
DWord	Bit	Description						
0	31	<p><b>Report Trigger Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>Enable Boolean/threshold report trigger 0. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.</p>	Access:	R/W	Format:	Enable	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	Enable							
_Custom_GTIReset:	DEV							

## OAM\_OAREPORTTRIG2 - OAM Observation Architecture Report Trigger 2

		When "Specific Context Enable" bit set to '1' in OACONTROL register, Boolean/Threshold report trigger function gets enabled only for the selected context. When "Specific Context Enable" bit set to '0' in OACONTROL register, Boolean/Threshold report trigger function gets enabled for all contexts.	
30:24	<b>Reserved</b>		
	Access:		R/W
	Format:		PBC
	_Custom_GTIRreset:		DEV
23	<b>Threshold Enable</b>		
	Access:		R/W
	Format:		Enable
	_Custom_GTIRreset:		DEV
Enable the threshold compare logic within the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			
22	<b>Invert D Enable 0</b>		
	Access:		R/W
	Format:		Enable
	_Custom_GTIRreset:		DEV
Invert the specified signal at the D stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			
21	<b>Invert C Enable 1</b>		
	Access:		R/W
	Format:		Enable
	_Custom_GTIRreset:		DEV
Invert the specified signal at the C stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			
20	<b>Invert C Enable 0</b>		
	Access:		R/W
	Format:		Enable
	_Custom_GTIRreset:		DEV
Invert the specified signal at the C stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			
19	<b>Invert B Enable 3</b>		
	Access:		R/W
	Format:		Enable
	_Custom_GTIRreset:		DEV
Invert the specified signal at the B stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			

## OAM\_OAREPORTTRIG2 - OAM Observation Architecture Report Trigger 2

18	<b>Invert B Enable 2</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Invert the specified signal at the B stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
17	<b>Invert B Enable 1</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Invert the specified signal at the B stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
16	<b>Invert B Enable 0</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Invert the specified signal at the B stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
15	<b>Invert A Enable 15</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
14	<b>Invert A Enable 14</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
13	<b>Invert A Enable 13</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	

## OAM\_OAREPORTTRIG2 - OAM Observation Architecture Report Trigger 2

12	<b>Invert A Enable 12</b>	Access:	R/W	
		Format:	Enable	
		_Custom_GTIReset:	DEV	
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			
	11	<b>Invert A Enable 11</b>	Access:	R/W
			Format:	Enable
		_Custom_GTIReset:	DEV	
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).				
10		<b>Invert A Enable 10</b>	Access:	R/W
			Format:	Enable
		_Custom_GTIReset:	DEV	
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			
	9	<b>Invert A Enable 9</b>	Access:	R/W
			Format:	Enable
		_Custom_GTIReset:	DEV	
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).				
8		<b>Invert A Enable 8</b>	Access:	R/W
			Format:	Enable
		_Custom_GTIReset:	DEV	
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			
	7	<b>Invert A Enable 7</b>	Access:	R/W
			Format:	Enable
		_Custom_GTIReset:	DEV	
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).				

## OAM\_OAREPORTTRIG2 - OAM Observation Architecture Report Trigger 2

6	<b>Invert A Enable 6</b>	Access:	R/W	
		Format:	Enable	
		_Custom_GTIReset:	DEV	
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			
	5	<b>Invert A Enable 5</b>	Access:	R/W
			Format:	Enable
		_Custom_GTIReset:	DEV	
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).				
4		<b>Invert A Enable 4</b>	Access:	R/W
			Format:	Enable
		_Custom_GTIReset:	DEV	
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			
	3	<b>Invert A Enable 3</b>	Access:	R/W
			Format:	Enable
		_Custom_GTIReset:	DEV	
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).				
2		<b>Invert A Enable 2</b>	Access:	R/W
			Format:	Enable
		_Custom_GTIReset:	DEV	
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			
	1	<b>Invert A Enable 1</b>	Access:	R/W
			Format:	Enable
		_Custom_GTIReset:	DEV	
Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).				

## OAM\_OAREPORTTRIG2 - OAM Observation Architecture Report Trigger 2

	0	<b>Invert A Enable 0</b>	
		Access:	R/W
		Format:	Enable
		_Custom_GTIReset:	DEV
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	



## OAM Observation Architecture Report Trigger 6

OAM_OAREPORTTRIG6 - OAM Observation Architecture Report Trigger 6						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	13034h-13037h					
Name:	Report Trigger 6					
ShortName:	REPORT_TRIGGER_6_MEDIA_SLICE_0_OA					
Address:	13234h-13237h					
Name:	Report Trigger 6					
ShortName:	REPORT_TRIGGER_6_MEDIA_SLICE_1_OA					
Address:	13434h-13437h					
Name:	Report Trigger 6					
ShortName:	REPORT_TRIGGER_6_MEDIA_SLICE_2_OA					
Address:	13634h-13637h					
Name:	Report Trigger 6					
ShortName:	REPORT_TRIGGER_6_MEDIA_SLICE_3_OA					
<p>This register controls some of the Boolean logic defining Boolean/threshold report trigger 1. Note that Boolean report triggers 0 and 1 are logically OR'd together without buffering, this implies that only one performance counter report will be generated for clocks where both Boolean report triggers evaluate true. The bit definitions in this register refer to the stages in the report trigger block diagram in the Performance Counter Reporting section.</p> <p>Report triggers generated from OAREPORTTRIG 1-4 and OAREPORTTRIG 5-8 are OR'd to form a new report trigger. Report trigger behavior can be derived by programming these two sets of OA REPORT registers with the same value. Users should be aware that while programming Timer based and Threshold Counter based triggers simultaneously for internal reporting, they should be programmed such way that they are not consecutively triggered. If programmed simultaneously, RTL pulse detection logic will have problem when these triggers occur in consecutive clock cycles.</p>						
DWord	Bit	Description				
0	31	<p><b>Report Trigger Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>Enable Boolean/threshold report trigger 0. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAM\_OAREPORTTRIG6 - OAM Observation Architecture Report Trigger 6

		When "Specific Context Enable" bit set to '1' in OACONTROL register, Boolean/Threshold report trigger function gets enabled only for the selected context. When "Specific Context Enable" bit set to '0' in OACONTROL register, Boolean/Threshold report trigger function gets enabled for all contexts.
30:24	<b>Reserved</b>	
	Access:	R/W
	Format:	PBC
	_Custom_GTIRreset:	DEV
23	<b>Threshold Enable</b>	
	Access:	R/W
	_Custom_GTIRreset:	DEV
Enable the threshold compare logic within the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
22	<b>Invert D Enable 0</b>	
	Access:	R/W
	_Custom_GTIRreset:	DEV
Invert the specified signal at the D stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
21	<b>Invert C Enable 1</b>	
	Access:	R/W
	_Custom_GTIRreset:	DEV
Invert the specified signal at the C stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
20	<b>Invert C Enable 0</b>	
	Access:	R/W
	_Custom_GTIRreset:	DEV
Invert the specified signal at the C stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
19	<b>Invert B Enable 3</b>	
	Access:	R/W
	_Custom_GTIRreset:	DEV
Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
18	<b>Invert B Enable 2</b>	
	Access:	R/W
	_Custom_GTIRreset:	DEV
Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		

## OAM\_OAREPORTTRIG6 - OAM Observation Architecture Report Trigger 6

	17	<b>Invert B Enable 1</b>	Access:	R/W	
			_Custom_GTIRreset:	DEV	
			Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
	16	<b>Invert B Enable 0</b>	Access:	R/W	
			_Custom_GTIRreset:	DEV	
			Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).		
	15	<b>Invert A Enable 15</b>	Access:	R/W	
		_Custom_GTIRreset:	DEV		
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
14	<b>Invert A Enable 14</b>	Access:	R/W		
		_Custom_GTIRreset:	DEV		
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
13	<b>Invert A Enable 13</b>	Access:	R/W		
		_Custom_GTIRreset:	DEV		
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
12	<b>Invert A Enable 12</b>	Access:	R/W		
		_Custom_GTIRreset:	DEV		
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
11	<b>Invert A Enable 11</b>	Access:	R/W		
		_Custom_GTIRreset:	DEV		
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			

## OAM\_OAREPORTTRIG6 - OAM Observation Architecture Report Trigger 6

10	<b>Invert A Enable 10</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
	<p>Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).</p>	
	<b>Invert A Enable 9</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
<p>Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).</p>		
8	<b>Invert A Enable 8</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
<p>Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).</p>		
7	<b>Invert A Enable 7</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
<p>Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).</p>		
6	<b>Invert A Enable 6</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
<p>Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).</p>		
5	<b>Invert A Enable 5</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
<p>Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).</p>		
4	<b>Invert A Enable 4</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
<p>Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).</p>		

## OAM\_OAREPORTTRIG6 - OAM Observation Architecture Report Trigger 6

3	<b>Invert A Enable 3</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).	
2	<b>Invert A Enable 2</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).	
1	<b>Invert A Enable 1</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).	
0	<b>Invert A Enable 0</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).	



## OAM Observation Architecture Report Trigger Counter

<b>OAM_OARPTTRIG_COUNTER - OAM Observation Architecture Report Trigger Counter</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	131B0h-131B3h			
Name:	Report Trigger Counter			
ShortName:	REPORT_TRIGGER_COUNTER_MEDIA_SLICE_0_OA			
Address:	133B0h-133B3h			
Name:	Report Trigger Counter			
ShortName:	REPORT_TRIGGER_COUNTER_MEDIA_SLICE_1_OA			
Address:	135B0h-135B3h			
Name:	Report Trigger Counter			
ShortName:	REPORT_TRIGGER_COUNTER_MEDIA_SLICE_2_OA			
Address:	137B0h-137B3h			
Name:	Report Trigger Counter			
ShortName:	REPORT_TRIGGER_COUNTER_MEDIA_SLICE_3_OA			
<p>This register provides status of report trigger threshold count 1 and 2. This register is for HW internal purpose and power context save/restored. This register must not be programmed by SW.</p>				
DWord	Bit	Description		
0	31:16	<b>Report Trig Threshold Count 1 Status</b>		
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table>	Access:	R/W
Access:	R/W			
_Custom_GTIReset:	DEV			
<b>Programming Notes</b>				
This field is for HW internal use to context save/restore rpt trigger threshold count 1. It always indicates current value of HW's internal report trigger count. SW should not program these bits.				
	15:0	<b>Report Trig Threshold count 2 status</b>		
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table>	Access:	R/W
Access:	R/W			
_Custom_GTIReset:	DEV			
<b>Programming Notes</b>				
This field is for HW internal use to context save/restore rpt trigger threshold count 2. It always indicates current value of HW's internal report trigger count. SW should not program these bits.				

## OAM Observation Architecture Start Trigger 5

<b>OAM_OASTARTTRIG5 - OAM Observation Architecture Start Trigger 5</b>											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	13010h-13013h										
Name:	Start Trigger 5										
ShortName:	START_TRIGGER_5_MEDIA_SLICE_0_OA										
Address:	13210h-13213h										
Name:	Start Trigger 5										
ShortName:	START_TRIGGER_5_MEDIA_SLICE_1_OA										
Address:	13410h-13413h										
Name:	Start Trigger 5										
ShortName:	START_TRIGGER_5_MEDIA_SLICE_2_OA										
Address:	13610h-13613h										
Name:	Start Trigger 5										
ShortName:	START_TRIGGER_5_MEDIA_SLICE_3_OA										
<p>This register provides the threshold value optionally used to define the start trigger for B7-B4 counters. Note that the value in this register must match the value in OASTARTTRIG1 to have B7-B0 start at the same time. The bit definition in this register refers to the stages in the start trigger block diagram in the Performance Counter Reporting section.</p>											
DWord	Bit	Description									
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table>	Access:	R/W	Format:	PBC	_Custom_GTIReset:	DEV			
	Access:	R/W									
Format:	PBC										
_Custom_GTIReset:	DEV										
15:0	<b>Threshold Value</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <table border="1"> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">Threshold value for the compare logic within the start trigger logic for B7-B4 counters.</td> </tr> </table>	Access:	R/W	Format:	U16	_Custom_GTIReset:	DEV	Programming Notes		Threshold value for the compare logic within the start trigger logic for B7-B4 counters.	
Access:	R/W										
Format:	U16										
_Custom_GTIReset:	DEV										
Programming Notes											
Threshold value for the compare logic within the start trigger logic for B7-B4 counters.											



## OAM Observation Architecture Start Trigger Counter

<b>OAM_OASTARTTRIG_COUNTER - OAM Observation Architecture Start Trigger Counter</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	131ACh-131AFh			
Name:	Start Trigger Counter			
ShortName:	START_TRIGGER_COUNTER_MEDIA_SLICE_0_OA			
Address:	133ACh-133AFh			
Name:	Start Trigger Counter			
ShortName:	START_TRIGGER_COUNTER_MEDIA_SLICE_1_OA			
Address:	135ACh-135AFh			
Name:	Start Trigger Counter			
ShortName:	START_TRIGGER_COUNTER_MEDIA_SLICE_2_OA			
Address:	137ACh-137AFh			
Name:	Start Trigger Counter			
ShortName:	START_TRIGGER_COUNTER_MEDIA_SLICE_3_OA			
This register provides status of start trigger threshold count 1 and 2. This register is for HW internal purpose.				
DWord	Bit	Description		
0	31:16	<b>Start Trig Threshold Count 1 Status</b>		
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table>	Access:	R/W
Access:	R/W			
_Custom_GTIReset:	DEV			
<b>Programming Notes</b>				
This field is for HW internal use to context save/restore start trigger threshold count 1. It always indicates current value of HW's internal start trigger count. SW should not program these bits.				
	15:0	<b>Start Trig Threshold count 2 status</b>		
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table>	Access:	R/W
Access:	R/W			
_Custom_GTIReset:	DEV			
<b>Programming Notes</b>				
: This field is for HW internal use to context save/restore start trigger threshold count 2. It always indicates current value of HW's internal start trigger count. SW should not program these bits.				



## OAM Observation Architecture Status Register

<b>OAM_OASTATUS - OAM Observation Architecture Status Register</b>										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	1319Ch-1319Fh									
Name:	OAM Status									
ShortName:	OAM_STATUS_MEDIA_SLICE_0_OA									
Address:	1339Ch-1339Fh									
Name:	OAM Status									
ShortName:	OAM_STATUS_MEDIA_SLICE_1_OA									
Address:	1359Ch-1359Fh									
Name:	OAM Status									
ShortName:	OAM_STATUS_MEDIA_SLICE_2_OA									
Address:	1379Ch-1379Fh									
Name:	OAM Status									
ShortName:	OAM_STATUS_MEDIA_SLICE_3_OA									
<p>This register provides status of report buffer and overflow conditions as well as status of some flags which hardware needs for internal purpose. Software should not program these status bits. Status bits are active high flags (0=false, 1=true)</p>										
DWord	Bit	Description								
0	31:22	<b>Reserved</b>								
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table>	Access:	R/W	Format:	PBC	_Custom_GTIRreset:	DEV		
Access:	R/W									
Format:	PBC									
_Custom_GTIRreset:	DEV									
	21	<b>Start Trigger Flag 1</b>								
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> </tr> <tr> <td>1</td> <td></td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This bit is for HW internal use to context save /restore Start Trigger 1 occurrence On RC6 entry. Software should not program this bit.</p>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	0	[Default]
Access:	R/W									
_Custom_GTIRreset:	DEV									
Value	Name									
0	[Default]									
1										

## OAM\_OASTATUS - OAM Observation Architecture Status Register

	20	<b>Start Trigger Flag 2</b>	
		Access:	R/W
		_Custom_GTIRreset:	DEV
		<b>Value</b>	<b>Name</b>
		0	<b>[Default]</b>
		1	
		<b>Programming Notes</b>	
		This bit is for HW internal use to context save /restore Start Trigger 2 occurrence On RC6 entry. Software should not program this bit.	
			19
Access:	R/W		
_Custom_GTIRreset:	DEV		
<b>Value</b>	<b>Name</b>		
0	<b>[Default]</b>		
1			
<b>Programming Notes</b>			
This bit is for HW internal use to context save /restore Report Trigger 1 occurrence On RC6 entry. Software should not program this bit.			
	18		
		Access:	R/W
		_Custom_GTIRreset:	DEV
		<b>Value</b>	<b>Name</b>
		0	<b>[Default]</b>
		1	
		<b>Programming Notes</b>	
		This bit is for HW internal use to context save /restore Report Trigger 2 occurrence On RC6 entry. Software should not program this bit.	

## OAM\_OASTATUS - OAM Observation Architecture Status Register

	17	<b>Tail Pointer Wrap Flag</b>	
		Access:	R/W
		Format:	U1
		_Custom_GTIReset:	DEV
		<b>Value</b>	<b>Name</b>
		0	
		1	<b>[Default]</b>
		<b>Programming Notes</b>	
		This bit is for HW internal use to context save /restore Tail Pointer Wrap Flag. SW should not program this bit. This bit gets programmed only when Tail Pointer Wrap Mask bit is set.	
	16	<b>Head Pointer Wrap Flag</b>	
		Access:	R/W
		Format:	U1
		_Custom_GTIReset:	DEV
		<b>Value</b>	<b>Name</b>
	0		
	1	<b>[Default]</b>	
	<b>Programming Notes</b>		
	This bit is for HW internal use to context save /restore Head Pointer Wrap Flag. SW should not program this bit. This bit gets programmed only when Head Pointer Wrap Mask bit is set.		
15:7	<b>Reserved</b>		
	Access:	R/W	
	Format:	PBC	
	_Custom_GTIReset:	DEV	
6	<b>MMIO Trigger Queue Full</b>		
	Access:	R/W	
	Format:	U1	
	_Custom_GTIReset:	DEV	
	This bit is set if MMIO Trigger FIFO in HW becomes full. This bit can be reset by SW by either soft reset or writing a 0 to it.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	<b>[Default]</b>	MMIO Trigger Queue is not full
	1h		MMIO Trigger Queue is full
5	<b>Reserved</b>		

## OAM\_OASTATUS - OAM Observation Architecture Status Register

	Access:	R/W
	Format:	PBC
	_Custom_GTIRreset:	DEV
4	<b>Accumulator Overflow</b>	
	Access:	R/W
	_Custom_GTIRreset:	DEV
	This field indicates that the one or more event accumulator inside the slice-OAunit has overflowed. Once set, this bit will remain set, until SW resets it by either soft reset or writing a 0 to it.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0	[Default]      No overflow has occurred.
	1	Overflow has occurred.
3	<b>Overrun Status</b>	
	Access:	R/W
	_Custom_GTIRreset:	DEV
	This field indicates the status of overrun. This bit is read only and writing to this bit will have no effect. This bit will reflect the status of overrun irrespective of Overrun Mode enabled or disabled.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0	[Default]      No overrun has occurred
	1	Overrun has occurred
2	<b>Counter Overflow</b>	
	Access:	R/W
	_Custom_GTIRreset:	DEV
	This bit is set if any of the counters overflows. This bit can be reset by SW by either soft reset or writing a 0 to it.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0	[Default]      Counter Overflow Not Occurred
	1	Counter Overflow Occurred
1	<b>Buffer Overflow</b>	
	Access:	R/W
	_Custom_GTIRreset:	DEV
	This bit is set when the Tail-pointer - Head pointer > max internal trigger buffer size	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	[Default]      Buffer Overflow Not Occurred
	1	Buffer Overflow Occurred

## OAM\_OASTATUS - OAM Observation Architecture Status Register

0	<b>Report Lost Error</b>		
	Access:	R/W	
	Format:	Enable	
	_Custom_GTIReset:	DEV	
	<p>This bit is set if the Report Trigger due to "Internal Report Trigger-1", "Internal Report Trigger-2" or "Timer Triggered" or "MMIO Trigger" to write out the counter values is dropped, while there is an ongoing report in progress. The report request is ignored and the counter continue to count. This bit will be set along with this MMIO Trigger Queue Full, in case of dropped request for MMIO trigger.</p>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0	<b>[Default]</b>	Report Lost Error Not Occurred
1		Report Lost Error Occurred	
<b>Programming Notes</b>			
This bit can be reset by SW by either soft reset or writing a 0 to it.			



## OAM Observation Architecture Tail Pointer

<b>OAM_OATAILPTR - OAM Observation Architecture Tail Pointer</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	131A4h-131A7h							
Name:	OAM Tail Pointer							
ShortName:	OAM_TAIL_POINTER_MEDIA_SLICE_0_OA							
Address:	133A4h-133A7h							
Name:	OAM Tail Pointer							
ShortName:	OAM_TAIL_POINTER_MEDIA_SLICE_1_OA							
Address:	135A4h-135A7h							
Name:	OAM Tail Pointer							
ShortName:	OAM_TAIL_POINTER_MEDIA_SLICE_2_OA							
Address:	137A4h-137A7h							
Name:	OAM Tail Pointer							
ShortName:	OAM_TAIL_POINTER_MEDIA_SLICE_3_OA							
This register allows software to program tail pointer and also indicates current tail pointer value.								
DWord	Bit	Description						
0	31:6	<p><b>Tail Pointer</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>Virtual address of the internal trigger based buffer that is updated for every 64B cacheline write to memory when reporting via internal report trigger. This pointer will not be updated for MI_REPORT_PERF_COUNT command based writes.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> </table> <p>Before enabling internally triggered performance counter reporting, SW must ensure that this address matches the Report Buffer Offset programmed in OABUFFER register (i.e. tail pointer must start at the beginning of the report buffer). SW must ensure that Tail pointer and the Head Pointer match before enabling internally triggered performance counter reporting.</p>	Access:	R/W	_Custom_GTIReset:	DEV	Programming Notes	
Access:	R/W							
_Custom_GTIReset:	DEV							
Programming Notes								
	5:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">PBC</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table>	Access:	R/W	Format:	PBC	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	PBC							
_Custom_GTIReset:	DEV							

## OAM Slice Customizable Event Creation 0-0

OAM_SCEC00 - OAM Slice Customizable Event Creation 0-0			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	13040h-13043h		
Name:	Customizable Event Creation 0-0		
ShortName:	CEC_00_MEDIA_SLICE_0_OA		
Address:	13240h-13243h		
Name:	Customizable Event Creation 0-0		
ShortName:	CEC_00_MEDIA_SLICE_1_OA		
Address:	13440h-13443h		
Name:	Customizable Event Creation 0-0		
ShortName:	CEC_00_MEDIA_SLICE_2_OA		
Address:	13640h-13643h		
Name:	Customizable Event Creation 0-0		
ShortName:	CEC_00_MEDIA_SLICE_3_OA		
This register is used to define the slice custom counter event 0, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.			
DWord	Bit	Description	
0	31:21	<b>Negate</b>	
		Access:	R/W
		Format:	U11
		_Custom_GTIReset:	DEV
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.	
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0b	Pass-through	Input bit is passed through to comparator as is	
1b	Negated	Input bit is negated before passing to comparator	

## OAM\_SCEC00 - OAM Slice Customizable Event Creation 0-0

20:19	<b>Source Select</b>		
	Access:	R/W	
	Format:	U2	
	_Custom_GTIRreset:	DEV	
	Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block
	11b	Reserved	
18:3	<b>Compare Value</b>		
	Access:	R/W	
	Format:	U16	
	_Custom_GTIRreset:	DEV	
	The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.		
2:0	<b>Compare Function</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIRreset:	DEV	
	This field selects the function used by the CEC0 comparator when comparing the compare value to the value active on the CEC0 conditioned input bus (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
	100b	Less Than	Compare and assert output if less than
	101b	Not Equal	Compare and assert output if not equal
	110b	Less Than or Equal	Compare and assert output if less than or equal
	111b	Reserved	



## OAM Slice Customizable Event Creation 1-0

OAM_SCEC10 - OAM Slice Customizable Event Creation 1-0			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	13048h-1304Bh		
Name:	Customizable Event Creation 1-0		
ShortName:	CEC_10_MEDIA_SLICE_0_OA		
Address:	13248h-1324Bh		
Name:	Customizable Event Creation 1-0		
ShortName:	CEC_10_MEDIA_SLICE_1_OA		
Address:	13448h-1344Bh		
Name:	Customizable Event Creation 1-0		
ShortName:	CEC_10_MEDIA_SLICE_2_OA		
Address:	13648h-1364Bh		
Name:	Customizable Event Creation 1-0		
ShortName:	CEC_10_MEDIA_SLICE_3_OA		
This register is used to define slice custom counter event 1, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.			
DWord	Bit	Description	
0	31:21	<b>Negate</b>	
		Access:	R/W
		Format:	U11
		_Custom_GTIReset:	DEV
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.	
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0b	Pass-through	Input bit is passed through to comparator as is	
1b	Negated	Input bit is negated before passing to comparator	

## OAM\_SCEC10 - OAM Slice Customizable Event Creation 1-0

20:19	<b>Source Select</b>		
	Access:	R/W	
	Format:	U2	
	_Custom_GTIRreset:	DEV	
	Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block
	11b	Reserved	
18:3	<b>Compare Value</b>		
	Access:	R/W	
	Format:	U16	
	_Custom_GTIRreset:	DEV	
	The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.		
2:0	<b>Compare Function</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIRreset:	DEV	
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
	100b	Less Than	Compare and assert output if less than
	101b	Not Equal	Compare and assert output if not equal
	110b	Less Than or Equal	Compare and assert output if less than or equal
	111b	Reserved	

## OAM Slice Customizable Event Creation 1-1

OAM_SCEC11 - OAM Slice Customizable Event Creation 1-1					
Register Space:	MMIO: 0/2/0				
Access:	R/W				
Size (in bits):	32				
Address:	1304Ch-1304Fh				
Name:	Customizable Event Creation 1-1				
ShortName:	CEC_11_MEDIA_SLICE_0_OA				
Address:	1324Ch-1324Fh				
Name:	Customizable Event Creation 1-1				
ShortName:	CEC_11_MEDIA_SLICE_1_OA				
Address:	1344Ch-1344Fh				
Name:	Customizable Event Creation 1-1				
ShortName:	CEC_11_MEDIA_SLICE_2_OA				
Address:	1364Ch-1364Fh				
Name:	Customizable Event Creation 1-1				
ShortName:	CEC_11_MEDIA_SLICE_3_OA				
This register configures the input conditioning portion of slice CEC (custom event creation) block 1, bit definitions in this register refer to the CEC block diagram.					
DWord	Bit	Description			
0	31:16	<b>Considerations</b>			
		Access:	R/W		
		_Custom_GTIRreset:	DEV		
		This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.			
		<b>Value</b>	<b>Name</b>	<b>Description</b>	
		0b	Live	Input bit is not delayed by 1 clock before event calculation	
		1b	Delayed	Input bit is delayed by 1 clock before event calculation	
		15:0	15:0	<b>Mask</b>	
				Access:	R/W
				_Custom_GTIRreset:	DEV
This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.					
<b>Value</b>	<b>Name</b>			<b>Description</b>	
0b	Unmasked			Input bit is considered in event calculation	
1b	Masked			Input bit is ignored in event calculation	



## OAM Slice Customizable Event Creation 2-0

OAM_SCEC20 - OAM Slice Customizable Event Creation 2-0			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	13050h-13053h		
Name:	Customizable Event Creation 2-0		
ShortName:	CEC_20_MEDIA_SLICE_0_OA		
Address:	13250h-13253h		
Name:	Customizable Event Creation 2-0		
ShortName:	CEC_20_MEDIA_SLICE_1_OA		
Address:	13450h-13453h		
Name:	Customizable Event Creation 2-0		
ShortName:	CEC_20_MEDIA_SLICE_2_OA		
Address:	13650h-13653h		
Name:	Customizable Event Creation 2-0		
ShortName:	CEC_20_MEDIA_SLICE_3_OA		
This register is used to define custom counter event 2, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.			
DWord	Bit	Description	
0	31:21	<b>Negate</b>	
		Access:	R/W
		Format:	U11
		_Custom_GTIReset:	DEV
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.	
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0b	Pass-through	Input bit is passed through to comparator as is	
1b	Negated	Input bit is negated before passing to comparator	

## OAM\_SCEC20 - OAM Slice Customizable Event Creation 2-0

20:19	<b>Source Select</b>		
	Access:		R/W
	Format:		U2
	_Custom_GTIRreset:		DEV
	Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block
	11b	Reserved	
18:3	<b>Compare Value</b>		
	Access:		R/W
	Format:		U16
	_Custom_GTIRreset:		DEV
	The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.		
2:0	<b>Compare Function</b>		
	Access:		R/W
	Format:		U3
	_Custom_GTIRreset:		DEV
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
	100b	Less Than	Compare and assert output if less than
	101b	Not Equal	Compare and assert output if not equal
	110b	Less Than or Equal	Compare and assert output if less than or equal
	111b	Reserved	



## OAM Slice Customizable Event Creation 2-1

OAM_SCEC21 - OAM Slice Customizable Event Creation 2-1					
Register Space:	MMIO: 0/2/0				
Access:	R/W				
Size (in bits):	32				
Address:	13054h-13057h				
Name:	Customizable Event Creation 2-1				
ShortName:	CEC_21_MEDIA_SLICE_0_OA				
Address:	13254h-13257h				
Name:	Customizable Event Creation 2-1				
ShortName:	CEC_21_MEDIA_SLICE_1_OA				
Address:	13454h-13457h				
Name:	Customizable Event Creation 2-1				
ShortName:	CEC_21_MEDIA_SLICE_2_OA				
Address:	13654h-13657h				
Name:	Customizable Event Creation 2-1				
ShortName:	CEC_21_MEDIA_SLICE_3_OA				
This register configures the input conditioning portion of slice CEC (custom event creation) block 2, bit definitions in this register refer to the CEC block diagram.					
DWord	Bit	Description			
0	31:16	<b>Considerations</b>			
		Access:	R/W		
		_Custom_GTIReset:	DEV		
		This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.			
		<b>Value</b>	<b>Name</b>	<b>Description</b>	
		0b	Live	Input bit is not delayed by 1 clock before event calculation	
		1b	Delayed	Input bit is delayed by 1 clock before event calculation	
		15:0	15:0	<b>Mask</b>	
				Access:	R/W
				_Custom_GTIReset:	DEV
This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.					
<b>Value</b>	<b>Name</b>			<b>Description</b>	
0b	Unmasked			Input bit is considered in event calculation	
1b	Masked			Input bit is ignored in event calculation	

## OAM Slice Customizable Event Creation 3-0

OAM_SCEC30 - OAM Slice Customizable Event Creation 3-0			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	13058h-1305Bh		
Name:	Customizable Event Creation 3-0		
ShortName:	CEC_30_MEDIA_SLICE_0_OA		
Address:	13258h-1325Bh		
Name:	Customizable Event Creation 3-0		
ShortName:	CEC_30_MEDIA_SLICE_1_OA		
Address:	13458h-1345Bh		
Name:	Customizable Event Creation 3-0		
ShortName:	CEC_30_MEDIA_SLICE_2_OA		
Address:	13658h-1365Bh		
Name:	Customizable Event Creation 3-0		
ShortName:	CEC_30_MEDIA_SLICE_3_OA		
This register is used to define slice custom counter event 3, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.			
DWord	Bit	Description	
0	31:21	<b>Negate</b>	
		Access:	R/W
		Format:	U11
		_Custom_GTIReset:	DEV
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.	
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0b	Pass-through	Input bit is passed through to comparator as is	
1b	Negated	Input bit is negated before passing to comparator	

## OAM\_SCEC30 - OAM Slice Customizable Event Creation 3-0

20:19	<b>Source Select</b>		
	Access:	R/W	
	Format:	U2	
	_Custom_GTIRreset:	DEV	
	Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block
	11b	Reserved	
18:3	<b>Compare Value</b>		
	Access:	R/W	
	Format:	U16	
	_Custom_GTIRreset:	DEV	
	The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.		
2:0	<b>Compare Function</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIRreset:	DEV	
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
	100b	Less Than	Compare and assert output if less than
	101b	Not Equal	Compare and assert output if not equal
	110b	Less Than or Equal	Compare and assert output if less than or equal
	111b	Reserved	



## OAM Slice Customizable Event Creation 3-1

OAM_SCEC31 - OAM Slice Customizable Event Creation 3-1															
Register Space:	MMIO: 0/2/0														
Access:	R/W														
Size (in bits):	32														
Address:	1305Ch-1305Fh														
Name:	Customizable Event Creation 3-1														
ShortName:	CEC_31_MEDIA_SLICE_0_OA														
Address:	1325Ch-1325Fh														
Name:	Customizable Event Creation 3-1														
ShortName:	CEC_31_MEDIA_SLICE_1_OA														
Address:	1345Ch-1345Fh														
Name:	Customizable Event Creation 3-1														
ShortName:	CEC_31_MEDIA_SLICE_2_OA														
Address:	1365Ch-1365Fh														
Name:	Customizable Event Creation 3-1														
ShortName:	CEC_31_MEDIA_SLICE_3_OA														
This register configures the input conditioning portion of Slice CEC (custom event creation) block 3, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.															
DWord	Bit	Description													
0	31:16	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed	Input bit is delayed by 1 clock before event calculation
	Access:	R/W													
_Custom_GTIReset:	DEV														
Value	Name	Description													
0b	Live	Input bit is not delayed by 1 clock before event calculation													
1b	Delayed	Input bit is delayed by 1 clock before event calculation													
15:0	<p><b>Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation	
Access:	R/W														
_Custom_GTIReset:	DEV														
Value	Name	Description													
0b	Unmasked	Input bit is considered in event calculation													
1b	Masked	Input bit is ignored in event calculation													



## OAM Slice Customizable Event Creation 4-0

OAM_SCEC40 - OAM Slice Customizable Event Creation 4-0			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	13060h-13063h		
Name:	Customizable Event Creation 4-0		
ShortName:	CEC_40_MEDIA_SLICE_0_OA		
Address:	13260h-13263h		
Name:	Customizable Event Creation 4-0		
ShortName:	CEC_40_MEDIA_SLICE_1_OA		
Address:	13460h-13463h		
Name:	Customizable Event Creation 4-0		
ShortName:	CEC_40_MEDIA_SLICE_2_OA		
Address:	13660h-13663h		
Name:	Customizable Event Creation 4-0		
ShortName:	CEC_40_MEDIA_SLICE_3_OA		
This register is used to define slice custom counter event 4, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.			
DWord	Bit	Description	
0	31:21	<b>Negate</b>	
		Access:	R/W
		Format:	U11
		_Custom_GTIReset:	DEV
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.	
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0b	Pass-through	Input bit is passed through to comparator as is	
1b	Negated	Input bit is negated before passing to comparator	

## OAM\_SCEC40 - OAM Slice Customizable Event Creation 4-0

20:19	<b>Source Select</b>		
	Access:		R/W
	Format:		U2
	_Custom_GTIRreset:		DEV
	Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block
	11b	Reserved	
18:3	<b>Compare Value</b>		
	Access:		R/W
	Format:		U16
	_Custom_GTIRreset:		DEV
	The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.		
2:0	<b>Compare Function</b>		
	Access:		R/W
	Format:		U3
	_Custom_GTIRreset:		DEV
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
	100b	Less Than	Compare and assert output if less than
	101b	Not Equal	Compare and assert output if not equal
	110b	Less Than or Equal	Compare and assert output if less than or equal
	111b	Reserved	



## OAM Slice Customizable Event Creation 5-0

OAM_SCEC50 - OAM Slice Customizable Event Creation 5-0			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	13068h-1306Bh		
Name:	Customizable Event Creation 5-0		
ShortName:	CEC_50_MEDIA_SLICE_0_OA		
Address:	13268h-1326Bh		
Name:	Customizable Event Creation 5-0		
ShortName:	CEC_50_MEDIA_SLICE_1_OA		
Address:	13468h-1346Bh		
Name:	Customizable Event Creation 5-0		
ShortName:	CEC_50_MEDIA_SLICE_2_OA		
Address:	13668h-1366Bh		
Name:	Customizable Event Creation 5-0		
ShortName:	CEC_50_MEDIA_SLICE_3_OA		
This register is used to define slice custom counter event 5, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.			
DWord	Bit	Description	
0	31:21	<b>Negate</b>	
		Access:	R/W
		Format:	U11
		_Custom_GTIReset:	DEV
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.	
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0b	Pass-through	Input bit is passed through to comparator as is	
1b	Negated	Input bit is negated before passing to comparator	

## OAM\_SCEC50 - OAM Slice Customizable Event Creation 5-0

20:19	<b>Source Select</b>		
	Access:		R/W
	Format:		U2
	_Custom_GTIRreset:		DEV
	Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block
	11b	Reserved	
18:3	<b>Compare Value</b>		
	Access:		R/W
	Format:		U16
	_Custom_GTIRreset:		DEV
	The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.		
2:0	<b>Compare Function</b>		
	Access:		R/W
	Format:		U3
	_Custom_GTIRreset:		DEV
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
	100b	Less Than	Compare and assert output if less than
	101b	Not Equal	Compare and assert output if not equal
	110b	Less Than or Equal	Compare and assert output if less than or equal
	111b	Reserved	



## OAM Slice Customizable Event Creation 5-1

OAM_SCEC51 - OAM Slice Customizable Event Creation 5-1													
Register Space:	MMIO: 0/2/0												
Access:	R/W												
Size (in bits):	32												
Address:	1306Ch-1306Fh												
Name:	Customizable Event Creation 5-1												
ShortName:	CEC_51_MEDIA_SLICE_0_OA												
Address:	1326Ch-1326Fh												
Name:	Customizable Event Creation 5-1												
ShortName:	CEC_51_MEDIA_SLICE_1_OA												
Address:	1346Ch-1346Fh												
Name:	Customizable Event Creation 5-1												
ShortName:	CEC_51_MEDIA_SLICE_2_OA												
This register configures the input conditioning portion of CEC (custom event creation) block 5, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.													
DWord	Bit	Description											
0	31:16	<b>Considerations</b>											
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b
Access:	R/W												
_Custom_GTIReset:	DEV												
Value	Name	Description											
0b	Live	Input bit is not delayed by 1 clock before event calculation											
1b	Delayed	Input bit is delayed by 1 clock before event calculation											
	15:0	<b>Mask</b>											
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b
Access:	R/W												
_Custom_GTIReset:	DEV												
Value	Name	Description											
0b	Unmasked	Input bit is considered in event calculation											
1b	Masked	Input bit is ignored in event calculation											

## OAM Slice Customizable Event Creation 6-0

OAM_SCEC60 - OAM Slice Customizable Event Creation 6-0			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	13070h-13073h		
Name:	Customizable Event Creation 6-0		
ShortName:	CEC_60_MEDIA_SLICE_0_OA		
Address:	13270h-13273h		
Name:	Customizable Event Creation 6-0		
ShortName:	CEC_60_MEDIA_SLICE_1_OA		
Address:	13470h-13473h		
Name:	Customizable Event Creation 6-0		
ShortName:	CEC_60_MEDIA_SLICE_2_OA		
Address:	13670h-13673h		
Name:	Customizable Event Creation 6-0		
ShortName:	CEC_60_MEDIA_SLICE_3_OA		
This register is used to define slice custom counter event 6, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.			
DWord	Bit	Description	
0	31:21	<b>Negate</b>	
		Access:	R/W
		Format:	U11
		_Custom_GTIReset:	DEV
		The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.	
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0b	Pass-through	Input bit is passed through to comparator as is	
1b	Negated	Input bit is negated before passing to comparator	

## OAM\_SCEC60 - OAM Slice Customizable Event Creation 6-0

20:19	<b>Source Select</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U2</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>Prev Event</td> <td>Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>		Access:	R/W	Format:	U2	_Custom_GTIRreset:	DEV	Value	Name	Description	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block	11b	Reserved																			
Access:	R/W																																		
Format:	U2																																		
_Custom_GTIRreset:	DEV																																		
Value	Name	Description																																	
01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block																																	
11b	Reserved																																		
18:3	<b>Compare Value</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.</p>		Access:	R/W	Format:	U16	_Custom_GTIRreset:	DEV																											
Access:	R/W																																		
Format:	U16																																		
_Custom_GTIRreset:	DEV																																		
2:0	<b>Compare Function</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U3</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>Any Are Equal</td> <td>Compare and assert output if any are equal (Can be used as OR function)</td> </tr> <tr> <td>001b</td> <td>Greater Than</td> <td>Compare and assert output if greater than</td> </tr> <tr> <td>010b</td> <td>Equal</td> <td>Compare and assert output if equal to (Can also be used as AND function)</td> </tr> <tr> <td>011b</td> <td>Greater Than or Equal</td> <td>Compare and assert output if greater than or equal</td> </tr> <tr> <td>100b</td> <td>Less Than</td> <td>Compare and assert output if less than</td> </tr> <tr> <td>101b</td> <td>Not Equal</td> <td>Compare and assert output if not equal</td> </tr> <tr> <td>110b</td> <td>Less Than or Equal</td> <td>Compare and assert output if less than or equal</td> </tr> <tr> <td>111b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>		Access:	R/W	Format:	U3	_Custom_GTIRreset:	DEV	Value	Name	Description	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)	001b	Greater Than	Compare and assert output if greater than	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)	011b	Greater Than or Equal	Compare and assert output if greater than or equal	100b	Less Than	Compare and assert output if less than	101b	Not Equal	Compare and assert output if not equal	110b	Less Than or Equal	Compare and assert output if less than or equal	111b	Reserved	
Access:	R/W																																		
Format:	U3																																		
_Custom_GTIRreset:	DEV																																		
Value	Name	Description																																	
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)																																	
001b	Greater Than	Compare and assert output if greater than																																	
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)																																	
011b	Greater Than or Equal	Compare and assert output if greater than or equal																																	
100b	Less Than	Compare and assert output if less than																																	
101b	Not Equal	Compare and assert output if not equal																																	
110b	Less Than or Equal	Compare and assert output if less than or equal																																	
111b	Reserved																																		



## OAM Slice Customizable Event Creation 6-1

OAM_SCEC61 - OAM Slice Customizable Event Creation 6-1															
Register Space:	MMIO: 0/2/0														
Access:	R/W														
Size (in bits):	32														
Address:	13074h-13077h														
Name:	Customizable Event Creation 6-1														
ShortName:	CEC_61_MEDIA_SLICE_0_OA														
Address:	13274h-13277h														
Name:	Customizable Event Creation 6-1														
ShortName:	CEC_61_MEDIA_SLICE_1_OA														
Address:	13474h-13477h														
Name:	Customizable Event Creation 6-1														
ShortName:	CEC_61_MEDIA_SLICE_2_OA														
Address:	13674h-13677h														
Name:	Customizable Event Creation 6-1														
ShortName:	CEC_61_MEDIA_SLICE_3_OA														
This register configures the input conditioning portion of slice CEC (custom event creation) block 6, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.															
DWord	Bit	Description													
0	31:16	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed	Input bit is delayed by 1 clock before event calculation
	Access:	R/W													
_Custom_GTIReset:	DEV														
Value	Name	Description													
0b	Live	Input bit is not delayed by 1 clock before event calculation													
1b	Delayed	Input bit is delayed by 1 clock before event calculation													
15:0	<p><b>Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation	
Access:	R/W														
_Custom_GTIReset:	DEV														
Value	Name	Description													
0b	Unmasked	Input bit is considered in event calculation													
1b	Masked	Input bit is ignored in event calculation													



## OAM Slice Customizable Event Creation 7-0

OAM_SCEC70 - OAM Slice Customizable Event Creation 7-0																	
Register Space:	MMIO: 0/2/0																
Access:	R/W																
Size (in bits):	32																
Address:	13078h-1307Bh																
Name:	Customizable Event Creation 7-0																
ShortName:	CEC_70_MEDIA_SLICE_0_OA																
Address:	13278h-1327Bh																
Name:	Customizable Event Creation 7-0																
ShortName:	CEC_70_MEDIA_SLICE_1_OA																
Address:	13478h-1347Bh																
Name:	Customizable Event Creation 7-0																
ShortName:	CEC_70_MEDIA_SLICE_2_OA																
Address:	13678h-1367Bh																
Name:	Customizable Event Creation 7-0																
ShortName:	CEC_70_MEDIA_SLICE_3_OA																
This register is used to define slice custom counter event 7, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.																	
DWord	Bit	Description															
0	31:21	<p><b>Negate</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U11</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A &amp; (!B   !C)). Note that LSB of this field affects bit 0 of the selected input bus.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pass-through</td> <td>Input bit is passed through to comparator as is</td> </tr> <tr> <td>1b</td> <td>Negated</td> <td>Input bit is negated before passing to comparator</td> </tr> </tbody> </table>	Access:	R/W	Format:	U11	_Custom_GTIReset:	DEV	Value	Name	Description	0b	Pass-through	Input bit is passed through to comparator as is	1b	Negated	Input bit is negated before passing to comparator
Access:	R/W																
Format:	U11																
_Custom_GTIReset:	DEV																
Value	Name	Description															
0b	Pass-through	Input bit is passed through to comparator as is															
1b	Negated	Input bit is negated before passing to comparator															

## OAM\_SCEC70 - OAM Slice Customizable Event Creation 7-0

20:19	<b>Source Select</b>		
	Access:	R/W	
	Format:	U2	
	_Custom_GTIRreset:	DEV	
	Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	01b	Prev Event	Selects the conditioned/flopped input from the previous CEC block as the input bus to this CEC block
	11b	Reserved	
18:3	<b>Compare Value</b>		
	Access:	R/W	
	Format:	U16	
	_Custom_GTIRreset:	DEV	
	The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator(see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.		
2:0	<b>Compare Function</b>		
	Access:	R/W	
	Format:	U3	
	_Custom_GTIRreset:	DEV	
	This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
	001b	Greater Than	Compare and assert output if greater than
	010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
	011b	Greater Than or Equal	Compare and assert output if greater than or equal
	100b	Less Than	Compare and assert output if less than
	101b	Not Equal	Compare and assert output if not equal
	110b	Less Than or Equal	Compare and assert output if less than or equal
	111b	Reserved	



## OAM Slice Customizable Event Creation 7-1

OAM_SCEC71 - OAM Slice Customizable Event Creation 7-1															
Register Space:	MMIO: 0/2/0														
Access:	R/W														
Size (in bits):	32														
Address:	1307Ch-1307Fh														
Name:	Customizable Event Creation 7-1														
ShortName:	CEC_71_MEDIA_SLICE_0_OA														
Address:	1327Ch-1327Fh														
Name:	Customizable Event Creation 7-1														
ShortName:	CEC_71_MEDIA_SLICE_1_OA														
Address:	1347Ch-1347Fh														
Name:	Customizable Event Creation 7-1														
ShortName:	CEC_71_MEDIA_SLICE_2_OA														
Address:	1367Ch-1367Fh														
Name:	Customizable Event Creation 7-1														
ShortName:	CEC_71_MEDIA_SLICE_3_OA														
This register configures the input conditioning portion of slice CEC (custom event creation) block 3, bit definitions in this register refer to the CEC block diagram in the Custom Event Counters section.															
DWord	Bit	Description													
0	31:16	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CEC0-1 register definition for an example use case.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Live</td> <td>Input bit is not delayed by 1 clock before event calculation</td> </tr> <tr> <td>1b</td> <td>Delayed</td> <td>Input bit is delayed by 1 clock before event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	Description	0b	Live	Input bit is not delayed by 1 clock before event calculation	1b	Delayed	Input bit is delayed by 1 clock before event calculation
	Access:	R/W													
_Custom_GTIReset:	DEV														
Value	Name	Description													
0b	Live	Input bit is not delayed by 1 clock before event calculation													
1b	Delayed	Input bit is delayed by 1 clock before event calculation													
15:0	<p><b>Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmasked</td> <td>Input bit is considered in event calculation</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Input bit is ignored in event calculation</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	Description	0b	Unmasked	Input bit is considered in event calculation	1b	Masked	Input bit is ignored in event calculation	
Access:	R/W														
_Custom_GTIReset:	DEV														
Value	Name	Description													
0b	Unmasked	Input bit is considered in event calculation													
1b	Masked	Input bit is ignored in event calculation													

## OA Programmable Event Source Select Register

OAG_OA_PESS - OA Programmable Event Source Select Register				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	02B2Ch			
<p>The OA_PESS register is used by software to control programmable event P15 to P0 source selection generated from 'unslice' or 'aggregated P events generated from slice'. Bit[0] indicates selection for P0, bit[1] for P1 and so on.</p>				
DWord	Bit	Description		
0	31:16	<b>Reserved</b>		
		Default Value:	0000h	
		Access:	R/W	
		Format:	PBC	
			_Custom_GTIRreset:	DEV
	15:0	<b>P event source select</b>		
		Access:		R/W
		_Custom_GTIRreset:		DEV
		Value	Name	Description
		0h	P event generated from unslice <b>[Default]</b>	Bit wise select for P[15:0] events generated from boolean logic present in unslice
1h		P event generated from slice	Bit wise select for P[15:0] events generated from boolean logic present in slice in an aggregated manner	



## OAR Aggregate Perf Counter A0

OAR_OAPERF_A0 - OAR Aggregate Perf Counter A0												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
Address:	02800h											
This register reflects the count value of the OA Performance counter A0. More details about the precise event counted by this register are located <a href="#">here</a> .												
DWord	Bit	Description										
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0x00000000</td> <td><b>[Default]</b></td> </tr> <tr> <td>[0x00000001-0xFFFFFFFF]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	Value	Name	0x00000000	<b>[Default]</b>	[0x00000001-0xFFFFFFFF]	
Access:	R/W											
_Custom_GTIRreset:	DEV											
Value	Name											
0x00000000	<b>[Default]</b>											
[0x00000001-0xFFFFFFFF]												

## OAR Aggregate Perf Counter A0 Upper DWord

<b>OAR_OAPERF_A0_UPPER - OAR Aggregate Perf Counter A0 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02804h							
<p>This register enables the current live value of performance counter A0 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A1

OAR_OAPERF_A1 - OAR Aggregate Perf Counter A1						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02808h					
This register reflects the count value of the OA Performance counter A1. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAR Aggregate Perf Counter A1 Upper DWord

<b>OAR_OAPERF_A1_UPPER - OAR Aggregate Perf Counter A1 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0280Ch							
<p>This register enables the current live value of performance counter A1 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A2

OAR_OAPERF_A2 - OAR Aggregate Perf Counter A2						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02810h					
This register reflects the count value of the OA Performance counter A2. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A2 Upper DWord

<b>OAR_OAPERF_A2_UPPER - OAR Aggregate Perf Counter A2 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02814h							
<p>This register enables the current live value of performance counter A2 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A3

OAR_OAPERF_A3 - OAR Aggregate Perf Counter A3						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02818h					
This register reflects the count value of the OA Performance counter A3. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A3 Upper DWord

<b>OAR_OAPERF_A3_UPPER - OAR Aggregate Perf Counter A3 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0281Ch							
<p>This register enables the current live value of performance counter A3 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A4

OAR_OAPERF_A4 - OAR Aggregate Perf Counter A4						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02820h					
This register reflects the count value of the OA Performance counter A4. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A4 Upper DWord

<b>OAR_OAPERF_A4_UPPER - OAR Aggregate Perf Counter A4 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02824h							
<p>This register enables the current live value of performance counter A4 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A5

OAR_OAPERF_A5 - OAR Aggregate Perf Counter A5						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02828h					
This register reflects the count value of the OA Performance counter A5. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					



## OAR Aggregate Perf Counter A5 Upper DWord

<b>OAR_OAPERF_A5_UPPER - OAR Aggregate Perf Counter A5 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0282Ch							
<p>This register enables the current live value of performance counter A5 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A6

OAR_OAPERF_A6 - OAR Aggregate Perf Counter A6						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02830h					
This register reflects the count value of the OA Performance counter A6. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAR Aggregate Perf Counter A6 Upper DWord

<b>OAR_OAPERF_A6_UPPER - OAR Aggregate Perf Counter A6 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02834h							
<p>This register enables the current live value of performance counter A6 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A7

OAR_OAPERF_A7 - OAR Aggregate Perf Counter A7						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02838h					
This register reflects the count value of the OA Performance counter A7. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A7 Upper DWord

<b>OAR_OAPERF_A7_UPPER - OAR Aggregate Perf Counter A7 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0283Ch							
<p>This register enables the current live value of performance counter A7 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A8

OAR_OAPERF_A8 - OAR Aggregate Perf Counter A8						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02840h					
This register reflects the count value of the OA Performance counter A8. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAR Aggregate Perf Counter A8 Upper DWord

<b>OAR_OAPERF_A8_UPPER - OAR Aggregate Perf Counter A8 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02844h							
<p>This register enables the current live value of performance counter A8 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Aggregate Perf Counter A9

OAR_OAPERF_A9 - OAR Aggregate Perf Counter A9						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02848h					
This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAR Aggregate Perf Counter A9 Upper DWord

<b>OAR_OAPERF_A9_UPPER - OAR Aggregate Perf Counter A9 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0284Ch							
<p>This register enables the current live value of performance counter A9 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A10

OAR_OAPERF_A10 - OAR Aggregate Perf Counter A10						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02850h					
This register reflects the count value of the OA Performance counter A10. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A10 Upper DWord

<b>OAR_OAPERF_A10_UPPER - OAR Aggregate Perf Counter A10 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02854h							
<p>This register enables the current live value of performance counter A10 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A11

OAR_OAPERF_A11 - OAR Aggregate Perf Counter A11						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02858h					
This register reflects the count value of the OA Performance counter A11. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A11 Upper DWord

<b>OAR_OAPERF_A11_UPPER - OAR Aggregate Perf Counter A11 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0285Ch							
<p>This register enables the current live value of performance counter A11 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Aggregate Perf Counter A12

OAR_OAPERF_A12 - OAR Aggregate Perf Counter A12						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02860h					
This register reflects the count value of the OA Performance counter A12. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A12 Upper DWord

<b>OAR_OAPERF_A12_UPPER - OAR Aggregate Perf Counter A12 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02864h							
<p>This register enables the current live value of performance counter A12 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A13

OAR_OAPERF_A13 - OAR Aggregate Perf Counter A13						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02868h					
This register reflects the count value of the OA Performance counter A13. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAR Aggregate Perf Counter A13 Upper DWord

<b>OAR_OAPERF_A13_UPPER - OAR Aggregate Perf Counter A13 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0286Ch							
<p>This register enables the current live value of performance counter A13 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Aggregate Perf Counter A14

OAR_OAPERF_A14 - OAR Aggregate Perf Counter A14						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02870h					
This register reflects the count value of the OA Performance counter A14. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAR Aggregate Perf Counter A14 Upper DWord

<b>OAR_OAPERF_A14_UPPER - OAR Aggregate Perf Counter A14 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02874h							
<p>This register enables the current live value of performance counter A14 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Aggregate Perf Counter A15

OAR_OAPERF_A15 - OAR Aggregate Perf Counter A15						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02878h					
This register reflects the count value of the OA Performance counter A15. DefaultValue="00000000h"						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAR Aggregate Perf Counter A15 Upper DWord

<b>OAR_OAPERF_A15_UPPER - OAR Aggregate Perf Counter A15 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0287Ch							
<p>This register enables the current live value of performance counter A15 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A16

OAR_OAPERF_A16 - OAR Aggregate Perf Counter A16						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02880h					
This register reflects the count value of the OA Performance counter A16. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A16 Upper DWord

<b>OAR_OAPERF_A16_UPPER - OAR Aggregate Perf Counter A16 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02884h							
<p>This register enables the current live value of performance counter A16 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Aggregate Perf Counter A17

OAR_OAPERF_A17 - OAR Aggregate Perf Counter A17						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02888h					
This register reflects the count value of the OA Performance counter A17. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAR Aggregate Perf Counter A17 Upper DWord

<b>OAR_OAPERF_A17_UPPER - OAR Aggregate Perf Counter A17 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0288Ch							
<p>This register enables the current live value of performance counter A17 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Aggregate Perf Counter A18

OAR_OAPERF_A18 - OAR Aggregate Perf Counter A18						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02890h					
This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A18 Upper DWord

<b>OAR_OAPERF_A18_UPPER - OAR Aggregate Perf Counter A18 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02894h							
<p>This register enables the current live value of performance counter A18 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Aggregate Perf Counter A19

OAR_OAPERF_A19 - OAR Aggregate Perf Counter A19						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	02898h					
This register reflects the count value of the OA Performance counter A19. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A19 Upper DWord

<b>OAR_OAPERF_A19_UPPER - OAR Aggregate Perf Counter A19 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0289Ch							
<p>This register enables the current live value of performance counter A19 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A20

OAR_OAPERF_A20 - OAR Aggregate Perf Counter A20						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	028A0h					
This register reflects the count value of the OA Performance counter A20. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAR Aggregate Perf Counter A20 Upper DWord

<b>OAR_OAPERF_A20_UPPER - OAR Aggregate Perf Counter A20 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	028A4h							
<p>This register enables the current live value of performance counter A20 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A21

OAR_OAPERF_A21 - OAR Aggregate Perf Counter A21						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	028A8h					
This register reflects the count value of the OA Performance counter A21. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAR Aggregate Perf Counter A21 Upper DWord

<b>OAR_OAPERF_A21_UPPER - OAR Aggregate Perf Counter A21 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	028ACh							
<p>This register enables the current live value of performance counter A21 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Aggregate Perf Counter A22

OAR_OAPERF_A22 - OAR Aggregate Perf Counter A22						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	028B0h					
This register reflects the count value of the OA Performance counter A22. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A22 Upper DWord

<b>OAR_OAPERF_A22_UPPER - OAR Aggregate Perf Counter A22 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	028B4h							
<p>This register enables the current live value of performance counter A22 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A23

OAR_OAPERF_A23 - OAR Aggregate Perf Counter A23						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	028B8h					
This register reflects the count value of the OA Performance counter A23. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A23 Upper DWord

<b>OAR_OAPERF_A23_UPPER - OAR Aggregate Perf Counter A23 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	028BCh							
<p>This register enables the current live value of performance counter A23 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Aggregate Perf Counter A24

OAR_OAPERF_A24 - OAR Aggregate Perf Counter A24						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	028C0h					
This register reflects the count value of the OA Performance counter A24. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A24 Upper DWord

<b>OAR_OAPERF_A24_UPPER - OAR Aggregate Perf Counter A24 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	028C4h							
<p>This register enables the current live value of performance counter A24 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Aggregate Perf Counter A25

OAR_OAPERF_A25 - OAR Aggregate Perf Counter A25						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	028C8h					
This register reflects the count value of the OA Performance counter A25. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAR Aggregate Perf Counter A25 Upper DWord

<b>OAR_OAPERF_A25_UPPER - OAR Aggregate Perf Counter A25 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	028CCh							
<p>This register enables the current live value of performance counter A25 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A26

OAR_OAPERF_A26 - OAR Aggregate Perf Counter A26						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	028D0h					
This register reflects the count value of the OA Performance counter A26. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A26 Upper DWord

<b>OAR_OAPERF_A26_UPPER - OAR Aggregate Perf Counter A26 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	028D4h							
<p>This register enables the current live value of performance counter A26 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Aggregate Perf Counter A27

OAR_OAPERF_A27 - OAR Aggregate Perf Counter A27						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	028D8h					
This register reflects the count value of the OA Performance counter A27. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIReset:	DEV
Access:	R/W					
_Custom_GTIReset:	DEV					

## OAR Aggregate Perf Counter A27 Upper DWord

<b>OAR_OAPERF_A27_UPPER - OAR Aggregate Perf Counter A27 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	028DCh							
<p>This register enables the current live value of performance counter A27 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A28

OAR_OAPERF_A28 - OAR Aggregate Perf Counter A28						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	028E0h					
This register reflects the count value of the OA Performance counter A28. Default Value="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A28 Upper DWord

<b>OAR_OAPERF_A28_UPPER - OAR Aggregate Perf Counter A28 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	028E4h							
<p>This register enables the current live value of performance counter A28 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A29

OAR_OAPERF_A29 - OAR Aggregate Perf Counter A29						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	028E8h					
This register reflects the count value of the OA Performance counter A29. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					



## OAR Aggregate Perf Counter A29 Upper DWord

<b>OAR_OAPERF_A29_UPPER - OAR Aggregate Perf Counter A29 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	028ECh							
<p>This register enables the current live value of performance counter A29 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A30

OAR_OAPERF_A30 - OAR Aggregate Perf Counter A30						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	028F0h					
This register reflects the count value of the OA Performance counter A30. DefaultValue="00000000h".						
DWord	Bit	Description				
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	_Custom_GTIRreset:	DEV
Access:	R/W					
_Custom_GTIRreset:	DEV					

## OAR Aggregate Perf Counter A30 Upper DWord

<b>OAR_OAPERF_A30_UPPER - OAR Aggregate Perf Counter A30 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	028F4h							
<p>This register enables the current live value of performance counter A30 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OAR Aggregate Perf Counter A31

OAR_OAPERF_A31 - OAR Aggregate Perf Counter A31								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	028F8h							
This register reflects the count value of the OA Performance counter A31								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAR Aggregate Perf Counter A31 Upper DWord

<b>OAR_OAPERF_A31_UPPER - OAR Aggregate Perf Counter A31 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	028FCh							
<p>This register enables the current live value of performance counter A31 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Aggregate Perf Counter A32

OAR_OAPERF_A32 - OAR Aggregate Perf Counter A32								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02900h							
This register reflects the count value of the OA Performance counter A32.								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAR Aggregate Perf Counter A32 Upper DWord

<b>OAR_OAPERF_A32_UPPER - OAR Aggregate Perf Counter A32 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02904h							
<p>This register enables the current live value of performance counter A32 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## OARAggregatePerfCounterA33

OAR_OAPERF_A33 - OARAggregatePerfCounterA33								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02908h							
This register reflects the count value of the OA Performance counter A33								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OARAggregatePerfCounterA33UpperDWord

<b>OAR_OAPERF_A33_UPPER - OARAggregatePerfCounterA33UpperDWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0290Ch							
<p>This register enables the current live value of performance counter A33 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OARAggregatePerfCounterA34

OAR_OAPERF_A34 - OARAggregatePerfCounterA34								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	029B0h							
This register reflects the count value of the OA Performance Aggregating counter A34								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OARAggregatePerfCounterA34UpperDWord

<b>OAR_OAPERF_A34_UPPER - OARAggregatePerfCounterA34UpperDWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	029B4h							
<p>This register enables the current live value of performance counter A34 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this upper register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OARAggregatePerfCounterA35UpperDWord

<b>OAR_OAPERF_A35_UPPER - OARAggregatePerfCounterA35UpperDWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	029BCh							
This register enables the current live value of performance counter A35 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this upper register.								
DWord	Bit	Description						
0	31:0	<b>Upper Value</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAR Boolean\_Counter\_B0

OAR_OAPERF_B0 - OAR Boolean_Counter_B0								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02920h							
<p>This register enables the current live value of performance counter B0 to be read. Since what conditions cause B0 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Boolean\_Counter\_B1

OAR_OAPERF_B1 - OAR Boolean_Counter_B1								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02924h							
This register enables the current live value of performance counter B1 to be read. Since what conditions cause B1 to increment are defined by the programming of CEC1-0/CEC1-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAR Boolean\_Counter\_B2

OAR_OAPERF_B2 - OAR Boolean_Counter_B2								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02928h							
<p>This register enables the current live value of performance counter B2 to be read. Since what conditions cause B2 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Boolean\_Counter\_B3

OAR_OAPERF_B3 - OAR Boolean_Counter_B3								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0292Ch							
This register enables the current live value of performance counter B3 to be read. Since what conditions cause B3 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Boolean\_Counter\_B4

OAR_OAPERF_B4 - OAR Boolean_Counter_B4								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02930h							
<p>This register enables the current live value of performance counter B4 to be read. Since what conditions cause B4 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Boolean\_Counter\_B5

OAR_OAPERF_B5 - OAR Boolean_Counter_B5								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02934h							
This register enables the current live value of performance counter B5 to be read. Since what conditions cause B5 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAR Boolean\_Counter\_B6

OAR_OAPERF_B6 - OAR Boolean_Counter_B6								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	02938h							
<p>This register enables the current live value of performance counter B6 to be read. Since what conditions cause B6 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR Boolean\_Counter\_B7

OAR_OAPERF_B7 - OAR Boolean_Counter_B7								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0293Ch							
This register enables the current live value of performance counter B7 to be read. Since what conditions cause B7 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAR GPU Ticks Counter

OAR_GPU_TICKS - OAR GPU Ticks Counter								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	029C0h							
Reading this register returns the live value of the GPU ticks counter that is sampled and included in the performance counter report header. It increments every GFX clock and hence the number of increments per second changes with GFX frequency.								
DWord	Bit	Description						
0	31:0	<p><b>Considerations</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 31:0 of the GPU tick counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## OAR GPU Ticks Counter Upper DWord

<b>OAR_GPU_TICKS_UPPER - OAR GPU Ticks Counter Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	029C4h							
Reading this register returns the live value of the Upper DWord of GPU ticks counter that is sampled and included in the performance counter report header. It increments every GFX clock and hence the number of increments per second changes with GFX frequency.								
DWord	Bit	Description						
0	31:0	<b>Upper Value</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 63:32 of the GPU tick counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## OAR Observation Architecture Control

OAR_OACONTROL - OAR Observation Architecture Control			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	02960h		
Name:	OAR Observation Architecture Control		
ShortName:	OAR_OACONTROL		
This register controls OAR functionality, report format, and context filtering. If OAR is enabled then it should be enabled in CS as well			
DWord	Bit	Description	
0	31:4	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
		_Custom_GTIReset:	DEV
	3:1	<b>Counter Select</b>	
		Access:	R/W
		_Custom_GTIReset:	DEV
	This field selects which performance counter report format to use, please refer to Performance Counter Report Formats section for more details on the structure of the format.		
	0	<b>Performance Counter Enable</b>	
		Access:	R/W
Format:		Enable	
_Custom_GTIReset:		DEV	
Global performance counter enable. If clear, no counting will occur. MI_REPORT_PERF_COUNT is undefined when clear.			
<p style="text-align: center;"><b>Programming Notes</b></p> "OAR Context Enable" mode bit in RenderEngine CTX_SR_CTL register must be set when "Programmer Counter Enable" is set. OAC and OAR concurrent enabling is not supported (OAG is recommended instead).			



## OAR Observation Architecture Status Register

<b>OAR_OASTATUS - OAR Observation Architecture Status Register</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	02968h			
Name:	OAR Observation Architecture Status Register			
ShortName:	OAR_OASTATUS			
<p>This register provides status of report buffer and overflow conditions as well as status of some flags which hardware needs for internal purpose. Software should not program these status bits. Status bits are active high flags (0=false, 1=true)</p>				
DWord	Bit	Description		
0	31:22	<b>Reserved</b>		
		Access:	R/W	
		Format:	PBC	
		_Custom_GTIReset:	DEV	
	21	<b>Start Trigger Flag 1</b>	Access:	R/W
			_Custom_GTIReset:	DEV
20	<b>Start Trigger Flag 2</b>	Access:	R/W	
		_Custom_GTIReset:	DEV	



## OAR\_OASTATUS - OAR Observation Architecture Status Register

	19	<b>Report Trigger Flag 1</b>						
		Access:	R/W					
		_Custom_GTIReset:	DEV					
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> </tr> <tr> <td>1</td> <td></td> </tr> </tbody> </table>		Value	Name	0	[Default]	1	
	Value	Name						
	0	[Default]						
	1							
	<table border="1"> <thead> <tr> <th colspan="2">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">This bit is for HW internal use to context save /restore Report Trigger 1 occurrence On RC6 entry. Software should not program this bit.</td> </tr> </tbody> </table>		Programming Notes		This bit is for HW internal use to context save /restore Report Trigger 1 occurrence On RC6 entry. Software should not program this bit.			
	Programming Notes							
This bit is for HW internal use to context save /restore Report Trigger 1 occurrence On RC6 entry. Software should not program this bit.								
18	<b>Report Trigger Flag 2</b>							
	Access:	R/W						
	_Custom_GTIReset:	DEV						
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> </tr> <tr> <td>1</td> <td></td> </tr> </tbody> </table>		Value	Name	0	[Default]	1		
Value	Name							
0	[Default]							
1								
<table border="1"> <thead> <tr> <th colspan="2">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">This bit is for HW internal use to context save /restore Report Trigger 2 occurrence On RC6 entry. Software should not program this bit.</td> </tr> </tbody> </table>		Programming Notes		This bit is for HW internal use to context save /restore Report Trigger 2 occurrence On RC6 entry. Software should not program this bit.				
Programming Notes								
This bit is for HW internal use to context save /restore Report Trigger 2 occurrence On RC6 entry. Software should not program this bit.								
17:6	<b>Reserved</b>							
	Access:	R/W						
	Format:	PBC						
	_Custom_GTIReset:	DEV						
5:2	<b>Reserved</b>							
	Access:	R/W						
	Format:	PBC						
	_Custom_GTIReset:	DEV						

## OAR\_OASTATUS - OAR Observation Architecture Status Register

	1	<b>Accumulator Overflow</b>		
		Access:	R/W	
		_Custom_GTIRreset:	DEV	
		This field indicates that the one or more event accumulator inside the slice-OAunit has overflowed. Once set, this bit will remain set, until SW resets it by either soft reset or writing a 0 to it.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0	<b>[Default]</b>	No overflow has occurred.
		1		Overflow has occurred.
	0	<b>Counter Overflow</b>		
		Access:	R/W	
		_Custom_GTIRreset:	DEV	
This bit is set if any of the counters overflows. This bit can be reset by SW by either soft reset or writing a 0 to it.				
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0	<b>[Default]</b>	Counter Overflow not occurred
	1		Counter Overflow occurred	

## Observation Architecture Control per Context

<b>OACTXCONTROL - Observation Architecture Control per Context</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	02360h-02363h		
Name:	OACTXCONTROL		
ShortName:	OACTXCONTROL_RCSUNIT_BE_COMPUTE		
Address:	1A360h-1A363h		
Name:	OACTXCONTROL		
ShortName:	OACTXCONTROL_CCSUNIT_BE_COMPUTE0		
Address:	1C360h-1C363h		
Name:	OACTXCONTROL		
ShortName:	OACTXCONTROL_CCSUNIT_BE_COMPUTE1		
Address:	1E360h-1E363h		
Name:	OACTXCONTROL		
ShortName:	OACTXCONTROL_CCSUNIT_BE_COMPUTE2		
Address:	26360h-26363h		
Name:	OACTXCONTROL		
ShortName:	OACTXCONTROL_CCSUNIT_BE_COMPUTE3		
This register is implemented in render command streamer and render context save/restored. This register should be initialized by SW appropriately on the very first submission of a context when OA is enabled.			
DWord	Bit	Description	
0	31	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
	_Custom_GTIRreset:		DEV
	30:8	<b>Reserved</b>	
		Access:	R/W
Format:		PBC	
_Custom_GTIRreset:		DEV	

## OACTXCONTROL - Observation Architecture Control per Context

7:2	<b>Timer Period</b>										
	Access:	R/W									
	_Custom_GTIRreset:	DEV									
<p>Specifies the period of the timer strobe as a function of the minimum TIME_STAMP resolution. The period is determined by selecting a specified bit from the TIME_STAMP register as follows: <math>\text{StrobePeriod} = \text{MinimumTimeStampPeriod} * 2^{(\text{TimerPeriod} + 1)}</math> The exponent is defined by this field.</p> <p><b>Note:</b> The TIME_STAMP is not reset at start time so the phase of the strobe is not synchronized with the enable of the OA unit. This could result in approximately a full StrobePeriod elapsing prior to the first trigger. Usage for this mechanism should be time based periodic triggering, typically.</p>											
1	<b>Timer Enable</b>										
	Access:	R/W									
	_Custom_GTIRreset:	DEV									
<p>This field enables the timer logic to output a periodic strobe, as defined by the Timer Period. When disabled the timer output is not asserted. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.</p> <p>When "Specific Context Enable" bit is set to '1' in OACONTROL register, Timer based report trigger function gets enabled only for the selected context. When "Specific Context Enable" bit is set to '0' in OACONTROL register, Timer based report trigger function gets enabled for all contexts.</p>											
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable <b>[Default]</b></td> <td>Counter does not get written out on regular interval</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Counter gets written out on regular intervals, defined by the Timer Period</td> </tr> </tbody> </table>			Value	Name	Description	0h	Disable <b>[Default]</b>	Counter does not get written out on regular interval	1h	Enable	Counter gets written out on regular intervals, defined by the Timer Period
Value	Name	Description									
0h	Disable <b>[Default]</b>	Counter does not get written out on regular interval									
1h	Enable	Counter gets written out on regular intervals, defined by the Timer Period									
0	<b>Counter Stop-Resume Mechanism</b>										
	Access:	R/W									
	_Custom_GTIRreset:	DEV									
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td></td> <td>resume counting for all counters</td> </tr> </tbody> </table>			Value	Name	Description	1h		resume counting for all counters			
Value	Name	Description									
1h		resume counting for all counters									

## Observation Architecture Head Pointer

<b>OAG_OAHEADPTR - Observation Architecture Head Pointer</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB00h							
This register allows SW to program head pointer.								
DWord	Bit	Description						
0	31:6	<b>Head Pointer</b>						
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>Virtual address of the internal trigger based buffer that is updated by software after consuming reports from the report buffer. This pointer must be updated by SW only when using time or event-based report triggering.</p> <table border="1"> <thead> <tr> <th colspan="2"><b>Programming Notes</b></th> </tr> </thead> <tbody> <tr> <td colspan="2">SW must ensure that Head Pointer and the Tail Pointer match before enabling internally triggered performance counter reporting.</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIRreset:	DEV	<b>Programming Notes</b>	
Access:	R/W							
_Custom_GTIRreset:	DEV							
<b>Programming Notes</b>								
SW must ensure that Head Pointer and the Tail Pointer match before enabling internally triggered performance counter reporting.								
5:0	Reserved	Access:						
		Format:						
		_Custom_GTIRreset:						
		Access:						
		R/W						
		PBC						
		DEV						



## OUTPUT\_CSC\_COEFF

<b>OUTPUT_CSC_COEFF</b>		
Register Space:	MMIO: 0/2/0	
Access:	Double Buffered	
Size (in bits):	192	
_Custom_Display_DoubleBufferArmedBy:	Write to CSC_MODE	
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed	
Address:	49050h-49067h	
Name:	Pipe Output CSC Coefficients	
ShortName:	OUTPUT_CSC_COEFF_A	
Reset:	soft	
Address:	49150h-49167h	
Name:	Pipe Output CSC Coefficients	
ShortName:	OUTPUT_CSC_COEFF_B	
Reset:	soft	
Address:	49250h-49267h	
Name:	Pipe Output CSC Coefficients	
ShortName:	OUTPUT_CSC_COEFF_C	
Reset:	soft	
Address:	49350h-49367h	
Name:	Pipe Output CSC Coefficients	
ShortName:	OUTPUT_CSC_COEFF_D	
Reset:	soft	
DWord	Bit	Description
0	31:16	<b>RY</b>
		Access: Double Buffered
	Format: <b>CSC COEFFICIENT FORMAT</b>	
	15:0	<b>GY</b>
Access: Double Buffered		
Format: <b>CSC COEFFICIENT FORMAT</b>		
1	31:16	<b>BY</b>
		Access: Double Buffered
	Format: <b>CSC COEFFICIENT FORMAT</b>	
	15:0	<b>Reserved</b>
Access: RO		
Format: MBZ		

<b>OUTPUT_CSC_COEFF</b>		
2	31:16	<b>RU</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>GU</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
3	31:16	<b>BU</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>Reserved</b> Access: RO Format: MBZ
4	31:16	<b>RV</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>GV</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
5	31:16	<b>BV</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>Reserved</b> Access: RO Format: MBZ



## OUTPUT\_CSC\_POSTOFF

<b>OUTPUT_CSC_POSTOFF</b>				
Register Space:	MMIO: 0/2/0			
Access:	Double Buffered			
Size (in bits):	96			
_Custom_Display_DoubleBufferArmedBy:	Write to CSC_MODE			
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed			
Address:	49074h-4907Fh			
Name:	Pipe Output CSC Post-Offsets			
ShortName:	OUTPUT_CSC_POSTOFF_A			
Reset:	soft			
Address:	49174h-4917Fh			
Name:	Pipe Output CSC Post-Offsets			
ShortName:	OUTPUT_CSC_POSTOFF_B			
Reset:	soft			
Address:	49274h-4927Fh			
Name:	Pipe Output CSC Post-Offsets			
ShortName:	OUTPUT_CSC_POSTOFF_C			
Reset:	soft			
Address:	49374h-4937Fh			
Name:	Pipe Output CSC Post-Offsets			
ShortName:	OUTPUT_CSC_POSTOFF_D			
Reset:	soft			
<p>The post-offset is intended to add an offset from 0 on the Y or RGB channels and to convert UV channels from 2's complement to excess 0.5 as they exit pipe output color space conversion (CSC).</p>				
DWord	Bit	Description		
0	31:13	<b>Reserved</b>		
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
12:0	12:0	<b>PostCSC High Offset</b>		
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the high color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered
Access:	Double Buffered			
1	31:13	<b>Reserved</b>		
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			



<b>OUTPUT_CSC_POSTOFF</b>						
	12:0	<p><b>PostCSC Medium Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the medium color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered		
Access:	Double Buffered					
2	31:13	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
Format:	MBZ					
	12:0	<p><b>PostCSC Low Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the low color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered		
Access:	Double Buffered					



## OUTPUT\_CSC\_PREOFF

<b>OUTPUT_CSC_PREOFF</b>				
Register Space:	MMIO: 0/2/0			
Access:	Double Buffered			
Size (in bits):	96			
_Custom_Display_DoubleBufferArmedBy:	Write to CSC_MODE			
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed			
Address:	49068h-49073h			
Name:	Pipe Output CSC Pre-Offsets			
ShortName:	OUTPUT_CSC_PREOFF_A			
Reset:	soft			
Address:	49168h-49173h			
Name:	Pipe Output CSC Pre-Offsets			
ShortName:	OUTPUT_CSC_PREOFF_B			
Reset:	soft			
Address:	49268h-49273h			
Name:	Pipe Output CSC Pre-Offsets			
ShortName:	OUTPUT_CSC_PREOFF_C			
Reset:	soft			
Address:	49368h-49373h			
Name:	Pipe Output CSC Pre-Offsets			
ShortName:	OUTPUT_CSC_PREOFF_D			
Reset:	soft			
<p>The pre-offset is intended to remove an offset from 0 on the Y or RGB channels and to convert UV channels from excess 0.5 to 2's complement as they enter pipe output color space conversion (CSC).</p>				
DWord	Bit	Description		
0	31:13	<b>Reserved</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
12:0	12:0	<b>PreCSC High Offset</b>		
		<table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the high color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered
Access:	Double Buffered			
1	31:13	<b>Reserved</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			

<b>OUTPUT_CSC_PREOFF</b>						
	12:0	<p><b>PreCSC Medium Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the medium color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered		
Access:	Double Buffered					
2	31:13	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
Format:	MBZ					
	12:0	<p><b>PreCSC Low Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the low color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered		
Access:	Double Buffered					



## Outstanding Page Request Allocation

OPRA_0_2_0_PCI - Outstanding Page Request Allocation		
Register Space:	PCI: 0/2/0	
Size (in bits):	32	
Address:	0030Ch	
DWord	Bit	Description
0	31:0	<b>Outstanding Page Req Alloc</b>
		Default Value: 00000000000000000000000000000000b
		Access: R/W
		_Custom_GTIReset: BUS
		This register contains the number of outstanding page request messages the associated Page Request Interface is allowed to issue.

## Outstanding Page Request Capacity

OPRC_0_2_0_PCI - Outstanding Page Request Capacity										
Register Space:	PCI: 0/2/0									
Size (in bits):	32									
Address:	00308h									
DWord	Bit	Description								
0	31:0	<p><b>Outstanding Page Req Cap</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This register contains the number of outstanding page request messages the associated Page Request Interface physically supports. This is the upper limit on the number of pages that can be usefully allocated to the Page Request Interface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00000000000000000000000000000000b</td> <td>32k <b>[Default]</b></td> </tr> </tbody> </table>	Access:	RO	_Custom_GTIReset:	BUS	Value	Name	00000000000000000000000000000000b	32k <b>[Default]</b>
Access:	RO									
_Custom_GTIReset:	BUS									
Value	Name									
00000000000000000000000000000000b	32k <b>[Default]</b>									



## PAGE\_FAULT\_MODE

PAGE_FAULT_MODE - PAGE_FAULT_MODE				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	0E454h			
Name:	PAGE_FAULT_MODE			
ShortName:	PAGE_FAULT_MODE			
This register is written as part of Context Submission to TDL. The data written is the lower 32 bits of the Context Descriptor Format structure.				
DWord	Bit	Description		
0	31:8	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	7:6	<b>FAULT_MODE</b>		
		Access:	WO	
		<b>Fault Model:</b> Applicable only in advanced context		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		00b	Fault and Hang <b>[Default]</b>	In Legacy Context mode, this is the only valid encoding.
		01b	Fault and Halt	Restriction : Only valid in Advanced Context mode.
		010b	Fault and Stream	Restriction : Only valid in Advanced Context mode.
	Others	Reserved		
	5:0	<b>Reserved</b>		
Access:		RO		
Format:		MBZ		

## Page Directory Pointer Descriptor - PDP0/PML4/PASID

<b>PDP0 - Page Directory Pointer Descriptor - PDP0/PML4/PASID</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
_Custom_GTIReset:	DEV
Address:	02270h-02277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_RCSUNIT_CTX
Address:	22270h-22277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_BCSUNIT_CTX
Address:	1C0270h-1C0277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT0_CTX
Address:	1C4270h-1C4277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT1_CTX
Address:	1C8270h-1C8277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VECSUNIT0_CTX
Address:	1D0270h-1D0277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT2_CTX
Address:	1D4270h-1D4277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT3_CTX
Address:	1D8270h-1D8277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VECSUNIT1_CTX
Address:	1E0270h-1E0277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT4_CTX
Address:	1E4270h-1E4277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT5_CTX

## PDP0 - Page Directory Pointer Descriptor - PDP0/PML4/PASID

Address:	1E8270h-1E8277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VECSUNIT2_CTX
Address:	1F0270h-1F0277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT6_CTX
Address:	1F4270h-1F4277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT7_CTX
Address:	1F8270h-1F8277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VECSUNIT3_CTX
Address:	1A270h-1A277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_CCSUNIT0_CTX
Address:	1C270h-1C277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_CCSUNIT1_CTX
Address:	1E270h-1E277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_CCSUNIT2_CTX
Address:	26270h-26277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_CCSUNIT3_CTX

**PDP0/PML4/PASID:** This register can contain three values which depend on the element descriptor definition.  
**PASID[19:0]:** Populated in the first 20bits of the register and selected when Advanced Context flag is set in the element descriptor in execlist mode of submission. This is not valid in ring buffer mode of scheduling.  
**PML4[38:12]:** Pointer to base address of PML4 and selected when Legacy Context flag is set and 64b address support is selected.  
**PDP0[38:12]:** Pointer to one of the four page directory pointer (lowest) and defines the first 0-1GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported. *Note: This is a guest physical address.*



### Programming Notes

*Execlist Based Scheduling:* SW should update PDP0/12/3 registers in context image with proper values before submitting the context to HW in execlist mode of scheduling. HW restores these registers as part of context restore to set the PPGTT access accordingly. PPGTT is always enabled in advanced context mode of execlist based scheduling and can be disabled only in legacy context mode. Privilege Access Bit in Element Descriptor controls the PPGTT enabling in legacy context mode.

*Ring Buffer Based Scheduling:* A write via MMIO to PDP0\_DESCRIPTOR (lower Dword) triggers the Page Directory Restore in HW when PPGTT is enabled. SW should ensure PDP1/2/3 registers are programmed appropriately prior to programming PDP0. PDP0\_DESCRIPTOR lower dword should be programmed at the end. Per-Process GTT Enable Bit in GFX\_MODE register controls the PPGTT enabling and disabling. Programming Per-Process GTT Enable Bit in GFX\_MODE register doesn't enable/disable the PPGTT translation of memory access immediately; the change comes in to affect only when the Page Directory registers are programmed. Programming Per-Process GTT Enable Bit in GFX\_MODE register bit must be followed by programming Page Directory Registers in order to enable or disable the PPGTT translation of memory access. PDP\*\_DESCRIPTOR registers must always be programmed through MI\_LOAD\_REGISTER\_IMMEDIATE command in ring buffer with PDP0\_DESCRIPTOR lower dword written at the end. PDP0/12/3 registers are context save restored. PDP descriptors are context save restored per render context in RCS and must be programmed following MI\_SET\_CONTEXT command, in case of PDP descriptors programmed without context set (MI\_SET\_CONTEXT) will get lost on C6 entry/exit. PDP descriptors are context save restored in VCS, BCS and VECS engines and must be programmed following setup of CCID register, in case of PDP descriptors programmed without CCID set will get lost on C6 entry/exit. PDP descriptor registers should be programmed after ensuring the pipe is completely flushed and TLB's invalidated.

DWord	Bit	Description		
0	63	<p><b>PD Load Busy</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <p>This read-only field gets set when PDP0 is written to indicating Page Directory Restore activity is in progress and will get reset once the activity is completed.</p>	Access:	RO
Access:	RO			
	62:0	<p><b>PDP0 Descriptor</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W
Access:	R/W			



## Page Directory Pointer Descriptor - PDP1

<b>PDP1 - Page Directory Pointer Descriptor - PDP1</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
_Custom_GTIReset:	DEV
Address:	02278h-0227Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_RCSUNIT_CTX
Address:	22278h-2227Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_BCSUNIT_CTX
Address:	1C0278h-1C027Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VCSUNIT0_CTX
Address:	1C4278h-1C427Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VCSUNIT1_CTX
Address:	1C8278h-1C827Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VECSUNIT0_CTX
Address:	1D0278h-1D027Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VCSUNIT2_CTX
Address:	1D4278h-1D427Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VCSUNIT3_CTX
Address:	1D8278h-1D827Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VECSUNIT1_CTX
Address:	1E0278h-1E027Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VCSUNIT4_CTX
Address:	1E4278h-1E427Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VCSUNIT5_CTX

## PDP1 - Page Directory Pointer Descriptor - PDP1

Address:	1E8278h-1E827Fh		
Name:	Page Directory Pointer Descriptor - PDP1		
ShortName:	PDP1_VECSUNIT2_CTX		
Address:	1F0278h-1F027Fh		
Name:	Page Directory Pointer Descriptor - PDP1		
ShortName:	PDP1_VCSUNIT6_CTX		
Address:	1F4278h-1F427Fh		
Name:	Page Directory Pointer Descriptor - PDP1		
ShortName:	PDP1_VCSUNIT7_CTX		
Address:	1F8278h-1F827Fh		
Name:	Page Directory Pointer Descriptor - PDP1		
ShortName:	PDP1_VECSUNIT3_CTX		
Address:	1A278h-1A27Fh		
Name:	Page Directory Pointer Descriptor - PDP1		
ShortName:	PDP1_CCSUNIT0_CTX		
Address:	1C278h-1C27Fh		
Name:	Page Directory Pointer Descriptor - PDP1		
ShortName:	PDP1_CCSUNIT1_CTX		
Address:	1E278h-1E27Fh		
Name:	Page Directory Pointer Descriptor - PDP1		
ShortName:	PDP1_CCSUNIT2_CTX		
Address:	26278h-2627Fh		
Name:	Page Directory Pointer Descriptor - PDP1		
ShortName:	PDP1_CCSUNIT3_CTX		
<b>PDP1[38:12]:</b> Pointer to one of the four page directory pointer (lowest+1) and defines the first 1-2GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported. <i>Note: This is a guest physical address.</i>			
DWord	Bit	Description	
0	63:0	<b>PDP1 Descriptor</b>	
		Access:	R/W



## Page Directory Pointer Descriptor - PDP2

<b>PDP2 - Page Directory Pointer Descriptor - PDP2</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
_Custom_GTIReset:	DEV
Address:	02280h-02287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_RCSUNIT_CTX
Address:	22280h-22287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_BCSUNIT_CTX
Address:	1C0280h-1C0287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VCSUNIT0_CTX
Address:	1C4280h-1C4287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VCSUNIT1_CTX
Address:	1C8280h-1C8287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VECSUNIT0_CTX
Address:	1D0280h-1D0287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VCSUNIT2_CTX
Address:	1D4280h-1D4287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VCSUNIT3_CTX
Address:	1D8280h-1D8287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VECSUNIT1_CTX
Address:	1E0280h-1E0287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VCSUNIT4_CTX
Address:	1E4280h-1E4287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VCSUNIT5_CTX

## PDP2 - Page Directory Pointer Descriptor - PDP2

Address:	1E8280h-1E8287h				
Name:	Page Directory Pointer Descriptor - PDP2				
ShortName:	PDP2_VECSUNIT2_CTX				
Address:	1F0280h-1F0287h				
Name:	Page Directory Pointer Descriptor - PDP2				
ShortName:	PDP2_VCSUNIT6_CTX				
Address:	1F4280h-1F4287h				
Name:	Page Directory Pointer Descriptor - PDP2				
ShortName:	PDP2_VCSUNIT7_CTX				
Address:	1F8280h-1F8287h				
Name:	Page Directory Pointer Descriptor - PDP2				
ShortName:	PDP2_VECSUNIT3_CTX				
Address:	1A280h-1A287h				
Name:	Page Directory Pointer Descriptor - PDP2				
ShortName:	PDP2_CCSUNIT0_CTX				
Address:	1C280h-1C287h				
Name:	Page Directory Pointer Descriptor - PDP2				
ShortName:	PDP2_CCSUNIT1_CTX				
Address:	1E280h-1E287h				
Name:	Page Directory Pointer Descriptor - PDP2				
ShortName:	PDP2_CCSUNIT2_CTX				
Address:	26280h-26287h				
Name:	Page Directory Pointer Descriptor - PDP2				
ShortName:	PDP2_CCSUNIT3_CTX				
<p><b>PDP2[38:12]:</b> Pointer to one of the four page directory pointer (lowest+2) and defines the first 2-3GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported.  <i>Note: This is a guest physical address.</i></p>					
DWord	Bit	Description			
0	63:0	<b>PDP2 Descriptor</b> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>		Access:	R/W
Access:	R/W				



## Page Directory Pointer Descriptor - PDP3

<b>PDP3 - Page Directory Pointer Descriptor - PDP3</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
_Custom_GTIReset:	DEV
Address:	02288h-0228Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_RCSUNIT_CTX
Address:	22288h-2228Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_BCSUNIT_CTX
Address:	1C0288h-1C028Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VCSUNIT0_CTX
Address:	1C4288h-1C428Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VCSUNIT1_CTX
Address:	1C8288h-1C828Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VECSUNIT0_CTX
Address:	1D0288h-1D028Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VCSUNIT2_CTX
Address:	1D4288h-1D428Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VCSUNIT3_CTX
Address:	1D8288h-1D828Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VECSUNIT1_CTX
Address:	1E0288h-1E028Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VCSUNIT4_CTX
Address:	1E4288h-1E428Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VCSUNIT5_CTX

## PDP3 - Page Directory Pointer Descriptor - PDP3

Address:	1E8288h-1E828Fh				
Name:	Page Directory Pointer Descriptor - PDP3				
ShortName:	PDP3_VECSUNIT2_CTX				
Address:	1F0288h-1F028Fh				
Name:	Page Directory Pointer Descriptor - PDP3				
ShortName:	PDP3_VCSUNIT6_CTX				
Address:	1F4288h-1F428Fh				
Name:	Page Directory Pointer Descriptor - PDP3				
ShortName:	PDP3_VCSUNIT7_CTX				
Address:	1F8288h-1F828Fh				
Name:	Page Directory Pointer Descriptor - PDP3				
ShortName:	PDP3_VECSUNIT3_CTX				
Address:	1A288h-1A28Fh				
Name:	Page Directory Pointer Descriptor - PDP3				
ShortName:	PDP3_CCSUNIT0_CTX				
Address:	1C288h-1C28Fh				
Name:	Page Directory Pointer Descriptor - PDP3				
ShortName:	PDP3_CCSUNIT1_CTX				
Address:	1E288h-1E28Fh				
Name:	Page Directory Pointer Descriptor - PDP3				
ShortName:	PDP3_CCSUNIT2_CTX				
Address:	26288h-2628Fh				
Name:	Page Directory Pointer Descriptor - PDP3				
ShortName:	PDP3_CCSUNIT3_CTX				
<p><b>PDP3[38:12]:</b> Pointer to one of the four page directory pointer (lowest+3) and defines the first 3-4GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported.  <i>Note: This is a guest physical address.</i></p>					
<b>DWord</b>	<b>Bit</b>	<b>Description</b>			
0	63:0	<b>PDP3 Descriptor</b> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>		Access:	R/W
Access:	R/W				



## Page Req Queue Tail Shadow Register DW0

PRQTP_DW0 - Page Req Queue Tail Shadow Register DW0		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	00EC4h-00EC7h	
DWord	Bit	Description
0	31:0	<b>TailPtr</b> Access: R/W Shadow register for Page Req Queue Tail register DW0. Usage: GAM will provide the data which is readable via address F0C8.



## Page Req Queue Tail Shadow Register DW1

PRQTP_DW1 - Page Req Queue Tail Shadow Register DW1				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
_Custom_GTIReset:	BUS			
Address:	00EC8h-00ECBh			
DWord	Bit	Description		
0	31:0	<p><b>TailPtr</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Shadow register for Page Req Queue Tail register DW1. Usage: GAM will provide the data which is readable via address F0CC.</p>	Access:	R/W
Access:	R/W			



## Page Request Control

PR_CTRL_0_2_0_PCI - Page Request Control		
Register Space:	PCI: 0/2/0	
Size (in bits):	16	
Address:	00304h	
DWord	Bit	Description
0	15:2	<b>Reserved</b>
		Access: RO
		Format: MBZ
1	1	<b>Reset</b>
		Default Value: 0b
		Access: RO
		_Custom_GTIRreset: BUS
<p>When the Enable field is clear, or is being cleared in the same register update that sets this field, writing a 1b to this field, clears the associated implementation dependent page request credit Counter and pending request state for the associated Page Request Interface. No action is initiated if this field is written to 0b or if this field is written with any value when the PRE field is set. Processor graphics does not use this field, and hardwires it as read-only (0).</p>		
0	0	<b>Page-Request Enable</b>
		Default Value: 0b
		Access: R/W
		_Custom_GTIRreset: BUS
<p>When Set, indicates that the page request interface on the endpoint is allowed to make page requests. If both this field and the Stopped field in Page Request Status register are Clear, then the Page request interface will not issue new page requests, but has outstanding page requests for which page responses is not yet received. When this field transitions from 0 to 1, all the status fields in the Page-Request Status register are cleared. Enabling a page request interface that has not successfully stopped has indeterminate results.</p>		

## Page Request Extended Capability Header

<b>PR_EXTCAP_0_2_0_PCI - Page Request Extended Capability Header</b>			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00300h		
Page Request Extended Capability reports support for Page Request Services for this function.			
DWord	Bit	Description	
0	31:20	<b>Next Capability Offset</b>	
		Access:	RO Variant
		_Custom_GTIRreset:	BUS
		This is a hardwired pointer to the next item in the capabilities list. A value of 000h (Default) indicates the end of the PCI-Express Extended Capability linked list.	
		<b>Value</b>	<b>Name</b>
		000000000000b	<b>[Default]</b>
	19:16	<b>Version</b>	
		Default Value:	0001b
		Access:	RO
		_Custom_GTIRreset:	BUS
Hardwired to capability version 1.			
15:0	<b>Capability ID</b>		
	Default Value:	0013h Page Request Services Capability	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
Indicates the type of Extended Capability.			



## Page Request Queue Address Register 0

<b>PAGEREQ_QADDR_0 - Page Request Queue Address Register 0</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIRreset:	BUS		
Address:	0F0D0h		
Register to configure the base address and size of the page request queue.			
DWord	Bit	Description	
0	31:12	<b>Page Request Queue Base Register</b>	
		Default Value:	00000h
		Access:	R/W
		This field points to the base of 4KB aligned invalidation request queue. Hardware may ignore and not implement bits 63:HAW, where HAW is the host address width. Reads of this field return the value that was last programmed to it.	
	11:3	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	2:0	<b>Queue Size</b>	
		Default Value:	000b
		Access:	R/W
This field specifies the size of the page request queue. A value of X in this field indicates a page request queue of (2X) 4KB pages. The number of entries in the invalidation queue is 2(X+8).			

## Page Request Queue Address Register 1

<b>PAGEREQ_QADDR_1 - Page Request Queue Address Register 1</b>						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
_Custom_GTIRreset:	BUS					
Address:	0F0D4h					
Register to configure the base address and size of the page request queue.						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:0	<p><b>Page Request Queue Base Register</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field points to the base of 4KB aligned invalidation request queue. Hardware may ignore and not implement bits 63:HAW, where HAW is the host address width. Reads of this field return the value that was last programmed to it.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					



## Page Request Queue Head Register 0

PAGEREQ_QHEAD_0 - Page Request Queue Head Register 0			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIRreset:	BUS		
Address:	0F0C0h		
Register indicating the page request queue head.			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	18:4	<b>Queue Head</b>	
		Default Value:	000000000000000b
		Access:	R/W
Specifies the offset (128-bit aligned) to the page request queue for the command that is processed next by software. GFX implementation: GFX has to read the content of the Head pointer as tail pointer gets close to it to prevent overflows in page request queue.			
3:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

## Page Request Queue Head Register 1

<b>PAGEREQ_QHEAD_1 - Page Request Queue Head Register 1</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	0F0C4h	
Register indicating the page request queue head.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>Page Request Queue Head Register 1 Reserved</b>
		Default Value: 00000000h
		Access: RO
		Bit[63:32]: Reserved.



## Page Request Queue Tail Register 0

PAGEREQ_QTAIL_0 - Page Request Queue Tail Register 0						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
_Custom_GTIRreset:	BUS					
Address:	0F0C8h					
Register indicating the page request queue tail.						
DWord	Bit	Description				
0	31:1	<p><b>Queue Tail</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Bit[31:19]: Reserved.            Bit[18:4]: Specifies the offset (128-bit aligned) to the page request queue for the request that is written next by hardware.            GFX Implementation: GT manages the tail pointer value as part of page requests. The value can be acquired as part of the RC6 exit.            Bit[3:1]: Reserved.</p>	Default Value:	00000000000000000000000000000000b	Access:	R/W
	Default Value:	00000000000000000000000000000000b				
Access:	R/W					
0	<p><b>Valid Bit</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit can only be cleared by SW, which also clears the other fields.</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					



## Page Request Queue Tail Register 1

<b>PAGEREQ_QTAIL_1 - Page Request Queue Tail Register 1</b>						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
_Custom_GTIReset:	BUS					
Address:	0F0CCh					
Register indicating the page request queue tail.						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:0	<b>Page Request Queue Tail Register 1 Reserved</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Bit[63:32]: Reserved.	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					



## Page Request Status

PR_STATUS_0_2_0_PCI - Page Request Status			
Register Space:		PCI: 0/2/0	
Size (in bits):		16	
Address:		00306h	
DWord	Bit	Description	
0	15	<b>PRG Response PASID Required</b>	
		Default Value:	1b
		Access:	RO
		_Custom_GTIReset:	BUS
		<p>If set, the Function expects a PASID TLP Prefix on PRG Response Messages when the corresponding page requests had a PASID TLP Prefix. If Clear, the function does not expect PASID TLP Prefixes on any PRG Response Message. Function behavior is undefined if this bit is Clear and the Function receives a PRG Response Message with a PASID TLP Prefix. Function behavior is undefined if this bit is Set and the Function receives a PRG Response Message with no PASID TLP Prefix when the corresponding Page Requests had a PASID TLP Prefix. This bit is Rsvd if the Function does not support the PASID TLP Prefix.</p>	
14:9	<b>Reserved</b>	Access:	RO
		Format:	MBZ
8	<b>Stopped</b>	Default Value:	1b
		Access:	RO
		_Custom_GTIReset:	BUS
		<p>When this field is Set, the associated page request interface has stopped issuing additional Page requests and that all previously issued Page requests have completed. When this field is clear the associate Page request interface either has not stopped or has stopped issuing new Page requests but has outstanding Page requests.</p>	
7:2	<b>Reserved</b>	Access:	RO
		Format:	MBZ
1	<b>Unexpected Page Request Group Index</b>	Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIReset:	BUS
		<p>When Set, indicates the function received a PRG response message containing a PRG index that has no matching request, a response failure. This field is Set by the Function and cleared when a 1b is written to the field.</p>	

## PR\_STATUS\_0\_2\_0\_PCI - Page Request Status

0	<p><b>Response Failure</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W One Clear</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>When Set, indicates the function received a PRG response message indicating a response failure. The function expects no further response from the host (any received are ignored). This field is Set by the Function and cleared when a 1b is written to this field.</p>	Default Value:	0b	Access:	R/W One Clear	_Custom_GTIReset:	BUS
Default Value:	0b						
Access:	R/W One Clear						
_Custom_GTIReset:	BUS						



## PAK\_NUM\_OF\_SLICES

PAK_NUM_OF_SLICES - PAK_NUM_OF_SLICES		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	12954h	
ShortName:	PAK_NUM_OF_SLICES1	
Address:	1C954h	
ShortName:	PAK_NUM_OF_SLICES2	
DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	15:0	<b>Number of slices in a frame.</b>
Access: RO		
This field indicates number of slices in the current frame. This register is updated at the end of each slice.		

## PAK\_Stream-Out Report (Errors)

PAK_ERR - PAK_Stream-Out Report (Errors)		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	128E8h	
DWord	Bit	Description
0	31:22	<b>Reserved</b>
		Access: RO
		Format: MBZ
	21	<b>Incorrect IntraMBFlag in I-slice(AVCf)</b>
		Access: RO
	20	<b>Out of Range Symbol Code(AVC/mpeg2)</b>
		Access: RO
	19	<b>Incorrect MBType(AVC/mpeg2)</b>
		Access: RO
	18	<b>Motion Vectors are not inside the frame boundary(mpeg2)</b>
	Access: RO	
17	<b>Scale code is zero(mpeg2)</b>	
	Access: RO	
16	<b>Incorrect DCTtype for given motionType(mpeg2)</b>	
	Access: RO	
15:8	<b>MB Y-position</b>	
	Access: RO	
	This field indicates Macro Block(MB) Y- position where an error occurred while encoding.	
7:0	<b>MB X-position</b>	
	Access: RO	
	This field indicates Macro Block(MB) X- position where an error occurred while encoding.	



## PAK\_Stream-Out Report (Warnings)

PAK_WARN - PAK_Stream-Out Report (Warnings)			
Register Space:	MMIO: 0/2/0		
Access:	RO		
Size (in bits):	32		
Address:	128E4h		
DWord	Bit	Description	
0	31:22	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	21	<b>Skip Run Greater Than 8192 (AVC)</b>	
		Access:	RO
	20	<b>Incorrect SkipMB (AVC and mpeg2)</b>	
		Access:	RO
	19	<b>Incorrect MV difference for dual-prime MB (mpeg2)</b>	
		Access:	RO
	18	<b>End of Slice signal missing on last MB of a Row(mpeg2)</b>	
	Access:	RO	
17	<b>Incorrect DCT type for field picture</b>		
	Access:	RO	
16	<b>MVs are not within defined range by fcode</b>		
	Access:	RO	
15:8	<b>MB Y-position</b>		
	Access:	RO	
7:0	<b>MB X-position</b>		
	Access:	RO	

## PAK Report Running Status

PAK_REPORT_STAT - PAK Report Running Status									
Register Space:	MMIO: 0/2/0								
Access:	RO								
Size (in bits):	32								
Address:	128ECh								
DWord	Bit	Description							
0	31:1	<b>Reserved</b>							
		Access: RO							
		Format: MBZ							
	0	<b>PAK Status</b>							
		Access: RO							
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>PAK engine is IDLE</td> </tr> <tr> <td>1</td> <td></td> <td>PAK engine is currently generating bit stream.</td> </tr> </tbody> </table>		Value	Name	Description	0		PAK engine is IDLE	1	
Value	Name	Description							
0		PAK engine is IDLE							
1		PAK engine is currently generating bit stream.							



## PAL\_EXT\_GC\_MAX

<b>PAL_EXT_GC_MAX</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	96							
Address:	4A420h-4A42Bh							
Name:	Pipe Extended Gamma Correction Max							
ShortName:	PAL_EXT_GC_MAX_A							
Reset:	soft							
Address:	4AC20h-4AC2Bh							
Name:	Pipe Extended Gamma Correction Max							
ShortName:	PAL_EXT_GC_MAX_B							
Reset:	soft							
Address:	4B420h-4B42Bh							
Name:	Pipe Extended Gamma Correction Max							
ShortName:	PAL_EXT_GC_MAX_C							
Reset:	soft							
Address:	4BC20h-4BC2Bh							
Name:	Pipe Extended Gamma Correction Max							
ShortName:	PAL_EXT_GC_MAX_D							
Reset:	soft							
DWord	Bit	Description						
0	31:19	<b>Reserved</b>						
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	18:0	<b>Red Ext Max GC Point</b>						
		<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>111111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U3.16</td> </tr> </table>	Default Value:	111111111111111111b	Access:	R/W	Format:	U3.16
		Default Value:	111111111111111111b					
		Access:	R/W					
Format:	U3.16							
The extended point for red color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.								
1	31:19	<b>Reserved</b>						
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							



<b>PAL_EXT_GC_MAX</b>								
	18:0	<p><b>Green Ext Max GC Point</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1111111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U3.16</td> </tr> </table> <p>The extended point for green color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.</p>	Default Value:	1111111111111111111b	Access:	R/W	Format:	U3.16
Default Value:	1111111111111111111b							
Access:	R/W							
Format:	U3.16							
2	31:19	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	18:0	<p><b>Blue Ext Max GC Point</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1111111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U3.16</td> </tr> </table> <p>The extended point for blue color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.</p>	Default Value:	1111111111111111111b	Access:	R/W	Format:	U3.16
Default Value:	1111111111111111111b							
Access:	R/W							
Format:	U3.16							



## PAL\_EXT2\_GC\_MAX

<b>PAL_EXT2_GC_MAX</b>							
Register Space:	MMIO: 0/2/0						
Access:	R/W						
Size (in bits):	96						
Address:	4A430h-4A43Bh						
Name:	Pipe Extended Second Gamma Correction Max						
ShortName:	PAL_EXT2_GC_MAX_A						
Reset:	soft						
Address:	4AC30h-4AC3Bh						
Name:	Pipe Extended Second Gamma Correction Max						
ShortName:	PAL_EXT2_GC_MAX_B						
Reset:	soft						
Address:	4B430h-4B43Bh						
Name:	Pipe Extended Second Gamma Correction Max						
ShortName:	PAL_EXT2_GC_MAX_C						
Reset:	soft						
Address:	4BC30h-4BC3Bh						
Name:	Pipe Extended Second Gamma Correction Max						
ShortName:	PAL_EXT2_GC_MAX_D						
Reset:	soft						
DWord	Bit	Description					
0	31:19	<b>Reserved</b>					
		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
	Access:	RO					
	Format:	MBZ					
18:0	<b>Red Ext Max GC Point</b>						
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Default Value:</td> <td>11111111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U3.16</td> </tr> </table>	Default Value:	11111111111111111111b	Access:	R/W	Format:	U3.16
	Default Value:	11111111111111111111b					
Access:	R/W						
Format:	U3.16						
<p>The extended point for red color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.</p>							
1	31:19	<b>Reserved</b>					
		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
	Access:	RO					
Format:	MBZ						

<b>PAL_EXT2_GC_MAX</b>								
	18:0	<p><b>Green Ext Max GC Point</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1111111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U3.16</td> </tr> </table> <p>The extended point for green color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.</p>	Default Value:	1111111111111111111b	Access:	R/W	Format:	U3.16
Default Value:	1111111111111111111b							
Access:	R/W							
Format:	U3.16							
2	31:19	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	18:0	<p><b>Blue Ext Max GC Point</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1111111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U3.16</td> </tr> </table> <p>The extended point for blue color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.</p>	Default Value:	1111111111111111111b	Access:	R/W	Format:	U3.16
Default Value:	1111111111111111111b							
Access:	R/W							
Format:	U3.16							



## PAL\_GC\_MAX

<b>PAL_GC_MAX</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	96	
Address:	4A410h-4A41Bh	
Name:	Pipe Gamma Correction Max	
ShortName:	PAL_GC_MAX_A	
Reset:	soft	
Address:	4AC10h-4AC1Bh	
Name:	Pipe Gamma Correction Max	
ShortName:	PAL_GC_MAX_B	
Reset:	soft	
Address:	4B410h-4B41Bh	
Name:	Pipe Gamma Correction Max	
ShortName:	PAL_GC_MAX_C	
Reset:	soft	
Address:	4BC10h-4BC1Bh	
Name:	Pipe Gamma Correction Max	
ShortName:	PAL_GC_MAX_D	
Reset:	soft	
Address:	4A548h-4A553h	
Name:	Pipe CC2 Gamma Correction Max	
ShortName:	PAL_GC_MAX_CC2_A	
Reset:	soft	
Address:	4AD48h-4AD53h	
Name:	Pipe CC2 Gamma Correction Max	
ShortName:	PAL_GC_MAX_CC2_B	
Reset:	soft	
DWord	Bit	Description
0	31:17	<b>Reserved</b>
		Access: RO
		Format: MBZ

<b>PAL_GC_MAX</b>			
	16:0	<b>Red Max GC Point</b>	
		Default Value:	100000000000000000b
		Access:	R/W
		Format:	U1.16
		<b>Description</b>	
		The 513th entry for the red color channel of the 12 bit interpolated gamma correction. This value is represented in a 1.16 format with 1 integer and 16 fractional bits.	
		The 511th entry for the red color channel of the 12 bit logarithmic gamma correction. This value is represented in a 1.16 format with 1 integer and 16 fractional bits.	
		<b>Restriction</b>	
		The value should always be programmed to be less than or equal to 1.0.	
		1	31:17
Access:	RO		
Format:	MBZ		
16:0	<b>Green Max GC Point</b>		
	Default Value:		100000000000000000b
	Access:		R/W
	Format:		U1.16
	<b>Description</b>		
	The 511th entry for the green color channel of the 12 bit logarithmic gamma correction. This value is represented in a 1.16 format with 1 integer and 16 fractional bits.		
	<b>Restriction</b>		
The value should always be programmed to be less than or equal to 1.0.			
2	31:17	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ

<b>PAL_GC_MAX</b>	
16:0	<b>Blue Max GC Point</b>
	Default Value: 10000000000000000b
	Access: R/W
	Format: U1.16
	<b>Description</b>
	The 511th entry for the blue color channel of the 12 bit logarithmic gamma correction. This value is represented in a 1.16 format with 1 integer and 16 fractional bits.
	<b>Restriction</b>
The value should always be programmed to be less than or equal to 1.0.	

## PAL\_LGC

<b>PAL_LGC</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	4A000h-4A003h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_0_A
Reset:	soft
Address:	4A004h-4A007h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_1_A
Reset:	soft
Address:	4A008h-4A00Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_2_A
Reset:	soft
Address:	4A00Ch-4A00Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_3_A
Reset:	soft
Address:	4A010h-4A013h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_4_A
Reset:	soft
Address:	4A014h-4A017h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_5_A
Reset:	soft
Address:	4A018h-4A01Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_6_A
Reset:	soft



Address:	4A01Ch-4A01Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_7_A
Reset:	soft
Address:	4A020h-4A023h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_8_A
Reset:	soft
Address:	4A024h-4A027h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_9_A
Reset:	soft
Address:	4A028h-4A02Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_10_A
Reset:	soft
Address:	4A02Ch-4A02Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_11_A
Reset:	soft
Address:	4A030h-4A033h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_12_A
Reset:	soft
Address:	4A034h-4A037h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_13_A
Reset:	soft
Address:	4A038h-4A03Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_14_A
Reset:	soft
Address:	4A03Ch-4A03Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_15_A
Reset:	soft



Address:	4A040h-4A043h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_16_A
Reset:	soft
Address:	4A044h-4A047h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_17_A
Reset:	soft
Address:	4A048h-4A04Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_18_A
Reset:	soft
Address:	4A04Ch-4A04Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_19_A
Reset:	soft
Address:	4A050h-4A053h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_20_A
Reset:	soft
Address:	4A054h-4A057h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_21_A
Reset:	soft
Address:	4A058h-4A05Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_22_A
Reset:	soft
Address:	4A05Ch-4A05Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_23_A
Reset:	soft
Address:	4A060h-4A063h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_24_A
Reset:	soft



Address:	4A064h-4A067h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_25_A
Reset:	soft
Address:	4A068h-4A06Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_26_A
Reset:	soft
Address:	4A06Ch-4A06Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_27_A
Reset:	soft
Address:	4A070h-4A073h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_28_A
Reset:	soft
Address:	4A074h-4A077h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_29_A
Reset:	soft
Address:	4A078h-4A07Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_30_A
Reset:	soft
Address:	4A07Ch-4A07Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_31_A
Reset:	soft
Address:	4A080h-4A083h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_32_A
Reset:	soft
Address:	4A084h-4A087h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_33_A
Reset:	soft

Address:	4A088h-4A08Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_34_A
Reset:	soft
Address:	4A08Ch-4A08Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_35_A
Reset:	soft
Address:	4A090h-4A093h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_36_A
Reset:	soft
Address:	4A094h-4A097h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_37_A
Reset:	soft
Address:	4A098h-4A09Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_38_A
Reset:	soft
Address:	4A09Ch-4A09Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_39_A
Reset:	soft
Address:	4A0A0h-4A0A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_40_A
Reset:	soft
Address:	4A0A4h-4A0A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_41_A
Reset:	soft
Address:	4A0A8h-4A0ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_42_A
Reset:	soft

Address:	4A0ACh-4A0AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_43_A
Reset:	soft
Address:	4A0B0h-4A0B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_44_A
Reset:	soft
Address:	4A0B4h-4A0B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_45_A
Reset:	soft
Address:	4A0B8h-4A0BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_46_A
Reset:	soft
Address:	4A0BCh-4A0BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_47_A
Reset:	soft
Address:	4A0C0h-4A0C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_48_A
Reset:	soft
Address:	4A0C4h-4A0C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_49_A
Reset:	soft
Address:	4A0C8h-4A0CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_50_A
Reset:	soft
Address:	4A0CCh-4A0CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_51_A
Reset:	soft

Address:	4A0D0h-4A0D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_52_A
Reset:	soft
Address:	4A0D4h-4A0D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_53_A
Reset:	soft
Address:	4A0D8h-4A0DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_54_A
Reset:	soft
Address:	4A0DCh-4A0DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_55_A
Reset:	soft
Address:	4A0E0h-4A0E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_56_A
Reset:	soft
Address:	4A0E4h-4A0E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_57_A
Reset:	soft
Address:	4A0E8h-4A0EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_58_A
Reset:	soft
Address:	4A0ECh-4A0EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_59_A
Reset:	soft
Address:	4A0F0h-4A0F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_60_A
Reset:	soft

Address:	4A0F4h-4A0F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_61_A
Reset:	soft
Address:	4A0F8h-4A0FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_62_A
Reset:	soft
Address:	4A0FCh-4A0FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_63_A
Reset:	soft
Address:	4A100h-4A103h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_64_A
Reset:	soft
Address:	4A104h-4A107h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_65_A
Reset:	soft
Address:	4A108h-4A10Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_66_A
Reset:	soft
Address:	4A10Ch-4A10Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_67_A
Reset:	soft
Address:	4A110h-4A113h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_68_A
Reset:	soft
Address:	4A114h-4A117h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_69_A
Reset:	soft

Address:	4A118h-4A11Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_70_A
Reset:	soft
Address:	4A11Ch-4A11Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_71_A
Reset:	soft
Address:	4A120h-4A123h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_72_A
Reset:	soft
Address:	4A124h-4A127h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_73_A
Reset:	soft
Address:	4A128h-4A12Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_74_A
Reset:	soft
Address:	4A12Ch-4A12Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_75_A
Reset:	soft
Address:	4A130h-4A133h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_76_A
Reset:	soft
Address:	4A134h-4A137h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_77_A
Reset:	soft
Address:	4A138h-4A13Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_78_A
Reset:	soft



Address:	4A13Ch-4A13Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_79_A
Reset:	soft
Address:	4A140h-4A143h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_80_A
Reset:	soft
Address:	4A144h-4A147h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_81_A
Reset:	soft
Address:	4A148h-4A14Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_82_A
Reset:	soft
Address:	4A14Ch-4A14Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_83_A
Reset:	soft
Address:	4A150h-4A153h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_84_A
Reset:	soft
Address:	4A154h-4A157h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_85_A
Reset:	soft
Address:	4A158h-4A15Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_86_A
Reset:	soft
Address:	4A15Ch-4A15Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_87_A
Reset:	soft



Address:	4A160h-4A163h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_88_A
Reset:	soft
Address:	4A164h-4A167h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_89_A
Reset:	soft
Address:	4A168h-4A16Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_90_A
Reset:	soft
Address:	4A16Ch-4A16Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_91_A
Reset:	soft
Address:	4A170h-4A173h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_92_A
Reset:	soft
Address:	4A174h-4A177h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_93_A
Reset:	soft
Address:	4A178h-4A17Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_94_A
Reset:	soft
Address:	4A17Ch-4A17Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_95_A
Reset:	soft
Address:	4A180h-4A183h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_96_A
Reset:	soft

Address:	4A184h-4A187h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_97_A
Reset:	soft
Address:	4A188h-4A18Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_98_A
Reset:	soft
Address:	4A18Ch-4A18Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_99_A
Reset:	soft
Address:	4A190h-4A193h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_100_A
Reset:	soft
Address:	4A194h-4A197h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_101_A
Reset:	soft
Address:	4A198h-4A19Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_102_A
Reset:	soft
Address:	4A19Ch-4A19Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_103_A
Reset:	soft
Address:	4A1A0h-4A1A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_104_A
Reset:	soft
Address:	4A1A4h-4A1A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_105_A
Reset:	soft

Address:	4A1A8h-4A1ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_106_A
Reset:	soft
Address:	4A1ACh-4A1AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_107_A
Reset:	soft
Address:	4A1B0h-4A1B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_108_A
Reset:	soft
Address:	4A1B4h-4A1B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_109_A
Reset:	soft
Address:	4A1B8h-4A1BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_110_A
Reset:	soft
Address:	4A1BCh-4A1BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_111_A
Reset:	soft
Address:	4A1C0h-4A1C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_112_A
Reset:	soft
Address:	4A1C4h-4A1C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_113_A
Reset:	soft
Address:	4A1C8h-4A1CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_114_A
Reset:	soft

Address:	4A1CCh-4A1CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_115_A
Reset:	soft
Address:	4A1D0h-4A1D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_116_A
Reset:	soft
Address:	4A1D4h-4A1D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_117_A
Reset:	soft
Address:	4A1D8h-4A1DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_118_A
Reset:	soft
Address:	4A1DCh-4A1DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_119_A
Reset:	soft
Address:	4A1E0h-4A1E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_120_A
Reset:	soft
Address:	4A1E4h-4A1E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_121_A
Reset:	soft
Address:	4A1E8h-4A1EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_122_A
Reset:	soft
Address:	4A1ECh-4A1EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_123_A
Reset:	soft

Address:	4A1F0h-4A1F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_124_A
Reset:	soft
Address:	4A1F4h-4A1F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_125_A
Reset:	soft
Address:	4A1F8h-4A1FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_126_A
Reset:	soft
Address:	4A1FCh-4A1FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_127_A
Reset:	soft
Address:	4A200h-4A203h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_128_A
Reset:	soft
Address:	4A204h-4A207h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_129_A
Reset:	soft
Address:	4A208h-4A20Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_130_A
Reset:	soft
Address:	4A20Ch-4A20Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_131_A
Reset:	soft
Address:	4A210h-4A213h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_132_A
Reset:	soft

Address:	4A214h-4A217h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_133_A
Reset:	soft
Address:	4A218h-4A21Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_134_A
Reset:	soft
Address:	4A21Ch-4A21Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_135_A
Reset:	soft
Address:	4A220h-4A223h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_136_A
Reset:	soft
Address:	4A224h-4A227h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_137_A
Reset:	soft
Address:	4A228h-4A22Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_138_A
Reset:	soft
Address:	4A22Ch-4A22Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_139_A
Reset:	soft
Address:	4A230h-4A233h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_140_A
Reset:	soft
Address:	4A234h-4A237h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_141_A
Reset:	soft

Address:	4A238h-4A23Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_142_A
Reset:	soft
Address:	4A23Ch-4A23Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_143_A
Reset:	soft
Address:	4A240h-4A243h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_144_A
Reset:	soft
Address:	4A244h-4A247h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_145_A
Reset:	soft
Address:	4A248h-4A24Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_146_A
Reset:	soft
Address:	4A24Ch-4A24Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_147_A
Reset:	soft
Address:	4A250h-4A253h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_148_A
Reset:	soft
Address:	4A254h-4A257h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_149_A
Reset:	soft
Address:	4A258h-4A25Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_150_A
Reset:	soft



Address:	4A25Ch-4A25Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_151_A
Reset:	soft
Address:	4A260h-4A263h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_152_A
Reset:	soft
Address:	4A264h-4A267h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_153_A
Reset:	soft
Address:	4A268h-4A26Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_154_A
Reset:	soft
Address:	4A26Ch-4A26Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_155_A
Reset:	soft
Address:	4A270h-4A273h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_156_A
Reset:	soft
Address:	4A274h-4A277h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_157_A
Reset:	soft
Address:	4A278h-4A27Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_158_A
Reset:	soft
Address:	4A27Ch-4A27Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_159_A
Reset:	soft



Address:	4A280h-4A283h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_160_A
Reset:	soft
Address:	4A284h-4A287h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_161_A
Reset:	soft
Address:	4A288h-4A28Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_162_A
Reset:	soft
Address:	4A28Ch-4A28Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_163_A
Reset:	soft
Address:	4A290h-4A293h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_164_A
Reset:	soft
Address:	4A294h-4A297h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_165_A
Reset:	soft
Address:	4A298h-4A29Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_166_A
Reset:	soft
Address:	4A29Ch-4A29Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_167_A
Reset:	soft
Address:	4A2A0h-4A2A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_168_A
Reset:	soft

Address:	4A2A4h-4A2A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_169_A
Reset:	soft
Address:	4A2A8h-4A2ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_170_A
Reset:	soft
Address:	4A2ACh-4A2AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_171_A
Reset:	soft
Address:	4A2B0h-4A2B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_172_A
Reset:	soft
Address:	4A2B4h-4A2B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_173_A
Reset:	soft
Address:	4A2B8h-4A2BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_174_A
Reset:	soft
Address:	4A2BCh-4A2BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_175_A
Reset:	soft
Address:	4A2C0h-4A2C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_176_A
Reset:	soft
Address:	4A2C4h-4A2C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_177_A
Reset:	soft

Address:	4A2C8h-4A2CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_178_A
Reset:	soft
Address:	4A2CCh-4A2CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_179_A
Reset:	soft
Address:	4A2D0h-4A2D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_180_A
Reset:	soft
Address:	4A2D4h-4A2D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_181_A
Reset:	soft
Address:	4A2D8h-4A2DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_182_A
Reset:	soft
Address:	4A2DCh-4A2DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_183_A
Reset:	soft
Address:	4A2E0h-4A2E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_184_A
Reset:	soft
Address:	4A2E4h-4A2E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_185_A
Reset:	soft
Address:	4A2E8h-4A2EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_186_A
Reset:	soft



Address:	4A2ECh-4A2EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_187_A
Reset:	soft
Address:	4A2F0h-4A2F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_188_A
Reset:	soft
Address:	4A2F4h-4A2F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_189_A
Reset:	soft
Address:	4A2F8h-4A2FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_190_A
Reset:	soft
Address:	4A2FCh-4A2FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_191_A
Reset:	soft
Address:	4A300h-4A303h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_192_A
Reset:	soft
Address:	4A304h-4A307h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_193_A
Reset:	soft
Address:	4A308h-4A30Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_194_A
Reset:	soft
Address:	4A30Ch-4A30Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_195_A
Reset:	soft

Address:	4A310h-4A313h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_196_A
Reset:	soft
Address:	4A314h-4A317h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_197_A
Reset:	soft
Address:	4A318h-4A31Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_198_A
Reset:	soft
Address:	4A31Ch-4A31Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_199_A
Reset:	soft
Address:	4A320h-4A323h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_200_A
Reset:	soft
Address:	4A324h-4A327h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_201_A
Reset:	soft
Address:	4A328h-4A32Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_202_A
Reset:	soft
Address:	4A32Ch-4A32Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_203_A
Reset:	soft
Address:	4A330h-4A333h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_204_A
Reset:	soft

Address:	4A334h-4A337h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_205_A
Reset:	soft
Address:	4A338h-4A33Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_206_A
Reset:	soft
Address:	4A33Ch-4A33Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_207_A
Reset:	soft
Address:	4A340h-4A343h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_208_A
Reset:	soft
Address:	4A344h-4A347h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_209_A
Reset:	soft
Address:	4A348h-4A34Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_210_A
Reset:	soft
Address:	4A34Ch-4A34Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_211_A
Reset:	soft
Address:	4A350h-4A353h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_212_A
Reset:	soft
Address:	4A354h-4A357h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_213_A
Reset:	soft

Address:	4A358h-4A35Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_214_A
Reset:	soft
Address:	4A35Ch-4A35Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_215_A
Reset:	soft
Address:	4A360h-4A363h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_216_A
Reset:	soft
Address:	4A364h-4A367h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_217_A
Reset:	soft
Address:	4A368h-4A36Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_218_A
Reset:	soft
Address:	4A36Ch-4A36Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_219_A
Reset:	soft
Address:	4A370h-4A373h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_220_A
Reset:	soft
Address:	4A374h-4A377h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_221_A
Reset:	soft
Address:	4A378h-4A37Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_222_A
Reset:	soft

Address:	4A37Ch-4A37Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_223_A
Reset:	soft
Address:	4A380h-4A383h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_224_A
Reset:	soft
Address:	4A384h-4A387h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_225_A
Reset:	soft
Address:	4A388h-4A38Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_226_A
Reset:	soft
Address:	4A38Ch-4A38Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_227_A
Reset:	soft
Address:	4A390h-4A393h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_228_A
Reset:	soft
Address:	4A394h-4A397h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_229_A
Reset:	soft
Address:	4A398h-4A39Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_230_A
Reset:	soft
Address:	4A39Ch-4A39Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_231_A
Reset:	soft



Address:	4A3A0h-4A3A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_232_A
Reset:	soft
Address:	4A3A4h-4A3A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_233_A
Reset:	soft
Address:	4A3A8h-4A3ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_234_A
Reset:	soft
Address:	4A3ACh-4A3AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_235_A
Reset:	soft
Address:	4A3B0h-4A3B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_236_A
Reset:	soft
Address:	4A3B4h-4A3B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_237_A
Reset:	soft
Address:	4A3B8h-4A3BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_238_A
Reset:	soft
Address:	4A3BCh-4A3BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_239_A
Reset:	soft
Address:	4A3C0h-4A3C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_240_A
Reset:	soft



Address:	4A3C4h-4A3C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_241_A
Reset:	soft
Address:	4A3C8h-4A3CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_242_A
Reset:	soft
Address:	4A3CCh-4A3CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_243_A
Reset:	soft
Address:	4A3D0h-4A3D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_244_A
Reset:	soft
Address:	4A3D4h-4A3D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_245_A
Reset:	soft
Address:	4A3D8h-4A3DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_246_A
Reset:	soft
Address:	4A3DCh-4A3DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_247_A
Reset:	soft
Address:	4A3E0h-4A3E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_248_A
Reset:	soft
Address:	4A3E4h-4A3E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_249_A
Reset:	soft

Address:	4A3E8h-4A3EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_250_A
Reset:	soft
Address:	4A3ECh-4A3EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_251_A
Reset:	soft
Address:	4A3F0h-4A3F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_252_A
Reset:	soft
Address:	4A3F4h-4A3F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_253_A
Reset:	soft
Address:	4A3F8h-4A3FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_254_A
Reset:	soft
Address:	4A3FCh-4A3FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_255_A
Reset:	soft
Address:	4A800h-4A803h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_0_B
Reset:	soft
Address:	4A804h-4A807h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_1_B
Reset:	soft
Address:	4A808h-4A80Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_2_B
Reset:	soft

Address:	4A80Ch-4A80Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_3_B
Reset:	soft
Address:	4A810h-4A813h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_4_B
Reset:	soft
Address:	4A814h-4A817h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_5_B
Reset:	soft
Address:	4A818h-4A81Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_6_B
Reset:	soft
Address:	4A81Ch-4A81Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_7_B
Reset:	soft
Address:	4A820h-4A823h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_8_B
Reset:	soft
Address:	4A824h-4A827h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_9_B
Reset:	soft
Address:	4A828h-4A82Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_10_B
Reset:	soft
Address:	4A82Ch-4A82Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_11_B
Reset:	soft

Address:	4A830h-4A833h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_12_B
Reset:	soft
Address:	4A834h-4A837h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_13_B
Reset:	soft
Address:	4A838h-4A83Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_14_B
Reset:	soft
Address:	4A83Ch-4A83Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_15_B
Reset:	soft
Address:	4A840h-4A843h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_16_B
Reset:	soft
Address:	4A844h-4A847h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_17_B
Reset:	soft
Address:	4A848h-4A84Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_18_B
Reset:	soft
Address:	4A84Ch-4A84Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_19_B
Reset:	soft
Address:	4A850h-4A853h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_20_B
Reset:	soft

Address:	4A854h-4A857h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_21_B
Reset:	soft
Address:	4A858h-4A85Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_22_B
Reset:	soft
Address:	4A85Ch-4A85Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_23_B
Reset:	soft
Address:	4A860h-4A863h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_24_B
Reset:	soft
Address:	4A864h-4A867h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_25_B
Reset:	soft
Address:	4A868h-4A86Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_26_B
Reset:	soft
Address:	4A86Ch-4A86Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_27_B
Reset:	soft
Address:	4A870h-4A873h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_28_B
Reset:	soft
Address:	4A874h-4A877h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_29_B
Reset:	soft

Address:	4A878h-4A87Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_30_B
Reset:	soft
Address:	4A87Ch-4A87Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_31_B
Reset:	soft
Address:	4A880h-4A883h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_32_B
Reset:	soft
Address:	4A884h-4A887h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_33_B
Reset:	soft
Address:	4A888h-4A88Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_34_B
Reset:	soft
Address:	4A88Ch-4A88Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_35_B
Reset:	soft
Address:	4A890h-4A893h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_36_B
Reset:	soft
Address:	4A894h-4A897h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_37_B
Reset:	soft
Address:	4A898h-4A89Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_38_B
Reset:	soft

Address:	4A89Ch-4A89Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_39_B
Reset:	soft
Address:	4A8A0h-4A8A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_40_B
Reset:	soft
Address:	4A8A4h-4A8A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_41_B
Reset:	soft
Address:	4A8A8h-4A8ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_42_B
Reset:	soft
Address:	4A8ACh-4A8AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_43_B
Reset:	soft
Address:	4A8B0h-4A8B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_44_B
Reset:	soft
Address:	4A8B4h-4A8B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_45_B
Reset:	soft
Address:	4A8B8h-4A8BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_46_B
Reset:	soft
Address:	4A8BCh-4A8BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_47_B
Reset:	soft



Address:	4A8C0h-4A8C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_48_B
Reset:	soft
Address:	4A8C4h-4A8C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_49_B
Reset:	soft
Address:	4A8C8h-4A8CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_50_B
Reset:	soft
Address:	4A8CCh-4A8CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_51_B
Reset:	soft
Address:	4A8D0h-4A8D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_52_B
Reset:	soft
Address:	4A8D4h-4A8D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_53_B
Reset:	soft
Address:	4A8D8h-4A8DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_54_B
Reset:	soft
Address:	4A8DCh-4A8DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_55_B
Reset:	soft
Address:	4A8E0h-4A8E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_56_B
Reset:	soft

Address:	4A8E4h-4A8E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_57_B
Reset:	soft
Address:	4A8E8h-4A8EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_58_B
Reset:	soft
Address:	4A8ECh-4A8EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_59_B
Reset:	soft
Address:	4A8F0h-4A8F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_60_B
Reset:	soft
Address:	4A8F4h-4A8F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_61_B
Reset:	soft
Address:	4A8F8h-4A8FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_62_B
Reset:	soft
Address:	4A8FCh-4A8FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_63_B
Reset:	soft
Address:	4A900h-4A903h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_64_B
Reset:	soft
Address:	4A904h-4A907h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_65_B
Reset:	soft

Address:	4A908h-4A90Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_66_B
Reset:	soft
Address:	4A90Ch-4A90Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_67_B
Reset:	soft
Address:	4A910h-4A913h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_68_B
Reset:	soft
Address:	4A914h-4A917h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_69_B
Reset:	soft
Address:	4A918h-4A91Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_70_B
Reset:	soft
Address:	4A91Ch-4A91Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_71_B
Reset:	soft
Address:	4A920h-4A923h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_72_B
Reset:	soft
Address:	4A924h-4A927h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_73_B
Reset:	soft
Address:	4A928h-4A92Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_74_B
Reset:	soft



Address:	4A92Ch-4A92Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_75_B
Reset:	soft
Address:	4A930h-4A933h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_76_B
Reset:	soft
Address:	4A934h-4A937h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_77_B
Reset:	soft
Address:	4A938h-4A93Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_78_B
Reset:	soft
Address:	4A93Ch-4A93Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_79_B
Reset:	soft
Address:	4A940h-4A943h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_80_B
Reset:	soft
Address:	4A944h-4A947h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_81_B
Reset:	soft
Address:	4A948h-4A94Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_82_B
Reset:	soft
Address:	4A94Ch-4A94Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_83_B
Reset:	soft

Address:	4A950h-4A953h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_84_B
Reset:	soft
Address:	4A954h-4A957h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_85_B
Reset:	soft
Address:	4A958h-4A95Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_86_B
Reset:	soft
Address:	4A95Ch-4A95Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_87_B
Reset:	soft
Address:	4A960h-4A963h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_88_B
Reset:	soft
Address:	4A964h-4A967h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_89_B
Reset:	soft
Address:	4A968h-4A96Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_90_B
Reset:	soft
Address:	4A96Ch-4A96Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_91_B
Reset:	soft
Address:	4A970h-4A973h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_92_B
Reset:	soft



Address:	4A974h-4A977h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_93_B
Reset:	soft
Address:	4A978h-4A97Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_94_B
Reset:	soft
Address:	4A97Ch-4A97Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_95_B
Reset:	soft
Address:	4A980h-4A983h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_96_B
Reset:	soft
Address:	4A984h-4A987h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_97_B
Reset:	soft
Address:	4A988h-4A98Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_98_B
Reset:	soft
Address:	4A98Ch-4A98Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_99_B
Reset:	soft
Address:	4A990h-4A993h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_100_B
Reset:	soft
Address:	4A994h-4A997h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_101_B
Reset:	soft

Address:	4A998h-4A99Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_102_B
Reset:	soft
Address:	4A99Ch-4A99Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_103_B
Reset:	soft
Address:	4A9A0h-4A9A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_104_B
Reset:	soft
Address:	4A9A4h-4A9A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_105_B
Reset:	soft
Address:	4A9A8h-4A9ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_106_B
Reset:	soft
Address:	4A9ACh-4A9AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_107_B
Reset:	soft
Address:	4A9B0h-4A9B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_108_B
Reset:	soft
Address:	4A9B4h-4A9B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_109_B
Reset:	soft
Address:	4A9B8h-4A9BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_110_B
Reset:	soft

Address:	4A9BCh-4A9BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_111_B
Reset:	soft
Address:	4A9C0h-4A9C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_112_B
Reset:	soft
Address:	4A9C4h-4A9C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_113_B
Reset:	soft
Address:	4A9C8h-4A9CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_114_B
Reset:	soft
Address:	4A9CCh-4A9CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_115_B
Reset:	soft
Address:	4A9D0h-4A9D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_116_B
Reset:	soft
Address:	4A9D4h-4A9D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_117_B
Reset:	soft
Address:	4A9D8h-4A9DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_118_B
Reset:	soft
Address:	4A9DCh-4A9DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_119_B
Reset:	soft



Address:	4A9E0h-4A9E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_120_B
Reset:	soft
Address:	4A9E4h-4A9E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_121_B
Reset:	soft
Address:	4A9E8h-4A9EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_122_B
Reset:	soft
Address:	4A9ECh-4A9EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_123_B
Reset:	soft
Address:	4A9F0h-4A9F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_124_B
Reset:	soft
Address:	4A9F4h-4A9F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_125_B
Reset:	soft
Address:	4A9F8h-4A9FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_126_B
Reset:	soft
Address:	4A9FCh-4A9FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_127_B
Reset:	soft
Address:	4AA00h-4AA03h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_128_B
Reset:	soft

Address:	4AA04h-4AA07h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_129_B
Reset:	soft
Address:	4AA08h-4AA0Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_130_B
Reset:	soft
Address:	4AA0Ch-4AA0Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_131_B
Reset:	soft
Address:	4AA10h-4AA13h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_132_B
Reset:	soft
Address:	4AA14h-4AA17h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_133_B
Reset:	soft
Address:	4AA18h-4AA1Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_134_B
Reset:	soft
Address:	4AA1Ch-4AA1Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_135_B
Reset:	soft
Address:	4AA20h-4AA23h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_136_B
Reset:	soft
Address:	4AA24h-4AA27h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_137_B
Reset:	soft

Address:	4AA28h-4AA2Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_138_B
Reset:	soft
Address:	4AA2Ch-4AA2Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_139_B
Reset:	soft
Address:	4AA30h-4AA33h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_140_B
Reset:	soft
Address:	4AA34h-4AA37h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_141_B
Reset:	soft
Address:	4AA38h-4AA3Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_142_B
Reset:	soft
Address:	4AA3Ch-4AA3Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_143_B
Reset:	soft
Address:	4AA40h-4AA43h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_144_B
Reset:	soft
Address:	4AA44h-4AA47h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_145_B
Reset:	soft
Address:	4AA48h-4AA4Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_146_B
Reset:	soft

Address:	4AA4Ch-4AA4Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_147_B
Reset:	soft
Address:	4AA50h-4AA53h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_148_B
Reset:	soft
Address:	4AA54h-4AA57h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_149_B
Reset:	soft
Address:	4AA58h-4AA5Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_150_B
Reset:	soft
Address:	4AA5Ch-4AA5Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_151_B
Reset:	soft
Address:	4AA60h-4AA63h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_152_B
Reset:	soft
Address:	4AA64h-4AA67h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_153_B
Reset:	soft
Address:	4AA68h-4AA6Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_154_B
Reset:	soft
Address:	4AA6Ch-4AA6Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_155_B
Reset:	soft

Address:	4AA70h-4AA73h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_156_B
Reset:	soft
Address:	4AA74h-4AA77h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_157_B
Reset:	soft
Address:	4AA78h-4AA7Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_158_B
Reset:	soft
Address:	4AA7Ch-4AA7Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_159_B
Reset:	soft
Address:	4AA80h-4AA83h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_160_B
Reset:	soft
Address:	4AA84h-4AA87h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_161_B
Reset:	soft
Address:	4AA88h-4AA8Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_162_B
Reset:	soft
Address:	4AA8Ch-4AA8Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_163_B
Reset:	soft
Address:	4AA90h-4AA93h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_164_B
Reset:	soft

Address:	4AA94h-4AA97h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_165_B
Reset:	soft
Address:	4AA98h-4AA9Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_166_B
Reset:	soft
Address:	4AA9Ch-4AA9Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_167_B
Reset:	soft
Address:	4AAA0h-4AAA3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_168_B
Reset:	soft
Address:	4AAA4h-4AAA7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_169_B
Reset:	soft
Address:	4AAA8h-4AAABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_170_B
Reset:	soft
Address:	4AAACH-4AAAFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_171_B
Reset:	soft
Address:	4AAB0h-4AAB3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_172_B
Reset:	soft
Address:	4AAB4h-4AAB7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_173_B
Reset:	soft

Address:	4AAB8h-4AABBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_174_B
Reset:	soft
Address:	4AABCh-4AABFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_175_B
Reset:	soft
Address:	4AAC0h-4AAC3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_176_B
Reset:	soft
Address:	4AAC4h-4AAC7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_177_B
Reset:	soft
Address:	4AAC8h-4AACBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_178_B
Reset:	soft
Address:	4AACCh-4AACFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_179_B
Reset:	soft
Address:	4AAD0h-4AAD3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_180_B
Reset:	soft
Address:	4AAD4h-4AAD7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_181_B
Reset:	soft
Address:	4AAD8h-4AADBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_182_B
Reset:	soft

Address:	4AADCh-4AADFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_183_B
Reset:	soft
Address:	4AAE0h-4AAE3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_184_B
Reset:	soft
Address:	4AAE4h-4AAE7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_185_B
Reset:	soft
Address:	4AAE8h-4AAEBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_186_B
Reset:	soft
Address:	4AAECh-4AAEFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_187_B
Reset:	soft
Address:	4AAF0h-4AAF3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_188_B
Reset:	soft
Address:	4AAF4h-4AAF7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_189_B
Reset:	soft
Address:	4AAF8h-4AAFBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_190_B
Reset:	soft
Address:	4AAFCh-4AAFFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_191_B
Reset:	soft



Address:	4AB00h-4AB03h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_192_B
Reset:	soft
Address:	4AB04h-4AB07h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_193_B
Reset:	soft
Address:	4AB08h-4AB0Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_194_B
Reset:	soft
Address:	4AB0Ch-4AB0Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_195_B
Reset:	soft
Address:	4AB10h-4AB13h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_196_B
Reset:	soft
Address:	4AB14h-4AB17h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_197_B
Reset:	soft
Address:	4AB18h-4AB1Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_198_B
Reset:	soft
Address:	4AB1Ch-4AB1Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_199_B
Reset:	soft
Address:	4AB20h-4AB23h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_200_B
Reset:	soft



Address:	4AB24h-4AB27h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_201_B
Reset:	soft
Address:	4AB28h-4AB2Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_202_B
Reset:	soft
Address:	4AB2Ch-4AB2Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_203_B
Reset:	soft
Address:	4AB30h-4AB33h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_204_B
Reset:	soft
Address:	4AB34h-4AB37h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_205_B
Reset:	soft
Address:	4AB38h-4AB3Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_206_B
Reset:	soft
Address:	4AB3Ch-4AB3Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_207_B
Reset:	soft
Address:	4AB40h-4AB43h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_208_B
Reset:	soft
Address:	4AB44h-4AB47h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_209_B
Reset:	soft

Address:	4AB48h-4AB4Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_210_B
Reset:	soft
Address:	4AB4Ch-4AB4Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_211_B
Reset:	soft
Address:	4AB50h-4AB53h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_212_B
Reset:	soft
Address:	4AB54h-4AB57h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_213_B
Reset:	soft
Address:	4AB58h-4AB5Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_214_B
Reset:	soft
Address:	4AB5Ch-4AB5Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_215_B
Reset:	soft
Address:	4AB60h-4AB63h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_216_B
Reset:	soft
Address:	4AB64h-4AB67h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_217_B
Reset:	soft
Address:	4AB68h-4AB6Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_218_B
Reset:	soft

Address:	4AB6Ch-4AB6Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_219_B
Reset:	soft
Address:	4AB70h-4AB73h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_220_B
Reset:	soft
Address:	4AB74h-4AB77h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_221_B
Reset:	soft
Address:	4AB78h-4AB7Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_222_B
Reset:	soft
Address:	4AB7Ch-4AB7Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_223_B
Reset:	soft
Address:	4AB80h-4AB83h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_224_B
Reset:	soft
Address:	4AB84h-4AB87h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_225_B
Reset:	soft
Address:	4AB88h-4AB8Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_226_B
Reset:	soft
Address:	4AB8Ch-4AB8Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_227_B
Reset:	soft

Address:	4AB90h-4AB93h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_228_B
Reset:	soft
Address:	4AB94h-4AB97h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_229_B
Reset:	soft
Address:	4AB98h-4AB9Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_230_B
Reset:	soft
Address:	4AB9Ch-4AB9Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_231_B
Reset:	soft
Address:	4ABA0h-4ABA3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_232_B
Reset:	soft
Address:	4ABA4h-4ABA7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_233_B
Reset:	soft
Address:	4ABA8h-4ABABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_234_B
Reset:	soft
Address:	4ABACH-4ABAFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_235_B
Reset:	soft
Address:	4ABB0h-4ABB3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_236_B
Reset:	soft

Address:	4ABB4h-4ABB7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_237_B
Reset:	soft
Address:	4ABB8h-4ABBBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_238_B
Reset:	soft
Address:	4ABBCh-4ABBFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_239_B
Reset:	soft
Address:	4ABC0h-4ABC3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_240_B
Reset:	soft
Address:	4ABC4h-4ABC7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_241_B
Reset:	soft
Address:	4ABC8h-4ABCbH
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_242_B
Reset:	soft
Address:	4ABCCh-4ABCFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_243_B
Reset:	soft
Address:	4ABD0h-4ABD3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_244_B
Reset:	soft
Address:	4ABD4h-4ABD7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_245_B
Reset:	soft

Address:	4ABD8h-4ABDBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_246_B
Reset:	soft
Address:	4ABDCh-4ABDFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_247_B
Reset:	soft
Address:	4ABE0h-4ABE3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_248_B
Reset:	soft
Address:	4ABE4h-4ABE7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_249_B
Reset:	soft
Address:	4ABE8h-4ABEBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_250_B
Reset:	soft
Address:	4ABECh-4ABEFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_251_B
Reset:	soft
Address:	4ABF0h-4ABF3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_252_B
Reset:	soft
Address:	4ABF4h-4ABF7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_253_B
Reset:	soft
Address:	4ABF8h-4ABFBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_254_B
Reset:	soft

Address:	4ABFCh-4ABFFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_255_B
Reset:	soft
Address:	4B000h-4B003h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_0_C
Reset:	soft
Address:	4B004h-4B007h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_1_C
Reset:	soft
Address:	4B008h-4B00Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_2_C
Reset:	soft
Address:	4B00Ch-4B00Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_3_C
Reset:	soft
Address:	4B010h-4B013h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_4_C
Reset:	soft
Address:	4B014h-4B017h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_5_C
Reset:	soft
Address:	4B018h-4B01Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_6_C
Reset:	soft
Address:	4B01Ch-4B01Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_7_C
Reset:	soft



Address:	4B020h-4B023h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_8_C
Reset:	soft
Address:	4B024h-4B027h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_9_C
Reset:	soft
Address:	4B028h-4B02Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_10_C
Reset:	soft
Address:	4B02Ch-4B02Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_11_C
Reset:	soft
Address:	4B030h-4B033h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_12_C
Reset:	soft
Address:	4B034h-4B037h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_13_C
Reset:	soft
Address:	4B038h-4B03Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_14_C
Reset:	soft
Address:	4B03Ch-4B03Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_15_C
Reset:	soft
Address:	4B040h-4B043h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_16_C
Reset:	soft

Address:	4B044h-4B047h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_17_C
Reset:	soft
Address:	4B048h-4B04Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_18_C
Reset:	soft
Address:	4B04Ch-4B04Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_19_C
Reset:	soft
Address:	4B050h-4B053h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_20_C
Reset:	soft
Address:	4B054h-4B057h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_21_C
Reset:	soft
Address:	4B058h-4B05Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_22_C
Reset:	soft
Address:	4B05Ch-4B05Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_23_C
Reset:	soft
Address:	4B060h-4B063h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_24_C
Reset:	soft
Address:	4B064h-4B067h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_25_C
Reset:	soft

Address:	4B068h-4B06Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_26_C
Reset:	soft
Address:	4B06Ch-4B06Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_27_C
Reset:	soft
Address:	4B070h-4B073h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_28_C
Reset:	soft
Address:	4B074h-4B077h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_29_C
Reset:	soft
Address:	4B078h-4B07Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_30_C
Reset:	soft
Address:	4B07Ch-4B07Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_31_C
Reset:	soft
Address:	4B080h-4B083h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_32_C
Reset:	soft
Address:	4B084h-4B087h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_33_C
Reset:	soft
Address:	4B088h-4B08Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_34_C
Reset:	soft

Address:	4B08Ch-4B08Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_35_C
Reset:	soft
Address:	4B090h-4B093h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_36_C
Reset:	soft
Address:	4B094h-4B097h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_37_C
Reset:	soft
Address:	4B098h-4B09Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_38_C
Reset:	soft
Address:	4B09Ch-4B09Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_39_C
Reset:	soft
Address:	4B0A0h-4B0A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_40_C
Reset:	soft
Address:	4B0A4h-4B0A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_41_C
Reset:	soft
Address:	4B0A8h-4B0ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_42_C
Reset:	soft
Address:	4B0ACh-4B0AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_43_C
Reset:	soft

Address:	4B0B0h-4B0B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_44_C
Reset:	soft
Address:	4B0B4h-4B0B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_45_C
Reset:	soft
Address:	4B0B8h-4B0BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_46_C
Reset:	soft
Address:	4B0BCh-4B0BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_47_C
Reset:	soft
Address:	4B0C0h-4B0C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_48_C
Reset:	soft
Address:	4B0C4h-4B0C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_49_C
Reset:	soft
Address:	4B0C8h-4B0CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_50_C
Reset:	soft
Address:	4B0CCh-4B0CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_51_C
Reset:	soft
Address:	4B0D0h-4B0D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_52_C
Reset:	soft

Address:	4B0D4h-4B0D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_53_C
Reset:	soft
Address:	4B0D8h-4B0DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_54_C
Reset:	soft
Address:	4B0DCh-4B0DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_55_C
Reset:	soft
Address:	4B0E0h-4B0E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_56_C
Reset:	soft
Address:	4B0E4h-4B0E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_57_C
Reset:	soft
Address:	4B0E8h-4B0EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_58_C
Reset:	soft
Address:	4B0ECh-4B0EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_59_C
Reset:	soft
Address:	4B0F0h-4B0F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_60_C
Reset:	soft
Address:	4B0F4h-4B0F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_61_C
Reset:	soft

Address:	4B0F8h-4B0FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_62_C
Reset:	soft
Address:	4B0FCh-4B0FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_63_C
Reset:	soft
Address:	4B100h-4B103h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_64_C
Reset:	soft
Address:	4B104h-4B107h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_65_C
Reset:	soft
Address:	4B108h-4B10Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_66_C
Reset:	soft
Address:	4B10Ch-4B10Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_67_C
Reset:	soft
Address:	4B110h-4B113h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_68_C
Reset:	soft
Address:	4B114h-4B117h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_69_C
Reset:	soft
Address:	4B118h-4B11Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_70_C
Reset:	soft

Address:	4B11Ch-4B11Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_71_C
Reset:	soft
Address:	4B120h-4B123h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_72_C
Reset:	soft
Address:	4B124h-4B127h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_73_C
Reset:	soft
Address:	4B128h-4B12Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_74_C
Reset:	soft
Address:	4B12Ch-4B12Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_75_C
Reset:	soft
Address:	4B130h-4B133h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_76_C
Reset:	soft
Address:	4B134h-4B137h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_77_C
Reset:	soft
Address:	4B138h-4B13Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_78_C
Reset:	soft
Address:	4B13Ch-4B13Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_79_C
Reset:	soft



Address:	4B140h-4B143h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_80_C
Reset:	soft
Address:	4B144h-4B147h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_81_C
Reset:	soft
Address:	4B148h-4B14Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_82_C
Reset:	soft
Address:	4B14Ch-4B14Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_83_C
Reset:	soft
Address:	4B150h-4B153h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_84_C
Reset:	soft
Address:	4B154h-4B157h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_85_C
Reset:	soft
Address:	4B158h-4B15Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_86_C
Reset:	soft
Address:	4B15Ch-4B15Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_87_C
Reset:	soft
Address:	4B160h-4B163h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_88_C
Reset:	soft



Address:	4B164h-4B167h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_89_C
Reset:	soft
Address:	4B168h-4B16Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_90_C
Reset:	soft
Address:	4B16Ch-4B16Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_91_C
Reset:	soft
Address:	4B170h-4B173h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_92_C
Reset:	soft
Address:	4B174h-4B177h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_93_C
Reset:	soft
Address:	4B178h-4B17Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_94_C
Reset:	soft
Address:	4B17Ch-4B17Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_95_C
Reset:	soft
Address:	4B180h-4B183h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_96_C
Reset:	soft
Address:	4B184h-4B187h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_97_C
Reset:	soft

Address:	4B188h-4B18Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_98_C
Reset:	soft
Address:	4B18Ch-4B18Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_99_C
Reset:	soft
Address:	4B190h-4B193h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_100_C
Reset:	soft
Address:	4B194h-4B197h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_101_C
Reset:	soft
Address:	4B198h-4B19Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_102_C
Reset:	soft
Address:	4B19Ch-4B19Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_103_C
Reset:	soft
Address:	4B1A0h-4B1A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_104_C
Reset:	soft
Address:	4B1A4h-4B1A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_105_C
Reset:	soft
Address:	4B1A8h-4B1ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_106_C
Reset:	soft

Address:	4B1ACh-4B1AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_107_C
Reset:	soft
Address:	4B1B0h-4B1B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_108_C
Reset:	soft
Address:	4B1B4h-4B1B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_109_C
Reset:	soft
Address:	4B1B8h-4B1BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_110_C
Reset:	soft
Address:	4B1BCh-4B1BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_111_C
Reset:	soft
Address:	4B1C0h-4B1C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_112_C
Reset:	soft
Address:	4B1C4h-4B1C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_113_C
Reset:	soft
Address:	4B1C8h-4B1CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_114_C
Reset:	soft
Address:	4B1CCh-4B1CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_115_C
Reset:	soft

Address:	4B1D0h-4B1D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_116_C
Reset:	soft
Address:	4B1D4h-4B1D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_117_C
Reset:	soft
Address:	4B1D8h-4B1DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_118_C
Reset:	soft
Address:	4B1DCh-4B1DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_119_C
Reset:	soft
Address:	4B1E0h-4B1E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_120_C
Reset:	soft
Address:	4B1E4h-4B1E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_121_C
Reset:	soft
Address:	4B1E8h-4B1EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_122_C
Reset:	soft
Address:	4B1ECh-4B1EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_123_C
Reset:	soft
Address:	4B1F0h-4B1F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_124_C
Reset:	soft

Address:	4B1F4h-4B1F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_125_C
Reset:	soft
Address:	4B1F8h-4B1FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_126_C
Reset:	soft
Address:	4B1FCh-4B1FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_127_C
Reset:	soft
Address:	4B200h-4B203h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_128_C
Reset:	soft
Address:	4B204h-4B207h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_129_C
Reset:	soft
Address:	4B208h-4B20Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_130_C
Reset:	soft
Address:	4B20Ch-4B20Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_131_C
Reset:	soft
Address:	4B210h-4B213h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_132_C
Reset:	soft
Address:	4B214h-4B217h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_133_C
Reset:	soft

Address:	4B218h-4B21Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_134_C
Reset:	soft
Address:	4B21Ch-4B21Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_135_C
Reset:	soft
Address:	4B220h-4B223h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_136_C
Reset:	soft
Address:	4B224h-4B227h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_137_C
Reset:	soft
Address:	4B228h-4B22Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_138_C
Reset:	soft
Address:	4B22Ch-4B22Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_139_C
Reset:	soft
Address:	4B230h-4B233h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_140_C
Reset:	soft
Address:	4B234h-4B237h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_141_C
Reset:	soft
Address:	4B238h-4B23Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_142_C
Reset:	soft

Address:	4B23Ch-4B23Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_143_C
Reset:	soft
Address:	4B240h-4B243h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_144_C
Reset:	soft
Address:	4B244h-4B247h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_145_C
Reset:	soft
Address:	4B248h-4B24Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_146_C
Reset:	soft
Address:	4B24Ch-4B24Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_147_C
Reset:	soft
Address:	4B250h-4B253h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_148_C
Reset:	soft
Address:	4B254h-4B257h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_149_C
Reset:	soft
Address:	4B258h-4B25Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_150_C
Reset:	soft
Address:	4B25Ch-4B25Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_151_C
Reset:	soft



Address:	4B260h-4B263h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_152_C
Reset:	soft
Address:	4B264h-4B267h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_153_C
Reset:	soft
Address:	4B268h-4B26Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_154_C
Reset:	soft
Address:	4B26Ch-4B26Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_155_C
Reset:	soft
Address:	4B270h-4B273h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_156_C
Reset:	soft
Address:	4B274h-4B277h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_157_C
Reset:	soft
Address:	4B278h-4B27Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_158_C
Reset:	soft
Address:	4B27Ch-4B27Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_159_C
Reset:	soft
Address:	4B280h-4B283h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_160_C
Reset:	soft



Address:	4B284h-4B287h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_161_C
Reset:	soft
Address:	4B288h-4B28Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_162_C
Reset:	soft
Address:	4B28Ch-4B28Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_163_C
Reset:	soft
Address:	4B290h-4B293h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_164_C
Reset:	soft
Address:	4B294h-4B297h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_165_C
Reset:	soft
Address:	4B298h-4B29Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_166_C
Reset:	soft
Address:	4B29Ch-4B29Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_167_C
Reset:	soft
Address:	4B2A0h-4B2A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_168_C
Reset:	soft
Address:	4B2A4h-4B2A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_169_C
Reset:	soft

Address:	4B2A8h-4B2ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_170_C
Reset:	soft
Address:	4B2ACh-4B2AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_171_C
Reset:	soft
Address:	4B2B0h-4B2B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_172_C
Reset:	soft
Address:	4B2B4h-4B2B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_173_C
Reset:	soft
Address:	4B2B8h-4B2BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_174_C
Reset:	soft
Address:	4B2BCh-4B2BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_175_C
Reset:	soft
Address:	4B2C0h-4B2C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_176_C
Reset:	soft
Address:	4B2C4h-4B2C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_177_C
Reset:	soft
Address:	4B2C8h-4B2CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_178_C
Reset:	soft

Address:	4B2CCh-4B2CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_179_C
Reset:	soft
Address:	4B2D0h-4B2D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_180_C
Reset:	soft
Address:	4B2D4h-4B2D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_181_C
Reset:	soft
Address:	4B2D8h-4B2DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_182_C
Reset:	soft
Address:	4B2DCh-4B2DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_183_C
Reset:	soft
Address:	4B2E0h-4B2E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_184_C
Reset:	soft
Address:	4B2E4h-4B2E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_185_C
Reset:	soft
Address:	4B2E8h-4B2EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_186_C
Reset:	soft
Address:	4B2ECh-4B2EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_187_C
Reset:	soft

Address:	4B2F0h-4B2F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_188_C
Reset:	soft
Address:	4B2F4h-4B2F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_189_C
Reset:	soft
Address:	4B2F8h-4B2FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_190_C
Reset:	soft
Address:	4B2FCh-4B2FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_191_C
Reset:	soft
Address:	4B300h-4B303h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_192_C
Reset:	soft
Address:	4B304h-4B307h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_193_C
Reset:	soft
Address:	4B308h-4B30Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_194_C
Reset:	soft
Address:	4B30Ch-4B30Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_195_C
Reset:	soft
Address:	4B310h-4B313h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_196_C
Reset:	soft

Address:	4B314h-4B317h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_197_C
Reset:	soft
Address:	4B318h-4B31Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_198_C
Reset:	soft
Address:	4B31Ch-4B31Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_199_C
Reset:	soft
Address:	4B320h-4B323h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_200_C
Reset:	soft
Address:	4B324h-4B327h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_201_C
Reset:	soft
Address:	4B328h-4B32Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_202_C
Reset:	soft
Address:	4B32Ch-4B32Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_203_C
Reset:	soft
Address:	4B330h-4B333h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_204_C
Reset:	soft
Address:	4B334h-4B337h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_205_C
Reset:	soft

Address:	4B338h-4B33Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_206_C
Reset:	soft
Address:	4B33Ch-4B33Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_207_C
Reset:	soft
Address:	4B340h-4B343h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_208_C
Reset:	soft
Address:	4B344h-4B347h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_209_C
Reset:	soft
Address:	4B348h-4B34Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_210_C
Reset:	soft
Address:	4B34Ch-4B34Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_211_C
Reset:	soft
Address:	4B350h-4B353h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_212_C
Reset:	soft
Address:	4B354h-4B357h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_213_C
Reset:	soft
Address:	4B358h-4B35Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_214_C
Reset:	soft

Address:	4B35Ch-4B35Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_215_C
Reset:	soft
Address:	4B360h-4B363h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_216_C
Reset:	soft
Address:	4B364h-4B367h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_217_C
Reset:	soft
Address:	4B368h-4B36Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_218_C
Reset:	soft
Address:	4B36Ch-4B36Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_219_C
Reset:	soft
Address:	4B370h-4B373h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_220_C
Reset:	soft
Address:	4B374h-4B377h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_221_C
Reset:	soft
Address:	4B378h-4B37Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_222_C
Reset:	soft
Address:	4B37Ch-4B37Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_223_C
Reset:	soft



Address:	4B380h-4B383h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_224_C
Reset:	soft
Address:	4B384h-4B387h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_225_C
Reset:	soft
Address:	4B388h-4B38Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_226_C
Reset:	soft
Address:	4B38Ch-4B38Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_227_C
Reset:	soft
Address:	4B390h-4B393h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_228_C
Reset:	soft
Address:	4B394h-4B397h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_229_C
Reset:	soft
Address:	4B398h-4B39Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_230_C
Reset:	soft
Address:	4B39Ch-4B39Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_231_C
Reset:	soft
Address:	4B3A0h-4B3A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_232_C
Reset:	soft

Address:	4B3A4h-4B3A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_233_C
Reset:	soft
Address:	4B3A8h-4B3ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_234_C
Reset:	soft
Address:	4B3ACh-4B3AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_235_C
Reset:	soft
Address:	4B3B0h-4B3B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_236_C
Reset:	soft
Address:	4B3B4h-4B3B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_237_C
Reset:	soft
Address:	4B3B8h-4B3BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_238_C
Reset:	soft
Address:	4B3BCh-4B3BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_239_C
Reset:	soft
Address:	4B3C0h-4B3C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_240_C
Reset:	soft
Address:	4B3C4h-4B3C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_241_C
Reset:	soft

Address:	4B3C8h-4B3CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_242_C
Reset:	soft
Address:	4B3CCh-4B3CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_243_C
Reset:	soft
Address:	4B3D0h-4B3D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_244_C
Reset:	soft
Address:	4B3D4h-4B3D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_245_C
Reset:	soft
Address:	4B3D8h-4B3DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_246_C
Reset:	soft
Address:	4B3DCh-4B3DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_247_C
Reset:	soft
Address:	4B3E0h-4B3E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_248_C
Reset:	soft
Address:	4B3E4h-4B3E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_249_C
Reset:	soft
Address:	4B3E8h-4B3EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_250_C
Reset:	soft

Address:	4B3ECh-4B3EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_251_C
Reset:	soft
Address:	4B3F0h-4B3F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_252_C
Reset:	soft
Address:	4B3F4h-4B3F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_253_C
Reset:	soft
Address:	4B3F8h-4B3FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_254_C
Reset:	soft
Address:	4B3FCh-4B3FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_255_C
Reset:	soft
Address:	4B800h-4B803h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_0_D
Reset:	soft
Address:	4B804h-4B807h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_1_D
Reset:	soft
Address:	4B808h-4B80Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_2_D
Reset:	soft
Address:	4B80Ch-4B80Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_3_D
Reset:	soft

Address:	4B810h-4B813h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_4_D
Reset:	soft
Address:	4B814h-4B817h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_5_D
Reset:	soft
Address:	4B818h-4B81Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_6_D
Reset:	soft
Address:	4B81Ch-4B81Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_7_D
Reset:	soft
Address:	4B820h-4B823h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_8_D
Reset:	soft
Address:	4B824h-4B827h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_9_D
Reset:	soft
Address:	4B828h-4B82Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_10_D
Reset:	soft
Address:	4B82Ch-4B82Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_11_D
Reset:	soft
Address:	4B830h-4B833h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_12_D
Reset:	soft

Address:	4B834h-4B837h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_13_D
Reset:	soft
Address:	4B838h-4B83Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_14_D
Reset:	soft
Address:	4B83Ch-4B83Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_15_D
Reset:	soft
Address:	4B840h-4B843h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_16_D
Reset:	soft
Address:	4B844h-4B847h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_17_D
Reset:	soft
Address:	4B848h-4B84Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_18_D
Reset:	soft
Address:	4B84Ch-4B84Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_19_D
Reset:	soft
Address:	4B850h-4B853h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_20_D
Reset:	soft
Address:	4B854h-4B857h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_21_D
Reset:	soft

Address:	4B858h-4B85Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_22_D
Reset:	soft
Address:	4B85Ch-4B85Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_23_D
Reset:	soft
Address:	4B860h-4B863h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_24_D
Reset:	soft
Address:	4B864h-4B867h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_25_D
Reset:	soft
Address:	4B868h-4B86Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_26_D
Reset:	soft
Address:	4B86Ch-4B86Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_27_D
Reset:	soft
Address:	4B870h-4B873h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_28_D
Reset:	soft
Address:	4B874h-4B877h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_29_D
Reset:	soft
Address:	4B878h-4B87Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_30_D
Reset:	soft



Address:	4B87Ch-4B87Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_31_D
Reset:	soft
Address:	4B880h-4B883h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_32_D
Reset:	soft
Address:	4B884h-4B887h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_33_D
Reset:	soft
Address:	4B888h-4B88Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_34_D
Reset:	soft
Address:	4B88Ch-4B88Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_35_D
Reset:	soft
Address:	4B890h-4B893h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_36_D
Reset:	soft
Address:	4B894h-4B897h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_37_D
Reset:	soft
Address:	4B898h-4B89Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_38_D
Reset:	soft
Address:	4B89Ch-4B89Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_39_D
Reset:	soft



Address:	4B8A0h-4B8A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_40_D
Reset:	soft
Address:	4B8A4h-4B8A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_41_D
Reset:	soft
Address:	4B8A8h-4B8ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_42_D
Reset:	soft
Address:	4B8ACh-4B8AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_43_D
Reset:	soft
Address:	4B8B0h-4B8B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_44_D
Reset:	soft
Address:	4B8B4h-4B8B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_45_D
Reset:	soft
Address:	4B8B8h-4B8BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_46_D
Reset:	soft
Address:	4B8BCh-4B8BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_47_D
Reset:	soft
Address:	4B8C0h-4B8C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_48_D
Reset:	soft

Address:	4B8C4h-4B8C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_49_D
Reset:	soft
Address:	4B8C8h-4B8CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_50_D
Reset:	soft
Address:	4B8CCh-4B8CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_51_D
Reset:	soft
Address:	4B8D0h-4B8D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_52_D
Reset:	soft
Address:	4B8D4h-4B8D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_53_D
Reset:	soft
Address:	4B8D8h-4B8DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_54_D
Reset:	soft
Address:	4B8DCh-4B8DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_55_D
Reset:	soft
Address:	4B8E0h-4B8E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_56_D
Reset:	soft
Address:	4B8E4h-4B8E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_57_D
Reset:	soft

Address:	4B8E8h-4B8EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_58_D
Reset:	soft
Address:	4B8ECh-4B8EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_59_D
Reset:	soft
Address:	4B8F0h-4B8F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_60_D
Reset:	soft
Address:	4B8F4h-4B8F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_61_D
Reset:	soft
Address:	4B8F8h-4B8FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_62_D
Reset:	soft
Address:	4B8FCh-4B8FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_63_D
Reset:	soft
Address:	4B900h-4B903h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_64_D
Reset:	soft
Address:	4B904h-4B907h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_65_D
Reset:	soft
Address:	4B908h-4B90Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_66_D
Reset:	soft

Address:	4B90Ch-4B90Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_67_D
Reset:	soft
Address:	4B910h-4B913h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_68_D
Reset:	soft
Address:	4B914h-4B917h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_69_D
Reset:	soft
Address:	4B918h-4B91Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_70_D
Reset:	soft
Address:	4B91Ch-4B91Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_71_D
Reset:	soft
Address:	4B920h-4B923h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_72_D
Reset:	soft
Address:	4B924h-4B927h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_73_D
Reset:	soft
Address:	4B928h-4B92Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_74_D
Reset:	soft
Address:	4B92Ch-4B92Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_75_D
Reset:	soft

Address:	4B930h-4B933h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_76_D
Reset:	soft
Address:	4B934h-4B937h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_77_D
Reset:	soft
Address:	4B938h-4B93Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_78_D
Reset:	soft
Address:	4B93Ch-4B93Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_79_D
Reset:	soft
Address:	4B940h-4B943h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_80_D
Reset:	soft
Address:	4B944h-4B947h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_81_D
Reset:	soft
Address:	4B948h-4B94Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_82_D
Reset:	soft
Address:	4B94Ch-4B94Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_83_D
Reset:	soft
Address:	4B950h-4B953h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_84_D
Reset:	soft

Address:	4B954h-4B957h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_85_D
Reset:	soft
Address:	4B958h-4B95Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_86_D
Reset:	soft
Address:	4B95Ch-4B95Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_87_D
Reset:	soft
Address:	4B960h-4B963h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_88_D
Reset:	soft
Address:	4B964h-4B967h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_89_D
Reset:	soft
Address:	4B968h-4B96Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_90_D
Reset:	soft
Address:	4B96Ch-4B96Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_91_D
Reset:	soft
Address:	4B970h-4B973h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_92_D
Reset:	soft
Address:	4B974h-4B977h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_93_D
Reset:	soft

Address:	4B978h-4B97Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_94_D
Reset:	soft
Address:	4B97Ch-4B97Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_95_D
Reset:	soft
Address:	4B980h-4B983h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_96_D
Reset:	soft
Address:	4B984h-4B987h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_97_D
Reset:	soft
Address:	4B988h-4B98Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_98_D
Reset:	soft
Address:	4B98Ch-4B98Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_99_D
Reset:	soft
Address:	4B990h-4B993h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_100_D
Reset:	soft
Address:	4B994h-4B997h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_101_D
Reset:	soft
Address:	4B998h-4B99Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_102_D
Reset:	soft



Address:	4B99Ch-4B99Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_103_D
Reset:	soft
Address:	4B9A0h-4B9A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_104_D
Reset:	soft
Address:	4B9A4h-4B9A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_105_D
Reset:	soft
Address:	4B9A8h-4B9ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_106_D
Reset:	soft
Address:	4B9ACh-4B9AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_107_D
Reset:	soft
Address:	4B9B0h-4B9B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_108_D
Reset:	soft
Address:	4B9B4h-4B9B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_109_D
Reset:	soft
Address:	4B9B8h-4B9BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_110_D
Reset:	soft
Address:	4B9BCh-4B9BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_111_D
Reset:	soft



Address:	4B9C0h-4B9C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_112_D
Reset:	soft
Address:	4B9C4h-4B9C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_113_D
Reset:	soft
Address:	4B9C8h-4B9CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_114_D
Reset:	soft
Address:	4B9CCh-4B9CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_115_D
Reset:	soft
Address:	4B9D0h-4B9D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_116_D
Reset:	soft
Address:	4B9D4h-4B9D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_117_D
Reset:	soft
Address:	4B9D8h-4B9DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_118_D
Reset:	soft
Address:	4B9DCh-4B9DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_119_D
Reset:	soft
Address:	4B9E0h-4B9E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_120_D
Reset:	soft

Address:	4B9E4h-4B9E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_121_D
Reset:	soft
Address:	4B9E8h-4B9EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_122_D
Reset:	soft
Address:	4B9ECh-4B9EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_123_D
Reset:	soft
Address:	4B9F0h-4B9F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_124_D
Reset:	soft
Address:	4B9F4h-4B9F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_125_D
Reset:	soft
Address:	4B9F8h-4B9FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_126_D
Reset:	soft
Address:	4B9FCh-4B9FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_127_D
Reset:	soft
Address:	4BA00h-4BA03h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_128_D
Reset:	soft
Address:	4BA04h-4BA07h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_129_D
Reset:	soft

Address:	4BA08h-4BA0Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_130_D
Reset:	soft
Address:	4BA0Ch-4BA0Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_131_D
Reset:	soft
Address:	4BA10h-4BA13h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_132_D
Reset:	soft
Address:	4BA14h-4BA17h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_133_D
Reset:	soft
Address:	4BA18h-4BA1Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_134_D
Reset:	soft
Address:	4BA1Ch-4BA1Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_135_D
Reset:	soft
Address:	4BA20h-4BA23h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_136_D
Reset:	soft
Address:	4BA24h-4BA27h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_137_D
Reset:	soft
Address:	4BA28h-4BA2Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_138_D
Reset:	soft

Address:	4BA2Ch-4BA2Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_139_D
Reset:	soft
Address:	4BA30h-4BA33h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_140_D
Reset:	soft
Address:	4BA34h-4BA37h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_141_D
Reset:	soft
Address:	4BA38h-4BA3Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_142_D
Reset:	soft
Address:	4BA3Ch-4BA3Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_143_D
Reset:	soft
Address:	4BA40h-4BA43h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_144_D
Reset:	soft
Address:	4BA44h-4BA47h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_145_D
Reset:	soft
Address:	4BA48h-4BA4Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_146_D
Reset:	soft
Address:	4BA4Ch-4BA4Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_147_D
Reset:	soft

Address:	4BA50h-4BA53h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_148_D
Reset:	soft
Address:	4BA54h-4BA57h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_149_D
Reset:	soft
Address:	4BA58h-4BA5Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_150_D
Reset:	soft
Address:	4BA5Ch-4BA5Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_151_D
Reset:	soft
Address:	4BA60h-4BA63h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_152_D
Reset:	soft
Address:	4BA64h-4BA67h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_153_D
Reset:	soft
Address:	4BA68h-4BA6Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_154_D
Reset:	soft
Address:	4BA6Ch-4BA6Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_155_D
Reset:	soft
Address:	4BA70h-4BA73h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_156_D
Reset:	soft

Address:	4BA74h-4BA77h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_157_D
Reset:	soft
Address:	4BA78h-4BA7Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_158_D
Reset:	soft
Address:	4BA7Ch-4BA7Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_159_D
Reset:	soft
Address:	4BA80h-4BA83h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_160_D
Reset:	soft
Address:	4BA84h-4BA87h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_161_D
Reset:	soft
Address:	4BA88h-4BA8Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_162_D
Reset:	soft
Address:	4BA8Ch-4BA8Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_163_D
Reset:	soft
Address:	4BA90h-4BA93h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_164_D
Reset:	soft
Address:	4BA94h-4BA97h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_165_D
Reset:	soft

Address:	4BA98h-4BA9Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_166_D
Reset:	soft
Address:	4BA9Ch-4BA9Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_167_D
Reset:	soft
Address:	4BAA0h-4BAA3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_168_D
Reset:	soft
Address:	4BAA4h-4BAA7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_169_D
Reset:	soft
Address:	4BAA8h-4BAABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_170_D
Reset:	soft
Address:	4BAACH-4BAAFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_171_D
Reset:	soft
Address:	4BAB0h-4BAB3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_172_D
Reset:	soft
Address:	4BAB4h-4BAB7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_173_D
Reset:	soft
Address:	4BAB8h-4BABBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_174_D
Reset:	soft

Address:	4BABCh-4BABFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_175_D
Reset:	soft
Address:	4BAC0h-4BAC3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_176_D
Reset:	soft
Address:	4BAC4h-4BAC7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_177_D
Reset:	soft
Address:	4BAC8h-4BACBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_178_D
Reset:	soft
Address:	4BACCh-4BACFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_179_D
Reset:	soft
Address:	4BAD0h-4BAD3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_180_D
Reset:	soft
Address:	4BAD4h-4BAD7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_181_D
Reset:	soft
Address:	4BAD8h-4BADBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_182_D
Reset:	soft
Address:	4BADCh-4BADFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_183_D
Reset:	soft



Address:	4BAE0h-4BAE3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_184_D
Reset:	soft
Address:	4BAE4h-4BAE7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_185_D
Reset:	soft
Address:	4BAE8h-4BAEBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_186_D
Reset:	soft
Address:	4BAECh-4BAEFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_187_D
Reset:	soft
Address:	4BAF0h-4BAF3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_188_D
Reset:	soft
Address:	4BAF4h-4BAF7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_189_D
Reset:	soft
Address:	4BAF8h-4BAFBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_190_D
Reset:	soft
Address:	4BAFCh-4BAFFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_191_D
Reset:	soft
Address:	4BB00h-4BB03h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_192_D
Reset:	soft

Address:	4BB04h-4BB07h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_193_D
Reset:	soft
Address:	4BB08h-4BB0Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_194_D
Reset:	soft
Address:	4BB0Ch-4BB0Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_195_D
Reset:	soft
Address:	4BB10h-4BB13h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_196_D
Reset:	soft
Address:	4BB14h-4BB17h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_197_D
Reset:	soft
Address:	4BB18h-4BB1Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_198_D
Reset:	soft
Address:	4BB1Ch-4BB1Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_199_D
Reset:	soft
Address:	4BB20h-4BB23h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_200_D
Reset:	soft
Address:	4BB24h-4BB27h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_201_D
Reset:	soft

Address:	4BB28h-4BB2Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_202_D
Reset:	soft
Address:	4BB2Ch-4BB2Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_203_D
Reset:	soft
Address:	4BB30h-4BB33h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_204_D
Reset:	soft
Address:	4BB34h-4BB37h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_205_D
Reset:	soft
Address:	4BB38h-4BB3Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_206_D
Reset:	soft
Address:	4BB3Ch-4BB3Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_207_D
Reset:	soft
Address:	4BB40h-4BB43h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_208_D
Reset:	soft
Address:	4BB44h-4BB47h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_209_D
Reset:	soft
Address:	4BB48h-4BB4Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_210_D
Reset:	soft



Address:	4BB4Ch-4BB4Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_211_D
Reset:	soft
Address:	4BB50h-4BB53h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_212_D
Reset:	soft
Address:	4BB54h-4BB57h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_213_D
Reset:	soft
Address:	4BB58h-4BB5Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_214_D
Reset:	soft
Address:	4BB5Ch-4BB5Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_215_D
Reset:	soft
Address:	4BB60h-4BB63h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_216_D
Reset:	soft
Address:	4BB64h-4BB67h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_217_D
Reset:	soft
Address:	4BB68h-4BB6Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_218_D
Reset:	soft
Address:	4BB6Ch-4BB6Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_219_D
Reset:	soft

Address:	4BB70h-4BB73h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_220_D
Reset:	soft
Address:	4BB74h-4BB77h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_221_D
Reset:	soft
Address:	4BB78h-4BB7Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_222_D
Reset:	soft
Address:	4BB7Ch-4BB7Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_223_D
Reset:	soft
Address:	4BB80h-4BB83h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_224_D
Reset:	soft
Address:	4BB84h-4BB87h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_225_D
Reset:	soft
Address:	4BB88h-4BB8Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_226_D
Reset:	soft
Address:	4BB8Ch-4BB8Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_227_D
Reset:	soft
Address:	4BB90h-4BB93h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_228_D
Reset:	soft

Address:	4BB94h-4BB97h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_229_D
Reset:	soft
Address:	4BB98h-4BB9Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_230_D
Reset:	soft
Address:	4BB9Ch-4BB9Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_231_D
Reset:	soft
Address:	4BBA0h-4BBA3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_232_D
Reset:	soft
Address:	4BBA4h-4BBA7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_233_D
Reset:	soft
Address:	4BBA8h-4BBABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_234_D
Reset:	soft
Address:	4BBACH-4BBAFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_235_D
Reset:	soft
Address:	4BBB0h-4BBB3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_236_D
Reset:	soft
Address:	4BBB4h-4BBB7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_237_D
Reset:	soft

Address:	4BBB8h-4BBBBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_238_D
Reset:	soft
Address:	4BBBCh-4BBBFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_239_D
Reset:	soft
Address:	4BBC0h-4BBC3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_240_D
Reset:	soft
Address:	4BBC4h-4BBC7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_241_D
Reset:	soft
Address:	4BBC8h-4BBCBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_242_D
Reset:	soft
Address:	4BBCCh-4BBCFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_243_D
Reset:	soft
Address:	4BBD0h-4BBD3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_244_D
Reset:	soft
Address:	4BBD4h-4BBD7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_245_D
Reset:	soft
Address:	4BBD8h-4BBD Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_246_D
Reset:	soft

Address:	4BBDCh-4BBDFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_247_D
Reset:	soft
Address:	4BBE0h-4BBE3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_248_D
Reset:	soft
Address:	4BBE4h-4BBE7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_249_D
Reset:	soft
Address:	4BBE8h-4BBEBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_250_D
Reset:	soft
Address:	4BBECh-4BBEFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_251_D
Reset:	soft
Address:	4BBF0h-4BBF3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_252_D
Reset:	soft
Address:	4BBF4h-4BBF7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_253_D
Reset:	soft
Address:	4BBF8h-4BBFBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_254_D
Reset:	soft
Address:	4BBFCh-4BBFFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_255_D
Reset:	soft
There are 256 instances of this register format per display pipe.	



<b>Restriction</b>		
This register must be written only as a full 32 bit dword. Byte or word writes are not supported.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:24	<b>Reserved</b>
		Access: RO
		Format: MBZ
	23:16	<b>Red Legacy Palette Entry</b>
		Default Value: UUh
		Access: R/W
		Red legacy palette entry value.
	15:8	<b>Green Legacy Palette Entry</b>
		Default Value: UUh
		Access: R/W
		Green legacy palette entry value.
	7:0	<b>Blue Legacy Palette Entry</b>
Default Value: UUh		
Access: R/W		
Blue legacy palette entry value.		



## PAL\_PREC\_DATA

PAL_PREC_DATA	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	4A404h-4A407h
Name:	Pipe Precision Palette Data
ShortName:	PAL_PREC_DATA_A
Reset:	soft
Address:	4AC04h-4AC07h
Name:	Pipe Precision Palette Data
ShortName:	PAL_PREC_DATA_B
Reset:	soft
Address:	4B404h-4B407h
Name:	Pipe Precision Palette Data
ShortName:	PAL_PREC_DATA_C
Reset:	soft
Address:	4BC04h-4BC07h
Name:	Pipe Precision Palette Data
ShortName:	PAL_PREC_DATA_D
Reset:	soft
These are the precision palette entries used for the 10 bpc, split, and 12 bpc gamma. The Precision Palette Index Value indicates the precision palette location to be accessed through this register.	
Programming Notes	
For 10 bpc, program with the color 10 bit palette entry fraction value. For 12 bpc gamma odd indexes, program with the upper 10 bits of the color palette entry fraction value. For 12 bpc gamma even indexes, program the MSBs with the lower 6 bits of the color palette entry fraction value, then program all 0s in the LSBs. For split gamma indexes 0 to 511, program with the first gamma (before CSC) color 10 bit palette entry fraction value. For split gamma indexes 512 to 1023, program with the second gamma (after CSC) color 10 bit palette entry fraction value.	
For 12 bit Logarithmic Gamma Mode, the first 510 gamma entries are stored in the precision palette with 16 bits per color in a 0.16 format with 0 integer and 16 fractional bits (upper 10 bits in odd indexes, lower 6 bits in even indexes)	
Restriction	
This register must be written only as a full 32 bit dword. Byte or word writes are not supported.	

DWord	Bit	Description	
0	31:30	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	29:20	<b>Red Precision Palette Entry</b>	
		Default Value:	UUUUUUUUUUU <b>b</b>
		Access:	R/W
		Red precision palette entry value.	
	19:10	<b>Green Precision Palette Entry</b>	
		Default Value:	UUUUUUUUUUU <b>b</b>
		Access:	R/W
		Green precision palette entry value.	
	9:0	<b>Blue Precision Palette Entry</b>	
		Default Value:	UUUUUUUUUUU <b>b</b>
Access:		R/W	
Blue precision palette entry value.			



## PAL\_PREC\_INDEX

<b>PAL_PREC_INDEX</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	4A400h-4A403h			
Name:	Pipe Precision Palette Index			
ShortName:	PAL_PREC_INDEX_A			
Reset:	soft			
Address:	4AC00h-4AC03h			
Name:	Pipe Precision Palette Index			
ShortName:	PAL_PREC_INDEX_B			
Reset:	soft			
Address:	4B400h-4B403h			
Name:	Pipe Precision Palette Index			
ShortName:	PAL_PREC_INDEX_C			
Reset:	soft			
Address:	4BC00h-4BC03h			
Name:	Pipe Precision Palette Index			
ShortName:	PAL_PREC_INDEX_D			
Reset:	soft			
This index controls access to the array of precision palette data values.				
DWord	Bit	Description		
0	31:16	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	15	<b>Index Auto Increment</b>		
		Access:	R/W	
		This field enables the index auto increment.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	No Increment	Do not automatically increment the index value.
	1b	Auto Increment	Increment the index value with each read or write to the data register.	
	14:10	<b>Reserved</b>		
Access:		RO		
Format:		MBZ		

9:0	<b>Index Value</b>	
	Access:	R/W
	<p>This field indicates the data location to be accessed through the data register. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the current automatically calculated index value can be read here, and the index will roll over to 0 after reaching the end of the allowed range.</p>	
	<b>Value</b>	<b>Name</b>
	[0,1023]	



## PAL\_PREC\_MULTI\_SEG\_DATA

PAL_PREC_MULTI_SEG_DATA			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
<p>These are the precision palette entries used for the multi segment gamma. The Precision Palette Index Value indicates the precision palette location to be accessed through this register.</p>			
<b>Programming Notes</b>			
<p>For 10 bpc, program with the color 10 bit palette entry fraction value. For 12 bpc gamma odd indexes, program with the upper 10 bits of the color palette entry fraction value. For 12 bpc gamma even indexes, program the MSBs with the lower 6 bits of the color palette entry fraction value, then program all 0s in the LSBs.</p>			
<b>Restriction</b>			
<p>This register must be written only as a full 32 bit dword. Byte or word writes are not supported.</p>			
DWord	Bit	Description	
0	31:30	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	29:20	<b>Red Precision Palette Entry</b>	
		Default Value:	UUUUUUUUUUU <b>b</b>
		Access:	R/W
		Red precision palette entry value.	
	19:10	<b>Green Precision Palette Entry</b>	
		Default Value:	UUUUUUUUUUU <b>b</b>
		Access:	R/W
		Green precision palette entry value.	
	9:0	<b>Blue Precision Palette Entry</b>	
Default Value:		UUUUUUUUUUU <b>b</b>	
Access:		R/W	
Blue precision palette entry value.			

## PAL\_PREC\_MULTI\_SEG\_INDEX

PAL_PREC_MULTI_SEG_INDEX				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
This index controls access to the array of precision palette data values used in the multi-segment gamma mode.				
DWord	Bit	Description		
0	31:16	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	15	<b>Index Auto Increment</b>		
		Access:	R/W	
		This field enables the index auto increment.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	No Increment	Do not automatically increment the index value.
	1b	Auto Increment	Increment the index value with each read or write to the data register.	
	14:5	<b>Reserved</b>		
Access:		RO		
Format:		MBZ		
4:0	<b>Index Value</b>			
	Access:	R/W		
	This field indicates the data location to be accessed through the data register. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the current automatically calculated index value can be read here, and the index will roll over to 0 after reaching the end of the allowed range.			
	<b>Value</b>	<b>Name</b>		
	[0,17]			



## PASID Capability

<b>PASID_CAP_0_2_0_PCI - PASID Capability</b>		
Register Space:	PCI: 0/2/0	
Size (in bits):	16	
Address:	00114h	
PASID capability reports support for Process Address Space ID(PASID) on Device-2, compliant to PCI-Express PASID ECN.		
DWord	Bit	Description
0	15:13	<b>Reserved</b>
		Access: RO
		Format: MBZ
	12:8	<b>Maximum PASID Width</b>
		Default Value: 10100b
		Access: RO
		_Custom_GTIRreset: BUS
		Indicates the width of the PASID field supported by the Endpoint. Hardwired to 14h to indicate support for all PASID values (20 bits).
	7:4	<b>Reserved</b>
		Access: RO
		Format: MBZ
	3	<b>Reserved</b>
Access: RO		
Format: MBZ		
2	<b>Privilege Mode Supported</b>	
	Default Value: 0b	
	Access: RO	
	_Custom_GTIRreset: BUS	
	Hardwired to 0, the Endpoint supports operating in Non-privileged mode only, and will never request privileged mode in requests-with-PASID.	
1	<b>Execute Permission Supported</b>	
	Default Value: 0b	
	Access: RO	
	_Custom_GTIRreset: BUS	
	Hardwired to 0. 0 : The Endpoint will never Set the Execute Requested bit. 1 : The Endpoint supports sending TLPs that have the Execute Requests bit set.	



PASID_CAP_0_2_0_PCI - PASID Capability		
	0	<b>Reserved</b>
		Access: RO
		Format: MBZ



## PASID Control

PASID_CTRL_0_2_0_PCI - PASID Control			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	00116h		
Process Address Space ID (PASID) control for Device-2.			
DWord	Bit	Description	
0	15:4	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	3	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	2	<b>Privileged Mode Enable</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
	Hardwired to 0, the Endpoint is not permitted to request privileged mode in requests-with-PASID.		
	1	<b>Execute Permission Enable</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
	If Set, the Endpoint is permitted to request execute permission in requests-with-PASID. If Clear, the Endpoint is not permitted to do so. Behavior is undefined if this bit changes value when ATS Enable field in ATS Capability is Set. Processor graphics does not use this field. Software is expected to Set this field before configuring extended-context-entry for Device-2 with the Execute Request Enable field Set.		
0	<b>PASID Enable</b>		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
If Set, the Endpoint is permitted to generate requests-with-PASID. If Clear, the Endpoint is not permitted to do so. Behavior is undefined if this bit changes value when ATS Enable field in ATS Capability is Set. If Privileged Mode Supported field in PASID Capability register is Clear, then this field is treated as Reserved (0). Processor graphics does not use this field. Software is expected to Set this field before configuring extended-context-entry for Device-2 with Supervisor Request Enable field Set. For compatibility reasons, this field is implemented as RW.			

## PASID Extended Capability Header

PASID_EXTCAP_0_2_0_PCI - PASID Extended Capability Header			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00110h		
PASID capability reports support for Process Address Space ID(PASID) on Device-2, compliant to PCI-Express PASID ECN.			
DWord	Bit	Description	
0	31:20	<b>Next Capability Offset</b>	
		Default Value:	001000000000b
		Access:	RO
		_Custom_GTIReset:	BUS
			This is a hardwired pointer to the next item in the capabilities list.
	19:16	<b>Version</b>	
		Default Value:	0001b
		Access:	RO
		_Custom_GTIReset:	BUS
			Hardwired to capability version 1.
15:0	<b>Capability ID</b>		
	Default Value:	000000000011011b	
	Access:	RO	
	_Custom_GTIReset:	BUS	
		Hardwired to the PASID Extended Capability ID	



## PAT Index

PAT_INDEX - PAT Index		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	04800h	
Name:	PAT INDEX 0	
ShortName:	PAT_INDEX_0	
Address:	04804h	
Name:	PAT INDEX 1	
ShortName:	PAT_INDEX_1	
Address:	04808h	
Name:	PAT INDEX 2	
ShortName:	PAT_INDEX_2	
Address:	0480Ch	
Name:	PAT INDEX 3	
ShortName:	PAT_INDEX_3	
Address:	04810h	
Name:	PAT INDEX 4	
ShortName:	PAT_INDEX_4	
Address:	04814h	
Name:	PAT INDEX 5	
ShortName:	PAT_INDEX_5	
Address:	04818h	
Name:	PAT INDEX 6	
ShortName:	PAT_INDEX_6	
Address:	0481Ch	
Name:	PAT INDEX 7	
ShortName:	PAT_INDEX_7	
DWord	Bit	Description
0	31:4	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	3:2	<b>Reserved</b>
Access: RO		
Format: MBZ		

PAT_INDEX - PAT Index		
	1:0	<b>Mem Type</b>
		Default Value: 11b
		Access: R/W
		00: Uncacheable(UC) 01: Write Combining(WC) 10: Write through(WT) 11: Write back(WB)



## PCI Command

PCICMD_0_2_0_PCI - PCI Command					
Register Space:	PCI: 0/2/0				
Size (in bits):	16				
Address:	00004h				
This 16-bit register provides basic control over the IGD's ability to respond to PCI cycles. The PCICMD Register in the IGD disables the IGD PCI compliant primary accesses to main memory.					
DWord	Bit	Description			
0	15:11	<b>Reserved</b>			
		Access:	RO		
		Format:	MBZ		
	10	<b>Interrupt Disable</b>			
		Access:	RO		
		INTA signaling is not supported. This hardwired value implies no INTA interrupts will be generated. The PCIe spec indicates that if not implemented, bit should be RO and 0b. Note: It is counterintuitive as interrupt disable=0 indicates interrupts disabled but 0b and RO imply not implemented.			
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b
	Value	Name			
	0b				
	9	<b>Fast Back-to-Back</b>			
		Default Value:	0b		
		Access:	RO		
_Custom_GTIReset:		BUS			
Not Implemented. Hardwired to 0.					
8	<b>SERR Enable</b>				
	Access:	R/W			
	_Custom_GTIReset:	BUS			
	When set, this bit enables reporting of Non-fatal and Fatal errors detected by the Function to the Root Complex. Note that errors are reported if enabled either through this bit or through the PCI Express specific bits in the Device Control register.				
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b		
Value	Name				
0b					
7	<b>Wait Cycle Control</b>				
	Default Value:	0b			
	Access:	RO			
	_Custom_GTIReset:	BUS			
Not Implemented. Hardwired to 0.					

## PCICMD\_0\_2\_0\_PCI - PCI Command

6	<b>Parity Error Enable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	This bit controls the logging of poisoned TLPs in the primary Data parity error bit of the status register.	
	<b>Value</b>	<b>Name</b>
	0b	
5	<b>Video Palette Snooping</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
This bit is hardwired to 0 to disable snooping.		
4	<b>Memory Write and Invalidate Enable</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
Hardwired to 0. The IGD does not support memory write and invalidate commands.		
3	<b>Special Cycle Enable</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
This bit is hardwired to 0. The IGD ignores Special cycles.		
2	<b>Bus Primary Enable</b>	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIRreset:	BUS
0: Disable IGD bus primarying. 1: Enable the IGD to function as a PCI compliant primary.		
1	<b>Memory Access Enable</b>	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIRreset:	BUS
This bit controls the IGD's response to memory space accesses. 0: Disable. 1: Enable.		

## PCICMD\_0\_2\_0\_PCI - PCI Command

0	<b>I/O Access Enable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Default Value:</td> <td style="text-align: center; padding: 2px;">0b</td> </tr> <tr> <td style="padding: 2px;">Access:</td> <td style="text-align: center; padding: 2px;">R/W</td> </tr> <tr> <td style="padding: 2px;">_Custom_GTIRreset:</td> <td style="text-align: center; padding: 2px;">BUS</td> </tr> </table> <p style="font-size: small; margin-top: 5px;">This bit controls the IGD's response to I/O space accesses. 0: Disable. 1: Enable. This field is RO 1'b0 if DEV2CTL[0] IOBARDIS at offset 0x58 is 1b. Read-only with 0 defaults when display is not present.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						



## PCI Express Capability

PCIECAP_0_2_0_PCI - PCI Express Capability			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	00072h		
PCI Express Capability			
DWord	Bit	Description	
0	15:14	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	13:9	<b>Interrupt Message Number</b>	
		Default Value:	00000b
		Access:	RO
		_Custom_GTIReset:	BUS
		This field indicates which MSI vector is used for the interrupt message generated in association with any of the status bits of this Capability structure. Since this device only supports one MSI vector, this field is hardwired to 0.	
	8	<b>Slot Implemented</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
	This field is hardwired to 0 for an endpoint device.		
	7:4	<b>Device Type</b>	
		Default Value:	0000b
		Access:	RO
_Custom_GTIReset:		BUS	
This field is hardwired to 0h to indicate a PCIe Endpoint.			
3:0	<b>Capability Version</b>		
	Default Value:	0010b	
	Access:	RO	
	_Custom_GTIReset:	BUS	
This field is hardwired to 2h per the PCI Express Base Specification.			



## PCI Express Capability Header

PCIECAPHDR_0_2_0_PCI - PCI Express Capability Header			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	00070h		
PCI Express Capability Header			
DWord	Bit	Description	
0	15:8	<b>Next Capability Pointer</b>	
		Default Value:	10101100b
		Access:	RO
		_Custom_GTIReset:	BUS
	This field is hardwired to point to the next PCI Capability structure, the MSI Capabilities at ACh.		
	7:0	<b>Capability Identifier</b>	
		Default Value:	00010000b
Access:		RO	
_Custom_GTIReset:		BUS	
This field is hardwired to 10h to indicate that this is a PCI Express Capability structure.			

## PCI Express Device Control

DEVICECTL_0_2_0_PCI - PCI Express Device Control			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	00078h		
PCI Express Device Control			
DWord	Bit	Description	
0	15	<b>Initiate Function Level Reset</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
<p>A write of 1b initiates Function Level Reset to the Function. During FLR, a read will return 1b since device 2 reads abort. If a local panel is powered on and configured to power down on reset, the FLR will typically take several hundred milliseconds to complete. The worst possible, although unrealistic, delay is 5 seconds.</p>			
14:12		<b>Max Read Request Size</b>	
		Default Value:	000b
		Access:	RO
		_Custom_GTIReset:	BUS
<p>Functions that do not generate Read Requests larger than 128 bytes and Functions that do not generate Read Requests on their own behalf are permitted to implement this field as Read Only (RO) with a value of 000b.</p>			
11		<b>Enable No Snoop</b>	
		Default Value:	1b
		Access:	R/W
		_Custom_GTIReset:	BUS
<p>If this bit is Set, the Function is permitted to Set the No Snoop bit in the Requester Attributes of transactions it initiates that do not require hardware enforced cache coherency. Note that setting this bit to 1b should not cause a Function to Set the No Snoop attribute on all transactions that it initiates. Even when this bit is Set, a Function is only permitted to Set the No Snoop attribute on a transaction when it can guarantee that the address of the transaction is not stored in any cache in the system. This bit is permitted to be hardwired to 0b if a Function would never Set the No Snoop attribute in transactions it initiates. Default value of this bit is 1b.</p>			

## DEVICECTL\_0\_2\_0\_PCI - PCI Express Device Control

10	<b>Aux Power PM Enable</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
Functions that do not implement this capability hardwire this bit to 0b.		
9	<b>Phantom Functions Enable</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
Functions that do not implement this capability hardwire this bit to 0b.		
8	<b>Extended Tag field Enable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIRreset:	BUS
When Set, this bit enables a function to use an 8-bit Tag field as a requester. If the bit is clear, the function is restricted to a 5-bit Tag field. Functions that do not implement this capability hardwire this bit to 0b.		
7:5	<b>Max Payload Size</b>	
	Default Value:	000b
	Access:	RO
	_Custom_GTIRreset:	BUS
Functions that support only the 128-byte max payload size are permitted to hardwire this field to 000b.		
4	<b>Enable Relaxed Ordering</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIRreset:	BUS
If this bit is Set, the Function is permitted to set the Relaxed Ordering bit in the Attributes field of transactions it initiates that do not require strong write ordering. A Function is permitted to hardwire this bit to 0b if it never sets the Relaxed Ordering attribute in transactions it initiates as a Requester. Default value of this bit is 1b.		

## DEVICECTL\_0\_2\_0\_PCI - PCI Express Device Control

3	<p><b>Unsupported Request Response Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>A PCIe endpoint. This bit, in conjunction with other bits, controls the signaling of Unsupported Request Errors by sending error Messages (see Section 6.2.5). For a multi-Function device, this bit controls error reporting for each Function from point-of-view of the respective Function this bit to 0b.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
2	<p><b>Fatal Error Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This bit, in conjunction with other bits, controls sending ERR_FATAL Messages (see Section 6.2.5 and Section 6.2.6 for details).</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
1	<p><b>Non-Fatal Error Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This bit, in conjunction with other bits, controls sending ERR_NONFATAL Messages (see Section 6.2.5 and Section 6.2.6 for details).</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
0	<p><b>Correctable Error Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This bit, in conjunction with other bits, controls sending ERR_COR Messages (see Section 6.2.5 and Section 6.2.6 for details).</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						



## PCI Express Device Status Register

DEVICESTS_0_2_0_PCI - PCI Express Device Status Register			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	0007Ah		
PCI Express Capability Structure			
DWord	Bit	Description	
0	15:6	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	5	<b>Transactions Pending</b>	
		Default Value:	0b
Access:		RO Variant	
_Custom_GTIReset:		BUS	
When Set, this bit indicates that the Function has issued Non-Posted Requests that have not been completed. A Function reports this bit is cleared only when all outstanding Non-Posted Requests have completed or have been terminated by the Completion Timeout mechanism. This bit must also be cleared upon the completion of an FLR.			
4	<b>Aux Power Detected</b>		
	Default Value:	0b	
	Access:	RO	
	_Custom_GTIReset:	BUS	
Functions that require Aux power report this bit as Set if Aux power is detected by the Function. Hardwired to 0b, the integrated graphics device does not require Aux power.			
3	<b>Unsupported Request Detected</b>		
	Default Value:	0b	
	Access:	R/WC	
	_Custom_GTIReset:	BUS	
This bit indicates the Function received an Unsupported Request.			
2	<b>Fatal Error Detected</b>		
	Default Value:	0b	
	Access:	R/WC	
	_Custom_GTIReset:	BUS	
This bit indicates status of fatal errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control Register.			

## DEVICESTS\_0\_2\_0\_PCI - PCI Express Device Status Register

1	<p><b>Non-Fatal Error Detected</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/WC</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This bit indicates status of non fatal errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control Register.</p>	Default Value:	0b	Access:	R/WC	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/WC						
_Custom_GTIRreset:	BUS						
0	<p><b>Correctable Error Detected</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/WC</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This bit indicates status of correctable errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control Register.</p>	Default Value:	0b	Access:	R/WC	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/WC						
_Custom_GTIRreset:	BUS						



## PCI Mirror of GMCH Graphics Control

MGGC0_0_2_0_PCI - PCI Mirror of GMCH Graphics Control								
Register Space:	PCI: 0/2/0							
Size (in bits):	16							
Address:	00050h							
Mirror of GGC register from GTTMMADR Space at offset 0x108040.								
DWord	Bit	Description						
0	15:8	<p><b>GMS</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>05h</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Mirrored from GTTMMADR Space offset 0x108040.            This field reflects amount of Main Memory that is pre-allocated to support the Internal Graphics device in VGA (non-linear) and Native (linear) modes. It corresponds to DSM (Data Stolen Memory region) region.</p> <p>00h:0MB            01h:32MB            02h:64MB            03h:96MB            04h:128MB            05h:160MB            06h:192MB            07h:224MB            08h:256MB            09h:288MB            0Ah:320MB            0Bh:352MB            0Ch:384MB            0Dh:416MB            0Eh:448MB            0Fh:480MB            10h:512MB            11h - 1Fh: Reserved            20h:1024MB            21h - 2Fh: Reserved            30h:1536MB            31h - 3Fh: Reserved            40h: 2048MB            41h - EFh: Reserved            F0h: 4MB            F1h: 8MB            F2h: 12MB            F3h: 16MB            F4h: 20MB</p>	Default Value:	05h	Access:	RO Variant	_Custom_GTIReset:	BUS
Default Value:	05h							
Access:	RO Variant							
_Custom_GTIReset:	BUS							



## MGGC0\_0\_2\_0\_PCI - PCI Mirror of GMCH Graphics Control

F5h: 24MB  
 F6h: 28MB  
 F7h: 32MB  
 F8h: 36MB  
 F9h: 40MB  
 FAh: 44MB  
 FBh: 48MB  
 FCh: 52MB  
 FDh: 56MB  
 FEh: 60MB  
 FFh: Reserved Hardware functionality in case of programming this value to Reserved is not guaranteed.

7:6

**GGMS**

Default Value:	00b
Access:	RO Variant
_Custom_GTIRreset:	BUS

Mirrored from GTTMMADR Space offset 0x108040.  
 This field is used to select the amount of Main Memory that is pre-allocated to support the Graphics Translation Table.  
 0x0:No Preallocated Memory  
 0x1:2MB of Preallocated Memory  
 0x2:4MB of Preallocated Memory  
 0x3:8MB of Preallocated Memory

5:3

**Reserved**

Access:	RO
Format:	MBZ

2

**VAMEN**

Default Value:	0b
Access:	RO Variant
_Custom_GTIRreset:	BUS

Mirrored from GTTMMADR Space offset 0x108040.  
 Enables the use of the iGFX engines for Versatile Acceleration.  
 0 - GFX engines are in GFX Mode. Gfx Device Class Code is 030000h.  
 1 - GFX engines are in Versatile Acceleration Mode. Gfx Device Class Code is 038000h.



## MGGC0\_0\_2\_0\_PCI - PCI Mirror of GMCH Graphics Control

1	<b>IVD</b>					
	<table border="1"><tr><td>Default Value:</td><td>0b</td></tr><tr><td>Access:</td><td>RO Variant</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> <p>Mirrored from GTTMMADR Space offset 0x108040. 0: Enable. Gfx Device claims VGA memory and IO cycles, the Sub-Class Code within Class Code register is 00. 1: Disable. Gfx Device does not claim VGA cycles (Mem and IO), and the Sub- Class Code field within Class Code register is 80.</p>	Default Value:	0b	Access:	RO Variant	_Custom_GTIReset:
Default Value:	0b					
Access:	RO Variant					
_Custom_GTIReset:	BUS					
0	<b>SPARE</b>					
	<table border="1"><tr><td>Default Value:</td><td>0b</td></tr><tr><td>Access:</td><td>RO Variant</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> <p>Mirrored from GTTMMADR Space offset 0x108040.</p>	Default Value:	0b	Access:	RO Variant	_Custom_GTIReset:
Default Value:	0b					
Access:	RO Variant					
_Custom_GTIReset:	BUS					

## PCI Status

PCISTS2_0_2_0_PCI - PCI Status						
Register Space:	PCI: 0/2/0					
Size (in bits):	16					
Address:	00006h					
<p>PCISTS is a 16-bit status register that reports the occurrence of a PCI compliant primary abort and PCI compliant target abort. PCISTS also indicates the DEVSEL# timing that has been set by the IGD.</p>						
DWord	Bit	Description				
0	15	<b>Detected Parity Error</b>				
		Access:	R/W One Clear			
		_Custom_GTIReset:	BUS			
		Set whenever a poisoned TLP is received, regardless of Parity Error Response bit in the command register. This bit is set by a function whenever it receives a poisoned TLP, regardless of the state Parity Error Response bit in the Command register.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b	
Value	Name					
0b						
	14	<b>Signaled System Error</b>				
		Access:	R/W One Clear			
		_Custom_GTIReset:	BUS			
		Set if ERR_FATAL or ERR_NONFATAL message sent and SERR Enable in command register=1. Gfx device sets after sending ERR_FATAL or ERR_NONFATAL message.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b	
Value	Name					
0b						
	13	<b>Received Primary Abort Status</b>				
		Access:	R/W One Clear			
		_Custom_GTIReset:	BUS			
		Received completion with an unsupported Request (UR) completion status. Set if Gfx device receives UR completion Valid Values.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b	
Value	Name					
0b						
	12	<b>Received Target Abort Status</b>				
		Access:	R/W One Clear			
		_Custom_GTIReset:	BUS			
		Set if requester receives completion with completer abort. Set if SGunit receives Target Abort completion.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b	
Value	Name					
0b						

## PCISTS2\_0\_2\_0\_PCI - PCI Status

	11	<b>Signaled Target Abort Status</b>		
		Default Value:	0b	
		Access:	RO	
		_Custom_GTIReset:	BUS	
			Hardwired to 0. The IGD does not use target abort semantics.	
	10:9	<b>DEVSEL Timing</b>		
		Default Value:	00b	
		Access:	RO	
		_Custom_GTIReset:	BUS	
			Hardwired to 00.	
	8	<b>Primary Data Parity Error Detected</b>		
		Default Value:	0b	
		Access:	R/W One Clear	
		_Custom_GTIReset:	BUS	
			<p>This bit is set by an Endpoint Function if the Parity Error Response bit in the Command register is 1b and either of the following two conditions occurs:</p> <ul style="list-style-type: none"> <li>• Endpoint receives a Poisoned Completion</li> <li>• Endpoint transmits a Poisoned Request</li> </ul> <p>If the Parity Error Response bit is 0b, this bit is never set.</p>	
	7	<b>Fast Back-to-Back</b>		
		Default Value:	0b	
		Access:	RO	
		_Custom_GTIReset:	BUS	
			Hardwired to 0 to be compliant to PCI Express Base Spec (rev 3.0).	
6	<b>User Defined Format</b>			
	Default Value:	0b		
	Access:	RO		
	_Custom_GTIReset:	BUS		
		Hardwired to 0.		
5	<b>66 MHz PCI Capable</b>			
	Default Value:	0b		
	Access:	RO		
	_Custom_GTIReset:	BUS		
		Hardwired to 0.		

## PCISTS2\_0\_2\_0\_PCI - PCI Status

	4	<b>Capability List</b>	
		Default Value:	1b
		Access:	RO
		_Custom_GTIRreset:	BUS
	This bit is hardwired to 1 to indicate that the register at 34h provides an offset into the function's PCI Configuration Space containing a pointer to the location of the first item in the list.		
	3	<b>Interrupt Status</b>	
		Access:	RO
		Read only '0 since INT signal is not supported.	
		<b>Value</b>	<b>Name</b>
	0b		
2:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	



## PCU Interrupt Definition

PCU Interrupt Definition				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	444E0h-444EFh			
Name:	PCU Interrupts			
ShortName:	PCU_INTERRUPT			
<p>This table indicates which events are mapped to each bit of the PCU Interrupt registers.</p> <p>0x444E0 = ISR            0x444E4 = IMR            0x444E8 = IIR            0x444EC = IER</p>				
DWord	Bit	Description		
0	31	<b>DDIA DC9 HPD</b> <table border="1"> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> This field indicates DDIA hotplug activity was detected during DC9.	_Custom_GTIRreset:	BUS
	_Custom_GTIRreset:	BUS		
	30	<b>DDIB DC9 HPD</b> <table border="1"> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> This field indicates DDIB hotplug activity was detected during DC9.	_Custom_GTIRreset:	BUS
	_Custom_GTIRreset:	BUS		
	29	<b>DDIC DC9 HPD</b> <table border="1"> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> This field indicates DDIC hotplug activity was detected during DC9.	_Custom_GTIRreset:	BUS
	_Custom_GTIRreset:	BUS		
	28	<b>Spare_28</b> <table border="1"> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS
	_Custom_GTIRreset:	BUS		
27	<b>Spare_27</b> <table border="1"> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS	
_Custom_GTIRreset:	BUS			
26	<b>Spare_26</b> <table border="1"> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> Spare bit	_Custom_GTIRreset:	BUS	
_Custom_GTIRreset:	BUS			
25	<b>PCU_Pcode2driver_Mailbox_Event</b> <table border="1"> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	_Custom_GTIRreset:	BUS	
_Custom_GTIRreset:	BUS			

## PCU Interrupt Definition

	24	<b>PCU_Thermal_Event</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS
	23	<b>Spare_23</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS
			Spare bit	
	22	<b>Spare_22</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS
			Spare bit	
	21	<b>Spare_21</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS
			Spare bit	
	20	<b>Spare_20</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS
			Spare bit	
	19	<b>Spare_19</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS
		Spare bit		
18	<b>Spare_18</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS	
		Spare bit		
17	<b>Spare_17</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS	
		Spare bit		
16	<b>Spare_16</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS	
		Spare bit		
15	<b>Spare_15</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS	
		Spare bit		

## PCU Interrupt Definition

	14	<b>Spare_14</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS
			Spare bit	
	13	<b>Spare_13</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS
			Spare bit	
	12	<b>Spare_12</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS
			Spare bit	
	11	<b>Spare_11</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS
			Spare bit	
	10	<b>Spare_10</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS
			Spare bit	
9	<b>Spare_9</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS	
		Spare bit		
8	<b>Spare_8</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS	
		Spare bit		
7	<b>Spare_7</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS	
		Spare bit		
6	<b>Spare_6</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS	
		Spare bit		
5	<b>Spare_5</b>	<input type="checkbox"/> _Custom_GTIRreset:	BUS	
		Spare bit		



## PCU Interrupt Definition

4	<b>Spare_4</b>			
	_Custom_GTIRreset:		BUS	
	Spare bit			
	3	<b>Spare_3</b>		
		_Custom_GTIRreset:		BUS
Spare bit				
2		<b>Spare_2</b>		
		_Custom_GTIRreset:		BUS
	Spare bit			
	1	<b>Spare_1</b>		
		_Custom_GTIRreset:		BUS
KVMR Release Display Enable - This field indicates that KVMR is no longer requesting driver to enable a display output.				
0		<b>Spare_0</b>		
		_Custom_GTIRreset:		BUS
	KVMR Request Display Enable -This field indicates that KVMR is requesting driver to enable a display output.			



## Persistent Batch Buffer State Register

<b>PRT_BB_STATE - Persistent Batch Buffer State Register</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
_Custom_GTIReset:	DEV
Address:	02120h-02127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_RCSUNIT_CTX
Address:	22120h-22127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_BCSUNIT_CTX
Address:	1C0120h-1C0127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_VCSUNIT0_CTX
Address:	1C4120h-1C4127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_VCSUNIT1_CTX
Address:	1C8120h-1C8127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_VECSUNIT0_CTX
Address:	1D0120h-1D0127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_VCSUNIT2_CTX
Address:	1D4120h-1D4127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_VCSUNIT3_CTX
Address:	1D8120h-1D8127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_VECSUNIT1_CTX
Address:	1E0120h-1E0127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_VCSUNIT4_CTX
Address:	1E4120h-1E4127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_VCSUNIT5_CTX

## PRT\_BB\_STATE - Persistent Batch Buffer State Register

Address:	1E8120h-1E8127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_VECSUNIT2_CTX
Address:	1F0120h-1F0127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_VCSUNIT6_CTX
Address:	1F4120h-1F4127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_VCSUNIT7_CTX
Address:	1F8120h-1F8127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_VECSUNIT3_CTX
Address:	1A120h-1A127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_CCSUNIT0_CTX
Address:	1C120h-1C127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_CCSUNIT1_CTX
Address:	1E120h-1E127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_CCSUNIT2_CTX
Address:	26120h-26127h
Name:	PRT_BB_STATE
ShortName:	PRT_BB_STATE_CCSUNIT3_CTX

This register holds the details of the Persistent Batch Buffer. This register have valid values only when the Persistent Batch Buffer Valid bit is set to 1.

This register is part of the context state and context save/restored on a context switch.

DWord	Bit	Description			
0..1	63:57	<b>Reserved</b>			
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
56:48	<b>Reserved</b>				
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				

## PRT\_BB\_STATE - Persistent Batch Buffer State Register

47:32	<b>Persistent Batch Buffer Head Pointer UDW</b> This field specifies the DWord-aligned Graphics Memory Address Upper DWORD of the persistent batch buffer.										
31:2	<b>Persistent Batch Buffer Head Pointer LDW</b> Access: R/W Format: GraphicsAddress[31:2] This field specifies the DWord-aligned Graphics Memory Address Lower DWROD of the persistent batch buffer.										
1	<b>Address Space Indicator</b> Access: R/W <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr style="background-color: #e1eef6;"> <th style="text-align: left;">Value</th> <th style="text-align: left;">Name</th> <th style="text-align: left;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>GGTT <b>[Default]</b></td> <td>This Batch buffer is located in GGTT memory and is privileged</td> </tr> <tr> <td>1h</td> <td>PPGTT</td> <td>This Batch buffer is located in PPGTT memory and is non-privileged.</td> </tr> </tbody> </table>		Value	Name	Description	0h	GGTT <b>[Default]</b>	This Batch buffer is located in GGTT memory and is privileged	1h	PPGTT	This Batch buffer is located in PPGTT memory and is non-privileged.
Value	Name	Description									
0h	GGTT <b>[Default]</b>	This Batch buffer is located in GGTT memory and is privileged									
1h	PPGTT	This Batch buffer is located in PPGTT memory and is non-privileged.									
0	<b>Persistent Batch Buffer Valid</b> Access: R/W Format: U1 <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr style="background-color: #e1eef6;"> <th style="text-align: left;">Value</th> <th style="text-align: left;">Name</th> <th style="text-align: left;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Invalid <b>[Default]</b></td> <td>Persistent Batch buffer Invalid</td> </tr> <tr> <td>1h</td> <td>Valid</td> <td>Persistent Batch buffer Valid</td> </tr> </tbody> </table>		Value	Name	Description	0h	Invalid <b>[Default]</b>	Persistent Batch buffer Invalid	1h	Valid	Persistent Batch buffer Valid
Value	Name	Description									
0h	Invalid <b>[Default]</b>	Persistent Batch buffer Invalid									
1h	Valid	Persistent Batch buffer Valid									

## PF Resizable BAR Capability

PF_RESIZE_BAR_CAP_0_2_0_PCI - PF Resizable BAR Capability								
Register Space:	PCI: 0/2/0							
Size (in bits):	32							
Address:	00424h							
PF Resizable capability reports support for PF Resizing of Gfx device PF LMEMBAR sizes.								
DWord	Bit	Description						
0	31:24	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	23:12	<b>PFSUPSIZES</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>111111111111b</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Default Value:	111111111111b	Access:	RO Variant	_Custom_GTIReset:	BUS
		Default Value:	111111111111b					
		Access:	RO Variant					
_Custom_GTIReset:	BUS							
<p>Bits 14:12 are hardwired to reset value shown.</p> <p>Bits 23:15 are controlled by fuses and are override-able via CSC writing to an MMIO register.</p> <p>----</p> <p>Bit 12=Function will operate with BAR sized to 256MB.</p> <p>Bit 13=Function will operate with BAR sized to 512MB.</p> <p>Bit 14=Function will operate with BAR sized to 1GB.</p> <p>Bit 15=Function will operate with BAR sized to 2GB.</p> <p>Bit 16=Function will operate with BAR sized to 4GB.</p> <p>Bit 17=Function will operate with BAR sized to 8GB.</p> <p>Bit 18=Function will operate with BAR sized to 16GB.</p> <p>Bit 19=Function will operate with BAR sized to 32GB.</p> <p>Bit 20=Function will operate with BAR sized to 64GB.</p> <p>Bit 21=Function will operate with BAR sized to 128GB.</p> <p>Bit 22=Function will operate with BAR sized to 256GB.</p> <p>Bit 23=Function will operate with BAR sized to 512GB.</p>								



## PF\_RESIZE\_BAR\_CAP\_0\_2\_0\_PCI - PF Resizable BAR Capability

11:4	<b>PFUNSUPSIZES</b>	
	Default Value:	00000000b
	Access:	RO
	_Custom_GTIRreset:	BUS
	Hardwired to 0s. Bit 4=Function will operate with BAR sized to 1MB. Bit 5=Function will operate with BAR sized to 2MB. Bit 6=Function will operate with BAR sized to 4MB. Bit 7=Function will operate with BAR sized to 8MB. Bit 8=Function will operate with BAR sized to 16MB. Bit 9=Function will operate with BAR sized to 32MB. Bit 10=Function will operate with BAR sized to 64MB. Bit 11=Function will operate with BAR sized to 128MB.	
3:0	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ

## PF Resizable BAR Control

PF_RESIZABLE_BAR_CTRL_0_2_0_PCI - PF Resizable BAR Control								
Register Space:	PCI: 0/2/0							
Size (in bits):	32							
Address:	00428h							
PF Resizable BAR control for Gfx device.								
DWord	Bit	Description						
0	31:14	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	13:8	<b>PF BAR Size</b>						
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>PF Bar Size - This is an encode value.            0=1MB (2<sup>20</sup>)            1=2MB (2<sup>21</sup>)            2=4MB (2<sup>22</sup>)            3=8MB (2<sup>23</sup>)            ...            08=256MB (default)            ...            13=8GB            14=16GB            15=32GB            16=64GB            ...            43=8EB (2<sup>63</sup>)</p> <p>The default value of this field is equal to the default size of the address space that the PFBAR resource is requesting via the PFBAR's Read-only bits. Behavior is undefined if a value is written in the field and the corresponding supported size bit is not Set in the PF Resizable BAR Capability or PF Resizable BAR control registers.</p> <p>When this register field is programmed, the value is immediately reflected in the size of the resource, as encoded in the number of read-only bits in the PF BAR.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>001000b</td> <td>[Default]</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	BUS	Value	Name
Access:	R/W							
_Custom_GTIReset:	BUS							
Value	Name							
001000b	[Default]							

## PF\_RESIZABLE\_BAR\_CTRL\_0\_2\_0\_PCI - PF Resizable BAR Control

	7:5	<b>Num of Resizable BARs</b>	
		Default Value:	001b
		Access:	RO
		_Custom_GTIRreset:	BUS
		<p>Hardwired to 1.            Indicates the total number of resizable BARs in the capability structure for the function.            The value of this field must be in the range of 1h to 6h.</p>	
	4:0	<b>Bar Index</b>	
		Default Value:	02h
		Access:	RO
		_Custom_GTIRreset:	BUS
		<p>0=PF BAR at offset 10h            1=PF BAR at offset 14h            2=PF BAR at offset 18h            3=PF BAR at offset 1Ch            4=PF BAR at offset 20h            5=VF BARat offset 24h            For a 64-bit Base address register, the BAR index indicates the lower Dword.            This value indicates which BAR supports a negotiable size.</p>	



## PF Resizable Capability Header

DWord		Bit	Description																
Register Space:		PCI: 0/2/0																	
Size (in bits):		32																	
Address:		00420h																	
PF Resizable capability allows the PF LMEMBAR value to be resized.																			
0	31:20	<b>Next Capability Offset</b> <table border="1"> <tr> <td>Access:</td> <td>RO Variant</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">If SRIOV is enabled by fuse, this is a hardwired pointer to the next item in the capabilities list (0x220 VF Resizable BAR Extended Capability Header).</td> </tr> <tr> <td colspan="2">If SRIOV is disabled by fuse, this is a hardwired pointer to the next item in the capabilities list (0x400 LTR Extended Capability Header).</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>001000100000b</td> <td>[Default]</td> </tr> <tr> <td>010000000000b</td> <td></td> </tr> </tbody> </table>		Access:	RO Variant	_Custom_GTIRreset:	BUS	Description		If SRIOV is enabled by fuse, this is a hardwired pointer to the next item in the capabilities list (0x220 VF Resizable BAR Extended Capability Header).		If SRIOV is disabled by fuse, this is a hardwired pointer to the next item in the capabilities list (0x400 LTR Extended Capability Header).		Value	Name	001000100000b	[Default]	010000000000b	
Access:	RO Variant																		
_Custom_GTIRreset:	BUS																		
Description																			
If SRIOV is enabled by fuse, this is a hardwired pointer to the next item in the capabilities list (0x220 VF Resizable BAR Extended Capability Header).																			
If SRIOV is disabled by fuse, this is a hardwired pointer to the next item in the capabilities list (0x400 LTR Extended Capability Header).																			
Value	Name																		
001000100000b	[Default]																		
010000000000b																			
	19:16	<b>Version</b> <table border="1"> <tr> <td>Default Value:</td> <td>0001b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Hardwired to capability version 1.</p>		Default Value:	0001b	Access:	RO	_Custom_GTIRreset:	BUS										
Default Value:	0001b																		
Access:	RO																		
_Custom_GTIRreset:	BUS																		
	15:0	<b>Capability ID</b> <table border="1"> <tr> <td>Default Value:</td> <td>0000000000010101b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Hardwired to 0015h which is the PCI Express Extended Cap ID for the Resizable BAR capability.</p>		Default Value:	0000000000010101b	Access:	RO	_Custom_GTIRreset:	BUS										
Default Value:	0000000000010101b																		
Access:	RO																		
_Custom_GTIRreset:	BUS																		



## PHY\_MISC

<b>PHY_MISC</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	64C00h-64C03h	
Name:	PHY_MISC_A	
ShortName:	PHY_MISC_A	
Reset:	global	
Address:	64C04h-64C07h	
Name:	PHY_MISC_B	
ShortName:	PHY_MISC_B	
Reset:	global	
Address:	64C08h-64C0Bh	
Name:	PHY_MISC_C	
ShortName:	PHY_MISC_C	
Reset:	global	
Address:	64C0Ch-64C0Fh	
Name:	PHY_MISC_D	
ShortName:	PHY_MISC_D	
Reset:	global	
Address:	64C14h-64C17h	
Name:	PHY_MISC_TC1	
ShortName:	PHY_MISC_TC1	
Reset:	global	
<b>This register is on the ungated clock and the chip reset, not the FLR.</b>		
DWord	Bit	Description
0	31	<b>Reserved</b> Access: <span style="float: right;">R/W</span>
	30	<b>Reserved</b> Access: <span style="float: right;">R/W</span>
	29	<b>Reserved</b> Access: <span style="float: right;">R/W</span>
	28	<b>Reserved</b> Access: <span style="float: right;">R/W</span>

## PHY\_MISC

<b>PHY_MISC</b>		
27:24	<b>Reserved</b>	
	Access: RO	
	Format: MBZ	
	23	<b>dp_tx0_ack</b>
		Default Value: 0b
		Access: RO
	indicates the requested TX setting is completed. Stays asserted until the request input is de-asserted. Also asserts during lane reset.	
	22	<b>dp_tx1_ack</b>
		Default Value: 0b
		Access: RO
	See tx0 ack description.	
	21	<b>dp_tx2_ack</b>
		Default Value: 0b
		Access: RO
See tx0 ack description.		
20	<b>dp_tx3_ack</b>	
	Default Value: 0b	
	Access: RO	
See tx0 ack description.		
19:12	<b>Reserved</b>	
	Access: RO	
	Format: MBZ	
11:10	<b>Reserved</b>	
	Access: R/W	
9:8	<b>Reserved</b>	
	Access: R/W	
7:6	<b>Reserved</b>	
	Access: R/W	
5:4	<b>Reserved</b>	
	Access: R/W	
3:0	<b>Reserved</b>	
	Access: RO	
	Format: MBZ	



## PHY\_MISC1

<b>PHY_MISC1</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	64D00h-64D03h			
Name:	PHY_MISC1_A			
ShortName:	PHY_MISC1_A			
Reset:	global			
Address:	64D04h-64D07h			
Name:	PHY_MISC1_B			
ShortName:	PHY_MISC1_B			
Reset:	global			
Address:	64D08h-64D0Bh			
Name:	PHY_MISC1_C			
ShortName:	PHY_MISC1_C			
Reset:	global			
Address:	64D0Ch-64D0Fh			
Name:	PHY_MISC1_D			
ShortName:	PHY_MISC1_D			
Reset:	global			
Address:	64D14h-64D17h			
Name:	PHY_MISC1_TC1			
ShortName:	PHY_MISC1_TC1			
Reset:	global			
<b>This register is on the ungated clock and the chip reset, not the FLR.</b>				
DWord	Bit	Description		
0	31	<b>dp_tx0_data_en</b>		
		<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>output driver is de-asserted when dp_txX_data_en is low OR when lane is not in P0.</p>	Default Value:	0b
Default Value:	0b			
Access:	R/W			
	30	<b>dp_tx0_disable</b>		
		<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Asynchronous disable of terminations</p>	Default Value:	0b
Default Value:	0b			
Access:	R/W			

## PHY\_MISC1

	This can be changed only when TX clock is disabled (txX_pstate[1:0]=P2/P3 or txX_reset=1.	
29	<b>dp_tx0_reset</b>	
	Default Value:	0b
	Access:	R/W
	TX reset. Resets TX datapath, all the transmitter settings and state machines, including common-mode adjustments and receiver detection state machines.	
28	<b>dp_tx0_clk_rdy</b>	
	Default Value:	0b
	Access:	R/W
	TX input clock ready. When dp_txX_clk is active and stable, dp_txX_clk_rdy should be asserted at the same time for all TX lanes and remain active as long as the link is active (for example, P0) even if some of the lanes in the link are powered down or in reset. .	
27	<b>dp_tx1_data_en</b>	
	Default Value:	0b
	Access:	R/W
	output driver is de-asserted when dp_txX_data_en is low OR when lane is not in P0.	
26	<b>dp_tx1_disable</b>	
	Default Value:	0b
	Access:	R/W
	Asynchronous disable of terminations This can be changed only when TX clock is disabled (txX_pstate[1:0]=P2/P3 or txX_reset=1.	
25	<b>dp_tx1_reset</b>	
	Default Value:	0b
	Access:	R/W
	TX reset. Resets TX datapath, all the transmitter settings and state machines, including common-mode adjustments and receiver detection state machines.	
24	<b>dp_tx1_clk_rdy</b>	
	Default Value:	0b
	Access:	R/W
	TX input clock ready. When dp_txX_clk is active and stable, dp_txX_clk_rdy should be asserted at the same time for all TX lanes and remain active as long as the link is active (for example, P0) even if some of the lanes in the link are powered down or in reset. .	
23	<b>dp_tx2_data_en</b>	
	Default Value:	0b

## PHY\_MISC1

		Access:	R/W
		output driver is de-asserted when dp_txX_data_en is low OR when lane is not in P0.	
22	<b>dp_tx2_disable</b>		
		Default Value:	0b
		Access:	R/W
		Asynchronous disable of terminations This can be changed only when TX clock is disabled (txX_pstate[1:0]=P2/P3 or txX_reset=1.	
21	<b>dp_tx2_reset</b>		
		Default Value:	0b
		Access:	R/W
		TX reset. Resets TX datapath, all the transmitter settings and state machines, including common-mode adjustments and receiver detection state machines.	
20	<b>dp_tx2_clk_rdy</b>		
		Default Value:	0b
		Access:	R/W
		TX input clock ready. When dp_txX_clk is active and stable, dp_txX_clk_rdy should be asserted at the same time for all TX lanes and remain active as long as the link is active (for example, P0) even if some of the lanes in the link are powered down or in reset. .	
19	<b>dp_tx3_data_en</b>		
		Default Value:	0b
		Access:	R/W
		output driver is de-asserted when dp_txX_data_en is low OR when lane is not in P0.	
18	<b>dp_tx3_disable</b>		
		Default Value:	0b
		Access:	R/W
		Asynchronous disable of terminations This can be changed only when TX clock is disabled (txX_pstate[1:0]=P2/P3 or txX_reset=1.	
17	<b>dp_tx3_reset</b>		
		Default Value:	0b
		Access:	R/W
		TX reset. Resets TX datapath, all the transmitter settings and state machines, including common-mode adjustments and receiver detection state machines.	
16	<b>dp_tx3_clk_rdy</b>		

<b>PHY_MISC1</b>							
	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2"> <p>TX input clock ready. When dp_txX_clk is active and stable, dp_txX_clk_rdy should be asserted at the same time for all TX lanes and remain active as long as the link is active (for example, P0) even if some of the lanes in the link are powered down or in reset. .</p> </td> </tr> </table>	Default Value:	0b	Access:	R/W	<p>TX input clock ready. When dp_txX_clk is active and stable, dp_txX_clk_rdy should be asserted at the same time for all TX lanes and remain active as long as the link is active (for example, P0) even if some of the lanes in the link are powered down or in reset. .</p>	
Default Value:	0b						
Access:	R/W						
<p>TX input clock ready. When dp_txX_clk is active and stable, dp_txX_clk_rdy should be asserted at the same time for all TX lanes and remain active as long as the link is active (for example, P0) even if some of the lanes in the link are powered down or in reset. .</p>							
15:1	<table border="1"> <tr> <td colspan="2"><b>Reserved</b></td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	<b>Reserved</b>		Access:	RO	Format:	MBZ
<b>Reserved</b>							
Access:	RO						
Format:	MBZ						
0	<table border="1"> <tr> <td colspan="2"><b>Reserved</b></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	<b>Reserved</b>		Access:	R/W		
<b>Reserved</b>							
Access:	R/W						



## Pinned Surface Mapping Size Register

<b>PINNED_SURFACE_SIZE - Pinned Surface Mapping Size Register</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Pinned Surface Mapping Size register			
<b>DWord</b>	<b>Bit</b>	<b>Description</b>	
0	31:12	<b>Size</b>	
		Default Value:	00000000000000000000b
		Access:	R/W
		_Custom_GTIReset:	DEV
			Size of the surface(s) in 4KB pages. Must be > 0.
	11:1	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	0	<b>Valid</b>	
		Default Value:	0b
Access:		R/W	
_Custom_GTIReset:		DEV	
		1'b0: This entry is not valid 1'b1: This entry is valid	



## Pinned Surface Per Process Virtual Address Base Register

PINNED_SURFACE_PPBASE_H - Pinned Surface Per Process Virtual Address Base Register			
Register Space: MMIO: 0/2/0			
Size (in bits): 32			
Pinned Surface Per Process Virtual Address Base register			
DWord	Bit	Description	
0	31:0	<b>Per Process Virtual Base_H</b>	
		Default Value:	0000h
		Access:	R/W
		_Custom_GTIReset:	DEV
Per Process Virtual Address Base - PPBASE[47:16] 4KB Page number of the surface(s) in Per-Process Virtual Address Space (ie, index into the PPGTT)			



## Pinned Surface Process ID Register

<b>PINNED_SURFACE_PROCESS_ID - Pinned Surface Process ID Register</b>								
Register Space: MMIO: 0/2/0								
Size (in bits): 32								
Pinned Surface Process ID register								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<b>Process ID</b> <table border="1"><tr><td>Default Value:</td><td>0000h</td></tr><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> ID of the Process that owns the pinned surfaces represented by this register.	Default Value:	0000h	Access:	R/W	_Custom_GTIRreset:	DEV
Default Value:	0000h							
Access:	R/W							
_Custom_GTIRreset:	DEV							

## Pinned Surface Virtual Address Base Register

PINNED_SURFACE_ADDR_BASE - Pinned Surface Virtual Address Base Register			
Register Space: MMIO: 0/2/0			
Size (in bits): 32			
Pinned Surface Virtual Address Base register			
DWord	Bit	Description	
0	31:28	<b>Per Process Virtual Base_L</b>	
		Default Value:	0000b
		Access:	R/W
		_Custom_GTIReset:	DEV
			Per Process Virtual Address Base - PPBASE[15:12] 4KB Page number of the surface(s) in Per-Process Virtual Address Space (ie, index into the PPGTT)
	27:20	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	19:0	<b>Global Virtual Address Base</b>	
		Default Value:	00000000000000000000b
Access:		R/W	
_Custom_GTIReset:		DEV	
		4KB Page number of the surface(s) in Global Virtual Address Space (ie, index into the GGTT). The entire range from Base to Base+Size-1 must fall within the Pinned Range of the GGTT.	



## PIPE\_ARB\_CTL

<b>PIPE_ARB_CTL</b>				
Register Space:	MMIO: 0/2/0			
Access:	Double Buffered			
Size (in bits):	32			
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank OR pipe disabled				
Address:	70028h-7002Bh			
Name:	Pipe Arbiter Control			
ShortName:	PIPE_ARB_CTL_A			
Reset:	soft			
Address:	71028h-7102Bh			
Name:	Pipe Arbiter Control			
ShortName:	PIPE_ARB_CTL_B			
Reset:	soft			
Address:	72028h-7202Bh			
Name:	Pipe Arbiter Control			
ShortName:	PIPE_ARB_CTL_C			
Reset:	soft			
Address:	73028h-7302Bh			
Name:	Pipe Arbiter Control			
ShortName:	PIPE_ARB_CTL_D			
Reset:	soft			
There is one instance of this register per pipe.				
DWord	Bit	Description		
0	31	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	30:21	<b>Reserved</b>	Access:	RO
			Format:	MBZ
			<b>Disable Weighted Arbitration</b>	
	20	Access:		Double Buffered
		This field disables the weighted pipe slice arbitration.		
		<b>Value</b>	<b>Name</b>	
		0b	Enable <b>[Default]</b>	
		1b	Disable	

<b>PIPE_ARB_CTL</b>																		
19	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered															
Access:	Double Buffered																	
18:16	<p><b>Additional Slots</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>These additional Slots gets added to each arbitration cycle during which the clients gets serviced in a round robin manner.A programmed value of 1b results in 1 additional slot.</p>	Access:	Double Buffered															
Access:	Double Buffered																	
15:14	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																	
Format:	MBZ																	
13	<p><b>Use Programmed Slots</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>When this field is set, HW uses the Slots programmed in the PLANE_CTL register instead of the HW defaults.</p>	Access:	Double Buffered															
Access:	Double Buffered																	
12	<p><b>Disable Block Valid Check</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>The field disables the block valid check done at pipe arbiter.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Enable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Disable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Enable	1b	Disable									
Access:	Double Buffered																	
Value	Name																	
0b	Enable																	
1b	Disable																	
11:10	<p><b>DSB Arbitration Interval</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field defines the DSB requests service interval in the pipe arbitration.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="width: 70%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>16 clocks</td> </tr> <tr> <td style="text-align: center;">01b</td> <td>32 clocks</td> </tr> <tr> <td style="text-align: center;">10b</td> <td>64 clocks <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">11b</td> <td>128 clocks</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	00b	16 clocks	01b	32 clocks	10b	64 clocks <b>[Default]</b>	11b	128 clocks					
Access:	Double Buffered																	
Value	Name																	
00b	16 clocks																	
01b	32 clocks																	
10b	64 clocks <b>[Default]</b>																	
11b	128 clocks																	
9:8	<p><b>Request Vs Data Arbitration</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field selects the arbitration weightage for the Streamer and the DDB requests.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%; text-align: center;">Value</th> <th style="width: 15%; text-align: center;">Name</th> <th style="width: 70%; text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td></td> <td>Allow 1 Streamer requests every 2 DDB requests.</td> </tr> <tr> <td style="text-align: center;">01b</td> <td></td> <td>Allow 1 Streamer requests every 4 DDB requests.</td> </tr> <tr> <td style="text-align: center;">10b</td> <td><b>[Default]</b></td> <td>Allow 1 Streamer requests every 8 DDB requests.</td> </tr> <tr> <td style="text-align: center;">11b</td> <td></td> <td>Allow 1 Streamer requests every 16 DDB requests.</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	Description	00b		Allow 1 Streamer requests every 2 DDB requests.	01b		Allow 1 Streamer requests every 4 DDB requests.	10b	<b>[Default]</b>	Allow 1 Streamer requests every 8 DDB requests.	11b		Allow 1 Streamer requests every 16 DDB requests.
Access:	Double Buffered																	
Value	Name	Description																
00b		Allow 1 Streamer requests every 2 DDB requests.																
01b		Allow 1 Streamer requests every 4 DDB requests.																
10b	<b>[Default]</b>	Allow 1 Streamer requests every 8 DDB requests.																
11b		Allow 1 Streamer requests every 16 DDB requests.																
7:6	<p><b>Reserved</b></p>																	

<b>PIPE_ARB_CTL</b>											
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO										
Format:	MBZ										
5:0	<p><b>Frame Start Drain Delay</b></p> <table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> <tr> <td colspan="2">This field contains the time, in microseconds, the pipe waits before draining the data from the Display Buffer.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>[0-31]</td> <td></td> </tr> <tr> <td>15</td> <td><b>[Default]</b></td> </tr> </table>	Access:	Double Buffered	This field contains the time, in microseconds, the pipe waits before draining the data from the Display Buffer.		Value	Name	[0-31]		15	<b>[Default]</b>
Access:	Double Buffered										
This field contains the time, in microseconds, the pipe waits before draining the data from the Display Buffer.											
Value	Name										
[0-31]											
15	<b>[Default]</b>										

## PIPE\_BOTTOM\_COLOR

PIPE_BOTTOM_COLOR								
Register Space:	MMIO: 0/2/0							
Access:	Double Buffered							
Size (in bits):	32							
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank OR pipe disabled								
Address:	70034h-70037h							
Name:	Pipe Bottom Color							
ShortName:	PIPE_BOTTOM_COLOR_A							
Reset:	soft							
Address:	71034h-71037h							
Name:	Pipe Bottom Color							
ShortName:	PIPE_BOTTOM_COLOR_B							
Reset:	soft							
Address:	72034h-72037h							
Name:	Pipe Bottom Color							
ShortName:	PIPE_BOTTOM_COLOR_C							
Reset:	soft							
Address:	73034h-73037h							
Name:	Pipe Bottom Color							
ShortName:	PIPE_BOTTOM_COLOR_D							
Reset:	soft							
This register sets the color that appears underneath the bottom most plane in the pipe blender Z-order. The value for each color channel is represented in an unsigned 0.10 format with 0 integer and 10 fractional bits.								
DWord	Bit	Description						
0	31	<b>Pipe Gamma Enable</b>						
		Access: Double Buffered						
		This bit enables pipe gamma correction for the bottom color.						
		This field is deprecated.						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
Value	Name							
0b	Disable							
1b	Enable							
	30	<b>Pipe CSC Enable</b>						
		Access: Double Buffered						

<b>PIPE_BOTTOM_COLOR</b>							
	<p>This bit enables pipe color space conversion for the bottom color.</p> <p>This field is deprecated.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
	Value	Name					
	0b	Disable					
	1b	Enable					
	29:20	<p><b>V R Bottom Color</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> <tr> <td>Format:</td> <td>U0.10</td> </tr> </table> <p>This field sets the bottom color for the V or Red channel.</p>	Access:	Double Buffered	Format:	U0.10	
Access:	Double Buffered						
Format:	U0.10						
19:10	<p><b>Y G Bottom Color</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> <tr> <td>Format:</td> <td>U0.10</td> </tr> </table> <p>This field sets the bottom color for the Y or Green channel.</p>	Access:	Double Buffered	Format:	U0.10		
Access:	Double Buffered						
Format:	U0.10						
9:0	<p><b>U B Bottom Color</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> <tr> <td>Format:</td> <td>U0.10</td> </tr> </table> <p>This field sets the bottom color for the U or Blue channel.</p>	Access:	Double Buffered	Format:	U0.10		
Access:	Double Buffered						
Format:	U0.10						



## PIPE\_DB\_CTL

PIPE_DB_CTL								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	70070h-70073h							
Name:	Pipe Double Buffer Control							
ShortName:	PIPE_DB_CTL_A							
Reset:	soft							
Address:	71070h-71073h							
Name:	Pipe Double Buffer Control							
ShortName:	PIPE_DB_CTL_B							
Reset:	soft							
Address:	72070h-72073h							
Name:	Pipe Double Buffer Control							
ShortName:	PIPE_DB_CTL_C							
Reset:	soft							
Address:	73070h-73073h							
Name:	Pipe Double Buffer Control							
ShortName:	PIPE_DB_CTL_D							
Reset:	soft							
DWord	Bit	Description						
0	31	<b>Internal DB Stall 4</b>						
		Access: R/W						
		This field stalls double buffering (temporarily prevents double buffer updates) for pipe and transcoder resources that have allowed it.						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmask</td> </tr> <tr> <td>1b</td> <td>Mask</td> </tr> </tbody> </table>	Value	Name	0b	Unmask	1b	Mask
		Value	Name					
0b	Unmask							
1b	Mask							
30:24	<b>Reserved</b>							
Access: RO								
Format: MBZ								
23		<b>Internal DB Stall 3</b>						
		Access: R/W						
		This field stalls double buffering (temporarily prevents double buffer updates) for pipe and transcoder resources that have allowed it.						

PIPE_DB_CTL										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmask</td> </tr> <tr> <td>1b</td> <td>Mask</td> </tr> </tbody> </table>	Value	Name	0b	Unmask	1b	Mask		
Value	Name									
0b	Unmask									
1b	Mask									
22:16	<b>Reserved</b>	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
15	<b>Internal DB Stall 2</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field stalls double buffering (temporarily prevents double buffer updates) for pipe and transcoder resources that have allowed it.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmask</td> </tr> <tr> <td>1b</td> <td>Mask</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Unmask	1b	Mask
Access:	R/W									
Value	Name									
0b	Unmask									
1b	Mask									
14:8	<b>Reserved</b>	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
7	<b>Internal DB Stall 1</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field stalls double buffering (temporarily prevents double buffer updates) for pipe and transcoder resources that have allowed it.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Unmask</td> </tr> <tr> <td>1b</td> <td>Mask</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Unmask	1b	Mask
Access:	R/W									
Value	Name									
0b	Unmask									
1b	Mask									
6:0	<b>Reserved</b>	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									

## PIPE\_DMCSKANLINECOMP

PIPE_DMCSKANLINECOMP												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
Address:	7000Ch-7000Fh											
Name:	Pipe Scan Line Compare for DMC											
ShortName:	PIPE_DMCSKANLINECOMP_A											
Reset:	soft											
Address:	7100Ch-7100Fh											
Name:	Pipe Scan Line Compare for DMC											
ShortName:	PIPE_DMCSKANLINECOMP_B											
Reset:	soft											
Address:	7200Ch-7200Fh											
Name:	Pipe Scan Line Compare for DMC											
ShortName:	PIPE_DMCSKANLINECOMP_C											
Reset:	soft											
Address:	7300Ch-7300Fh											
Name:	Pipe Scan Line Compare for DMC											
ShortName:	PIPE_DMCSKANLINECOMP_D											
Reset:	soft											
DWord	Bit	Description										
0	31	<p><b>Enable Compare</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This field enables the scan line compare for DMC event generation. When this register is written with this bit set to 1b, the display engine will, trigger a scan line event after reaching the programmed scan line number. It will do the same on every frame.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0b</td> <td>Do nothing</td> </tr> <tr> <td>1b</td> <td>Enable compare</td> </tr> </table> <p><b>Restriction</b></p> <p>Do not enable this register if the event is not needed in the DMC.</p>	Access:	R/W	This field enables the scan line compare for DMC event generation. When this register is written with this bit set to 1b, the display engine will, trigger a scan line event after reaching the programmed scan line number. It will do the same on every frame.		Value	Name	0b	Do nothing	1b	Enable compare
	Access:	R/W										
This field enables the scan line compare for DMC event generation. When this register is written with this bit set to 1b, the display engine will, trigger a scan line event after reaching the programmed scan line number. It will do the same on every frame.												
Value	Name											
0b	Do nothing											
1b	Enable compare											
30:20	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO											
Format:	MBZ											



## PIPE\_DMCSKANLINECOMP

		<b>Scan Line Value</b>	
	19:0	Access:	R/W
This field specifies the ending scan line number of the scan line window.			

## PIPE\_DSS\_CTL1

PIPE_DSS_CTL1														
Register Space:	MMIO: 0/2/0													
Access:	R/W													
Size (in bits):	32													
Address:	78000h-78003h													
Name:	PIPE DSS Control 1													
ShortName:	PIPE_DSS_CTL1_PA													
Reset:	soft													
Address:	78200h-78203h													
Name:	PIPE DSS Control 1													
ShortName:	PIPE_DSS_CTL1_PB													
Reset:	soft													
Address:	78400h-78403h													
Name:	PIPE DSS Control 1													
ShortName:	PIPE_DSS_CTL1_PC													
Reset:	soft													
Address:	78600h-78603h													
Name:	PIPE DSS Control 1													
ShortName:	PIPE_DSS_CTL1_PD													
Reset:	soft													
Display stream splitter and joiner control.														
DWord	Bit	Description												
0	31	<b>Splitter Enable</b>												
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This field enables stream splitting. This bit must be set to enable MSO configuration.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> <tr> <th colspan="2">Restriction</th> </tr> <tr> <td colspan="2">Restriction: Splitter enable is supported for pipe A only.</td> </tr> </table>	Access:	R/W	This field enables stream splitting. This bit must be set to enable MSO configuration.		Value	Name	0b	Disable	1b	Enable	Restriction	
Access:	R/W													
This field enables stream splitting. This bit must be set to enable MSO configuration.														
Value	Name													
0b	Disable													
1b	Enable													
Restriction														
Restriction: Splitter enable is supported for pipe A only.														
	30	<b>Joiner Enable</b>												
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This field enables stream joiner after compression.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> </table>	Access:	R/W	This field enables stream joiner after compression.		Value	Name	0b	Disable				
Access:	R/W													
This field enables stream joiner after compression.														
Value	Name													
0b	Disable													

## PIPE\_DSS\_CTL1

	1b	Enable															
29	<b>Big_Joiner_Enable</b>																
	Access:	R/W															
	<b>Description</b>																
	When big_joiner_enable is '1', this dssunit will be working with another dssunit in adjacent pipe either as a primary or as a secondary.																
	This bit should not be asserted when uncompressed pipe streams are joined.																
	<b>Value</b>	<b>Name</b>															
	0b	Disable															
	1b	Enable															
28	<b>Primary_Big_Joiner_Enable</b>																
	Access:	R/W															
	<b>Description</b>																
	This bit indicates that this pipe is the primary/secondary when Big_Joiner_Enable bit is set in this register.																
	This bit should not be asserted when uncompressed pipe streams are joined.																
	<b>Value</b>	<b>Name</b>															
	0b	Secondary															
	1b	Primary															
27	<b>Reserved</b>																
	Access:	R/W															
26:25	<b>Splitter Configuration</b>																
	Access:	R/W															
	MSO support; stream splitting configurations. Make sure splitter is enabled using bit [31] of this register.																
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">MSO mode</th> <th style="text-align: left;">Splitter Enable</th> <th style="text-align: left;">Splitter Configuration</th> </tr> </thead> <tbody> <tr> <td>Not supported</td> <td>0</td> <td>XX</td> </tr> <tr> <td>2x1</td> <td>1</td> <td>00</td> </tr> <tr> <td>2x2</td> <td>1</td> <td>00</td> </tr> <tr> <td>4x1</td> <td>1</td> <td>01</td> </tr> </tbody> </table>		MSO mode	Splitter Enable	Splitter Configuration	Not supported	0	XX	2x1	1	00	2x2	1	00	4x1	1	01
MSO mode	Splitter Enable	Splitter Configuration															
Not supported	0	XX															
2x1	1	00															
2x2	1	00															
4x1	1	01															
	<b>Value</b>	<b>Name</b>															
	00b	2-segment															
	01b	4-segment															

<b>PIPE_DSS_CTL1</b>							
24	<b>Dual Link Mode</b> Access: <span style="float: right;">R/W</span>						
	This field selects the split pattern. Applicable only if splitter mode is enabled through DSS configuration bits.						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Front-Back mode</td> </tr> <tr> <td>1b</td> <td>Interleave mode</td> </tr> </tbody> </table>	Value	Name	0b	Front-Back mode	1b	Interleave mode
	Value	Name					
0b	Front-Back mode						
1b	Interleave mode						
23:22	<b>Reserved</b> Access: <span style="float: right;">RO</span>						
	Format: <span style="float: right;">MBZ</span>						
21	<b>Uncompressed Joiner Primary</b> Access: <span style="float: right;">R/W</span>						
	<b>Description</b>						
	When enabled as primary of uncompressed stream joiner, this DSS unit will consume pixel stream from <b>adjacent</b> pipe DSS unit. Pipe D DSS unit can have additional 4PPC interface to support Pipe Macros. Recommendation is to connect only Pipe A/B/C interface.						
	Uncompressed joiner must not be enabled when big/ultra joiners are enabled on the same pipe and vice versa.						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>not primary</td> </tr> <tr> <td>1b</td> <td>primary</td> </tr> </tbody> </table>	Value	Name	0b	not primary	1b	primary
	Value	Name					
0b	not primary						
1b	primary						
20	<b>Uncompressed Joiner Secondary</b> Access: <span style="float: right;">R/W</span>						
	<b>Description</b>						
	When enabled as secondary of uncompressed stream joiner, this DSS unit will drive pixel stream to <b>adjacent</b> pipe DSS unit. Pipe D DSS unit can have additional 4PPC interface to support Pipe Macros. Recommendation is to connect only Pipe A/B/C interface.						
	Uncompressed joiner must not be enabled when big/ultra joiners are enabled on the same pipe and vice versa.						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>not secondary</td> </tr> <tr> <td>1b</td> <td>secondary</td> </tr> </tbody> </table>	Value	Name	0b	not secondary	1b	secondary
	Value	Name					
0b	not secondary						
1b	secondary						

<b>PIPE_DSS_CTL1</b>					
19:16	<b>Overlap</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W			
	<b>Description</b>				
<p>MIPI use case (mainly dual link mode):            This field specifies the number of pixels of overlap.            1 to 15 = valid integer number of overlap pixels.            0 = Sink device requires no overlap pixels.</p> <p>eDP use case:            This field specifies the number of overlap pixels the sink device uses in the active data.            1 to 8 = valid integer number of overlap pixels.            0 = Sink device requires no overlap pixels.</p>					
15:12	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO			
	Format:	MBZ			
11:0	<b>Left DL buffer Target Depth</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table>	Access:	R/W		
	Access:	R/W			
<p>This field indicates the number of pixels to hold in the secondary link buffer before enabling the timing generator, so the Primary and Secondary client controllers are in sync.            Valid only when operating in front back dual link mode.            Value should only be programmed for the Secondary client controller. If bit 31 is set then the target for the Secondary controller must be non-zero.            Maximum value is 1440 decimal.</p>					



## PIPE\_DSS\_CTL2

PIPE_DSS_CTL2												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
Address:	78004h-78007h											
Name:	PIPE DSS Control 2											
ShortName:	PIPE_DSS_CTL2_PA											
Reset:	soft											
Address:	78204h-78207h											
Name:	PIPE DSS Control 2											
ShortName:	PIPE_DSS_CTL2_PB											
Reset:	soft											
Address:	78404h-78407h											
Name:	PIPE DSS Control 2											
ShortName:	PIPE_DSS_CTL2_PC											
Reset:	soft											
Address:	78604h-78607h											
Name:	PIPE DSS Control 2											
ShortName:	PIPE_DSS_CTL2_PD											
Reset:	soft											
Display stream splitter												
DWord	Bit	Description										
0	31	<b>Left Branch VDSC Enable</b>										
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This bit enables Display Stream Compression on left branch. Its double buffered to rising edge of vblank.</td> </tr> <tr> <td colspan="2">Restriction: Display stream compression is supported for pipe active sizes up to 4096 pixels.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </table>	Access:	R/W	This bit enables Display Stream Compression on left branch. Its double buffered to rising edge of vblank.		Restriction: Display stream compression is supported for pipe active sizes up to 4096 pixels.		Value	Name	0b	Disable
Access:	R/W											
This bit enables Display Stream Compression on left branch. Its double buffered to rising edge of vblank.												
Restriction: Display stream compression is supported for pipe active sizes up to 4096 pixels.												
Value	Name											
0b	Disable											
1b	Enable											
	30	<b>Reserved</b>										
		Access:	RO									
		Format:	MBZ									

## PIPE\_DSS\_CTL2

	29:27	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	26	<b>Spare 26</b>	
		Access:	R/W
	25	<b>Spare 25</b>	
		Access:	R/W
	24	<b>Spare 24</b>	
		Access:	R/W
	23	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	22:19	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	18:17	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	16	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	15	<b>Right Branch VDSC Enable</b>	
		Access:	R/W
		<p>Display stream compression on right branch enable/disable. It is double buffered on rising edge of vblank.</p> <p>Restriction: Display stream compression is supported for pipe active sizes up to 4096 pixels.</p>	
		<b>Value</b>	<b>Name</b>
		0b	Disable
		1b	Enable
	14	<b>Spare 14</b>	
		Access:	R/W
	13	<b>Spare 13</b>	
		Access:	R/W
	12	<b>Spare 12</b>	
		Access:	R/W

<b>PIPE_DSS_CTL2</b>			
11:0	<p><b>Right DL Buffer Target Depth</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field indicates the number of pixels to hold in the secondary link buffer before enabling the timing generator, so the Primary and Secondary client controllers are in sync. Valid only when operating in front back dual link mode. Value should only be programmed for the Secondary controller. If bit 31 is set then the target for the Secondary controller must be non-zero. Maximum value is 1440 decimal. Default is 0.</p>	Access:	R/W
Access:	R/W		



## PIPE\_FLIPCNT

<b>PIPE_FLIPCNT</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	70044h-70047h			
Name:	Pipe Flip Count			
ShortName:	PIPE_FLIPCNT_A			
Reset:	soft			
Address:	71044h-71047h			
Name:	Pipe Flip Count			
ShortName:	PIPE_FLIPCNT_B			
Reset:	soft			
Address:	72044h-72047h			
Name:	Pipe Flip Count			
ShortName:	PIPE_FLIPCNT_C			
Reset:	soft			
Address:	73044h-73047h			
Name:	Pipe Flip Count			
ShortName:	PIPE_FLIPCNT_D			
Reset:	soft			
DWord	Bit	Description		
0	31:0	<p><b>Pipe Flip Counter</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field provides read back of the display pipe flip counter. The counter increments on the start of each flip to the selected plane of this pipe. The start of flip is when the plane surface address is updated, not when the flip completes. The flip can be through command streamer asynchronous and synchronous flips or MMIO writes to the plane 1 surface address. It rolls over back to 0 after <math>(2^{32})-1</math> flips.</p> <p>Pipe flip counter is restricted to one plane at a time. The plane select is programmed in PIPE_MISC2-&gt;Flip Timestamp Plane Select.</p>	Access:	R/W
Access:	R/W			

## PIPE\_FLIPDONETMSTMP

PIPE_FLIPDONETMSTMP				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	70054h-70057h			
Name:	Pipe Flip Done Time Stamp			
ShortName:	PIPE_FLIPDONETMSTMP_A			
Reset:	soft			
Address:	71054h-71057h			
Name:	Pipe Flip Done Time Stamp			
ShortName:	PIPE_FLIPDONETMSTMP_B			
Reset:	soft			
Address:	72054h-72057h			
Name:	Pipe Flip Done Time Stamp			
ShortName:	PIPE_FLIPDONETMSTMP_C			
Reset:	soft			
Address:	73054h-73057h			
Name:	Pipe Flip Done Time Stamp			
ShortName:	PIPE_FLIPDONETMSTMP_D			
Reset:	soft			
DWord	Bit	Description		
0	31:0	<p><b>Pipe Flip Done Time Stamp</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field provides read back of the display pipe flip done time stamp. The time stamp value is sampled when hardware latches on to the new surface and the flip done gets sent. The flip can be through command streamer asynchronous and synchronous flips or MMIO writes to the plane. The <code>TIMESTAMP_CTR</code> register has the current time stamp value. Flip time stamp sampling is restricted to one plane at a time. The plane select is programmed in <code>PIPE_MISC2-&gt;Flip Timestamp Plane Select</code>.</p>	Access:	R/W
Access:	R/W			



## PIPE\_FLIPTMSTMP

<b>PIPE_FLIPTMSTMP</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	7004Ch-7004Fh			
Name:	Pipe Flip Time Stamp			
ShortName:	PIPE_FLIPTMSTMP_A			
Reset:	soft			
Address:	7104Ch-7104Fh			
Name:	Pipe Flip Time Stamp			
ShortName:	PIPE_FLIPTMSTMP_B			
Reset:	soft			
Address:	7204Ch-7204Fh			
Name:	Pipe Flip Time Stamp			
ShortName:	PIPE_FLIPTMSTMP_C			
Reset:	soft			
Address:	7304Ch-7304Fh			
Name:	Pipe Flip Time Stamp			
ShortName:	PIPE_FLIPTMSTMP_D			
Reset:	soft			
DWord	Bit	Description		
0	31:0	<p><b>Pipe Flip Time Stamp</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field provides read back of the display pipe flip time stamp. The time stamp value is sampled on the start of each flip. The start of flip is when the plane surface address is updated, not when the flip completes. The flip can be through command streamer asynchronous and synchronous flips or MMIO writes. The TIMESTAMP_CTR register has the current time stamp value. Writes to this register will overwrite and update the time stamp value.</p> <p>Flip time stamp sampling is restricted to one plane at a time. The plane select is programmed in PIPE_MISC2-&gt;Flip Timestamp Plane Select.</p>	Access:	R/W
Access:	R/W			

## PIPE\_FRMCNT

PIPE_FRMCNT				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	70040h-70043h			
Name:	Pipe Frame Count			
ShortName:	PIPE_FRMCNT_A			
Reset:	soft			
Address:	71040h-71043h			
Name:	Pipe Frame Count			
ShortName:	PIPE_FRMCNT_B			
Reset:	soft			
Address:	72040h-72043h			
Name:	Pipe Frame Count			
ShortName:	PIPE_FRMCNT_C			
Reset:	soft			
Address:	73040h-73043h			
Name:	Pipe Frame Count			
ShortName:	PIPE_FRMCNT_D			
Reset:	soft			
DWord	Bit	Description		
0	31:0	<p><b>Pipe Frame Counter</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Provides read back of the display pipe frame counter. This counter increments on every start of vertical blank and rolls over back to 0 after <math>(2^{32})-1</math> frames.</p>	Access:	R/W
Access:	R/W			



## PIPE\_FRMTMSTMP

<b>PIPE_FRMTMSTMP</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	70048h-7004Bh			
Name:	Pipe Frame Time Stamp			
ShortName:	PIPE_FRMTMSTMP_A			
Reset:	soft			
Address:	71048h-7104Bh			
Name:	Pipe Frame Time Stamp			
ShortName:	PIPE_FRMTMSTMP_B			
Reset:	soft			
Address:	72048h-7204Bh			
Name:	Pipe Frame Time Stamp			
ShortName:	PIPE_FRMTMSTMP_C			
Reset:	soft			
Address:	73048h-7304Bh			
Name:	Pipe Frame Time Stamp			
ShortName:	PIPE_FRMTMSTMP_D			
Reset:	soft			
DWord	Bit	Description		
0	31:0	<p><b>Pipe Frame Time Stamp</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field provides read back of the display pipe frame time stamp. The time stamp value is sampled at every start of vertical blank. The TIMESTAMP_CTR register has the current time stamp value.</p> <p>Writes to this register will overwrite and update the time stamp value.</p>	Access:	R/W
Access:	R/W			



## PIPE\_ISOCREQ

<b>PIPE_ISOCREQ - PIPE_ISOCREQ</b>				
Register Space:	MMIO: 0/2/0			
Size (in bits):	64			
Address:	70010h-70017h			
Name:	Pipe Isoch Request			
ShortName:	PIPE_ISOCREQ_A			
Reset:	soft			
Address:	71010h-71017h			
Name:	Pipe Isoch Request			
ShortName:	PIPE_ISOCREQ_B			
Reset:	soft			
Address:	72010h-72017h			
Name:	Pipe Isoch Request			
ShortName:	PIPE_ISOCREQ_C			
Reset:	soft			
Address:	73010h-73017h			
Name:	Pipe Isoch Request			
ShortName:	PIPE_ISOCREQ_D			
Reset:	soft			
When enabled, the write to DWord 1 (higher address DWord) of this register triggers an IsocReq to be sent with the last written values from both DWords.				
DWord	Bit	Description		
0	31:16	<b>LTR</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> This field specifies the latency tolerance (LTR) for this pipe in microseconds.	Access:	R/W
	Access:	R/W		
15:0	<b>Bandwidth</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> This field specifies the bandwidth requirement for this pipe in multiples of 100 MB/s.	Access:	R/W	
Access:	R/W			
1	31	<b>Enable</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> This field enables IsocReq to be sent when DWord 1 of this register is written.	Access:	R/W
		Access:	R/W	
		<b>Value</b>	<b>Name</b>	
		1b	Enable	
0b	Disable			

PIPE_ISOCREQ - PIPE_ISOCREQ		
	30:8	<b>Reserved</b>
		Access: RO
		Format: MBZ
	7:0	<b>Delay</b>
Access: R/W		
		This field specifies the downwards transition delay for this pipe in milliseconds.

## PIPE\_ISOCREQ\_OFFSET

PIPE_ISOCREQ_OFFSET - PIPE_ISOCREQ_OFFSET		
Register Space:	MMIO: 0/2/0	
Size (in bits):	64	
Address:	70018h-7001Fh	
Name:	Pipe Isoch Offset addition	
ShortName:	PIPE_ISOCREQ_OFFSET_A	
Reset:	soft	
Address:	71018h-7101Fh	
Name:	Pipe Isoch Offset addition	
ShortName:	PIPE_ISOCREQ_OFFSET_B	
Reset:	soft	
Address:	72018h-7201Fh	
Name:	Pipe Isoch Offset addition	
ShortName:	PIPE_ISOCREQ_OFFSET_C	
Reset:	soft	
Address:	73018h-7301Fh	
Name:	Pipe Isoch Offset addition	
ShortName:	PIPE_ISOCREQ_OFFSET_D	
Reset:	soft	
<p>The values programmed in this register will added as offsets to the LTR, BW and Delay. SW must ensure to clear these registers if no offset is desired to be added.</p> <p>For example, if LTR offset is programmed to 0x0100 in this register, then this value is added to the LTR value programmed in PIPE_ISOCREQ.</p>		
DWord	Bit	Description
0	31:16	<b>LTR offset</b> Access: <span style="float: right;">R/W</span> This field specifies the latency tolerance (LTR) offset to be added to LTR value in PIPE_ISOCREQ for this pipe in microseconds.
		<b>Bandwidth offset</b> Access: <span style="float: right;">R/W</span> This field specifies the bandwidth requirement offset to be added to BW value in the PIPE_ISOCREQ register
1	31:8	<b>Reserved</b> Access: <span style="float: right;">RO</span> Format: <span style="float: right;">MBZ</span>



<b>PIPE_ISOCREQ_OFFSET - PIPE_ISOCREQ_OFFSET</b>	
7:0	<b>Delay Offset</b>
	Access: R/W
	This field specifies the offset to be added to the downwards transition delay programmed in the PIPE_ISOCREQ.

## PIPE\_MISC

PIPE_MISC																							
Register Space:	MMIO: 0/2/0																						
Access:	Double Buffered																						
Size (in bits):	32																						
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank OR pipe disabled																							
Address:	70030h-70033h																						
Name:	Pipe Miscellaneous																						
ShortName:	PIPE_MISC_A																						
Reset:	soft																						
Address:	71030h-71033h																						
Name:	Pipe Miscellaneous																						
ShortName:	PIPE_MISC_B																						
Reset:	soft																						
Address:	72030h-72033h																						
Name:	Pipe Miscellaneous																						
ShortName:	PIPE_MISC_C																						
Reset:	soft																						
Address:	73030h-73033h																						
Name:	Pipe Miscellaneous																						
ShortName:	PIPE_MISC_D																						
Reset:	soft																						
DWord	Bit	Description																					
0	31:30	<p><b>Stereo Mask Pipe Int</b></p> <table border="1"> <tr> <td>Access:</td> <td colspan="2">Double Buffered</td> </tr> <tr> <td colspan="3">This field controls which pipe vertical timing (vertical blank, scan line, and vertical sync) events will be reported in interrupts during stereo 3D mode.</td> </tr> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> <tr> <td>00b</td> <td>Mask None</td> <td>No masking. Report both the left and right eye vertical events.</td> </tr> <tr> <td>01b</td> <td>Mask Left</td> <td>Mask the left eye vertical events. Only report right eye events.</td> </tr> <tr> <td>10b</td> <td>Mask Right</td> <td>Mask the right eye vertical events. Only report left eye events.</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>Reserved</td> </tr> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>This field must be programmed prior to enabling stereo 3D mode and must not be changed while stereo 3D is enabled. In the stacked frame mode the vertical sync is not generated in the gap between left and right eye images, and the scan line count increments across the entire tall frame, so masking may cause unexpected behavior for those events.</p>	Access:	Double Buffered		This field controls which pipe vertical timing (vertical blank, scan line, and vertical sync) events will be reported in interrupts during stereo 3D mode.			Value	Name	Description	00b	Mask None	No masking. Report both the left and right eye vertical events.	01b	Mask Left	Mask the left eye vertical events. Only report right eye events.	10b	Mask Right	Mask the right eye vertical events. Only report left eye events.	11b	Reserved	Reserved
Access:	Double Buffered																						
This field controls which pipe vertical timing (vertical blank, scan line, and vertical sync) events will be reported in interrupts during stereo 3D mode.																							
Value	Name	Description																					
00b	Mask None	No masking. Report both the left and right eye vertical events.																					
01b	Mask Left	Mask the left eye vertical events. Only report right eye events.																					
10b	Mask Right	Mask the right eye vertical events. Only report left eye events.																					
11b	Reserved	Reserved																					

## PIPE\_MISC

29:28	<b>Stereo Mask Pipe Render</b>	
	Access:	Double Buffered
	This field controls which pipe vertical timing (vertical blank, scan line, and vertical sync) events will be reported in render responses during stereo 3D mode.	
	<b>Value</b>	<b>Name</b>
00b	Mask None	No masking. Report both the left and right eye vertical events.
01b	Mask Left	Mask the left eye vertical events. Only report right eye events.
10b	Mask Right	Mask the right eye vertical events. Only report left eye events.
11b	Reserved	Reserved
<b>Restriction</b>		
This field must be programmed prior to enabling stereo 3D mode and must not be changed while stereo 3D is enabled. In the stacked frame mode the vertical sync is not generated in the gap between left and right eye images, and the scan line count increments across the entire tall frame, so masking may cause unexpected behavior for those events.		
27	<b>YUV420 Enable</b>	
	Access:	Double Buffered
	This field enables YUV420 output from this pipe. This is only for use with HDMI and DP.	
	<b>Value</b>	<b>Name</b>
0b		Disable
1b		Enable
<b>Restriction</b>		
This field must be programmed prior to enabling the transcoder attached to this pipe.		
26	<b>YUV420 Mode</b>	
	Access:	Double Buffered
	This field specifies the mode in which YUV420 pixels are generated by this pipe.	
	<b>Value</b>	<b>Name</b>
0b	Bypass	<input type="checkbox"/> Bypass mode defeatured. Only full blend mode supported.
1b	Full blend	
25	<b>Pipe Gamma Input Clamp Disable</b>	
	Access:	Double Buffered
	This field controls the pipe post csc gamma input clamp operation. When this bit is set to 0b the negative pixel values get clamped to zero at the gamma input.	
	<b>Value</b>	<b>Name</b>
0b		Enable <b>[Default]</b>
1b		Disable

## PIPE\_MISC

24	<p><b>Allow DB Stall</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls whether double buffer updates are allowed to be stalled for the double buffered pipe registers.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Allowed</td> </tr> <tr> <td>1b</td> <td>Allowed <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Not Allowed	1b	Allowed <b>[Default]</b>
Access:	R/W								
Value	Name								
0b	Not Allowed								
1b	Allowed <b>[Default]</b>								
23	<p><b>HDR Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">Double Buffered</td> </tr> </table> <p>This field enables the HDR mode, allowing for higher precision output from the HDR supporting planes and bypassing the SDR planes in blending.</p> <p>In addition to setting bit 8 of this register (Pixel Rounding), this bit must be set to 1b to passthrough the frame buffer pixels unmodified across the pipe.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable
Access:	Double Buffered								
Value	Name								
0b	Disable								
1b	Enable								
22	<p><b>Change Mask for LDPST</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">Double Buffered</td> </tr> </table> <p>This field controls the change tracking for the LACE. Change tracking can be used by PSR/SRD and WD</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Masked</td> </tr> <tr> <td>1b</td> <td>Masked</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Not Masked	1b	Masked
Access:	Double Buffered								
Value	Name								
0b	Not Masked								
1b	Masked								
21	<p><b>Change Mask for Register Write</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">Double Buffered</td> </tr> </table> <p>This field controls change tracking for the pipe register write. Change tracking can be used by PSR/SRD and WD.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Masked</td> </tr> <tr> <td>1b</td> <td>Masked</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Not Masked	1b	Masked
Access:	Double Buffered								
Value	Name								
0b	Not Masked								
1b	Masked								
20	<p><b>Change Mask for Vblank Vsync Int</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">Double Buffered</td> </tr> </table> <p>This field controls change tracking for the vblank or vsync interrupt enable. Change tracking can be used by PSR/SRD and WD.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Masked</td> </tr> <tr> <td>1b</td> <td>Masked</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Not Masked	1b	Masked
Access:	Double Buffered								
Value	Name								
0b	Not Masked								
1b	Masked								

<b>PIPE_MISC</b>																				
19	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered																	
Access:	Double Buffered																			
18	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered																	
Access:	Double Buffered																			
17	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered																	
Access:	Double Buffered																			
16	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered																	
Access:	Double Buffered																			
15:14	<p><b>Rotation Info</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field indicates to internal KVMR screen capture that the display has been rotated through software or hardware rotation. Select the closest value if the rotation is not an exact multiple of 90 degrees. Hardware rotation of the display output is controlled through the plane control registers, not through this field.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td style="text-align: center;">None</td> <td>No rotation on this pipe</td> </tr> <tr> <td style="text-align: center;">01b</td> <td style="text-align: center;">90</td> <td>90 degree rotation on this pipe</td> </tr> <tr> <td style="text-align: center;">10b</td> <td style="text-align: center;">180</td> <td>180 degree rotation on this pipe</td> </tr> <tr> <td style="text-align: center;">11b</td> <td style="text-align: center;">270</td> <td>270 degree rotation on this pipe</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="text-align: center;">Restriction</th> </tr> </thead> <tbody> <tr> <td style="padding: 5px;">This field must be programmed in order for internal KVMR screen capture to work correctly when display is rotated by software or hardware.</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	Description	00b	None	No rotation on this pipe	01b	90	90 degree rotation on this pipe	10b	180	180 degree rotation on this pipe	11b	270	270 degree rotation on this pipe	Restriction	This field must be programmed in order for internal KVMR screen capture to work correctly when display is rotated by software or hardware.
Access:	Double Buffered																			
Value	Name	Description																		
00b	None	No rotation on this pipe																		
01b	90	90 degree rotation on this pipe																		
10b	180	180 degree rotation on this pipe																		
11b	270	270 degree rotation on this pipe																		
Restriction																				
This field must be programmed in order for internal KVMR screen capture to work correctly when display is rotated by software or hardware.																				
13	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ															
Access:	RO																			
Format:	MBZ																			
12	<p><b>OLED Compensation</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field enables the OLED compensation on the pipe. When this bit is set, plane 5 is used as the OLED compensation plane with up to 10 bits per channel precision. OLED compensation must be used only when the pipe is configured to output RGB format.</p> <p>The OLED compensation plane size must be same as the pipe active size.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable											
Access:	Double Buffered																			
Value	Name																			
0b	Disable																			
1b	Enable																			



## PIPE\_MISC

11	<p><b>Pipe output color space select</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field indicates the output color space. This field affects the values of the pipe border and some capture functions. This field does not affect the planes, pipe CSC, or ports.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>RGB</td> </tr> <tr> <td>1b</td> <td>YUV</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>This field must be set to match the color space that will be output from the pipe CSC or output from the planes if they pipe CSC is bypassed.</p>	Access:	Double Buffered	Value	Name	0b	RGB	1b	YUV			
Access:	Double Buffered											
Value	Name											
0b	RGB											
1b	YUV											
10	<p><b>xvYCC Color Range Limit</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field limits the color range of the pipe output to 1 to 254 for 8-bit components, 4 to 1019 for 10bit components, and 16 to 4079 for 12-bit components. Values outside of the range will be clamped to fit within the range.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 25%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Full</td> <td>Do not limit the range</td> </tr> <tr> <td>1b</td> <td>Limit</td> <td>Limit range</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	Description	0b	Full	Do not limit the range	1b	Limit	Limit range
Access:	Double Buffered											
Value	Name	Description										
0b	Full	Do not limit the range										
1b	Limit	Limit range										
9	<p><b>Pixel Extension</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field controls how the pixel extension is handled in the pipe. In scenarios where the frame buffers bpc is larger or equal to the port output bpc, this bit may be programmed to 'Zero Extend'.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>MSB Extend <b>[Default]</b></td> </tr> <tr> <td>1b</td> <td>Zero Extend</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	MSB Extend <b>[Default]</b>	1b	Zero Extend			
Access:	Double Buffered											
Value	Name											
0b	MSB Extend <b>[Default]</b>											
1b	Zero Extend											
8	<p><b>Pixel Rounding</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field controls the pixel rounding at the end of the pipe. This bit must be set to 1b to passthrough the frame buffer pixels unmodified across the pipe.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Round Up <b>[Default]</b></td> </tr> <tr> <td>1b</td> <td>Truncate</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Round Up <b>[Default]</b>	1b	Truncate			
Access:	Double Buffered											
Value	Name											
0b	Round Up <b>[Default]</b>											
1b	Truncate											

## PIPE\_MISC

7:5	<p><b>Dithering BPC</b></p> <p>Access: Double Buffered</p> <p>This field selects the number of bits per color to be used in dithering.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>8 bpc</td> <td>8 bits per color</td> </tr> <tr> <td>001b</td> <td>10 bpc</td> <td>10 bits per color</td> </tr> <tr> <td>010b</td> <td>6 bpc</td> <td>6 bits per color</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>When dithering is enabled, the value selected here should match the bits per color selected in the Transcoder DDI Function Control register attached to this pipe.</p>	Value	Name	Description	000b	8 bpc	8 bits per color	001b	10 bpc	10 bits per color	010b	6 bpc	6 bits per color	Others	Reserved	Reserved
Value	Name	Description														
000b	8 bpc	8 bits per color														
001b	10 bpc	10 bits per color														
010b	6 bpc	6 bits per color														
Others	Reserved	Reserved														
4	<p><b>Dithering enable</b></p> <p>Access: Double Buffered</p> <p>This field enables dithering.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable									
Value	Name															
0b	Disable															
1b	Enable															
3:2	<p><b>Dithering type</b></p> <p>Access: Double Buffered</p> <p>This field selects the dithering type.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Spatial</td> <td>Spatial</td> </tr> <tr> <td>01b</td> <td>ST1</td> <td>Spatio-Temporal 1</td> </tr> <tr> <td>10b</td> <td>ST2</td> <td>Spatio-Temporal 2</td> </tr> <tr> <td>11b</td> <td>Temporal</td> <td>Temporal</td> </tr> </tbody> </table>	Value	Name	Description	00b	Spatial	Spatial	01b	ST1	Spatio-Temporal 1	10b	ST2	Spatio-Temporal 2	11b	Temporal	Temporal
Value	Name	Description														
00b	Spatial	Spatial														
01b	ST1	Spatio-Temporal 1														
10b	ST2	Spatio-Temporal 2														
11b	Temporal	Temporal														
1	<p><b>Reserved</b></p> <p>Access: RO</p> <p>Format: MBZ</p>															
0	<p><b>Reserved</b></p> <p>Access: Double Buffered</p>															

## PIPE\_MISC2

<b>PIPE_MISC2</b>								
Register Space:	MMIO: 0/2/0							
Access:	Double Buffered							
Size (in bits):	32							
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank OR pipe disabled								
Address:	7002Ch-7002Fh							
Name:	Pipe Miscellaneous 2							
ShortName:	PIPE_MISC2_A							
Reset:	soft							
Address:	7102Ch-7102Fh							
Name:	Pipe Miscellaneous 2							
ShortName:	PIPE_MISC2_B							
Reset:	soft							
Address:	7202Ch-7202Fh							
Name:	Pipe Miscellaneous 2							
ShortName:	PIPE_MISC2_C							
Reset:	soft							
Address:	7302Ch-7302Fh							
Name:	Pipe Miscellaneous 2							
ShortName:	PIPE_MISC2_D							
Reset:	soft							
There is one instance of this register per pipe.								
DWord	Bit	Description						
0	31:24	<b>Underrun bubble counter</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>00000000b</td> </tr> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>                     This field controls the number of bubbles (clocks without valid pixel data) that the pipe underrun recovery logic will ignore at the start of a line. This is used to avoid false underrun detection and recovery with features that generate small bubbles.                      HW will ignore bubbles from end of line until the programmable number of valid pixels specified by this counter value. Beyond this count value, underrun events will be flagged.                 </td> </tr> </tbody> </table>	Default Value:	00000000b	Access:	Double Buffered	Description	This field controls the number of bubbles (clocks without valid pixel data) that the pipe underrun recovery logic will ignore at the start of a line. This is used to avoid false underrun detection and recovery with features that generate small bubbles. HW will ignore bubbles from end of line until the programmable number of valid pixels specified by this counter value. Beyond this count value, underrun events will be flagged.
Default Value:	00000000b							
Access:	Double Buffered							
Description								
This field controls the number of bubbles (clocks without valid pixel data) that the pipe underrun recovery logic will ignore at the start of a line. This is used to avoid false underrun detection and recovery with features that generate small bubbles. HW will ignore bubbles from end of line until the programmable number of valid pixels specified by this counter value. Beyond this count value, underrun events will be flagged.								

## PIPE\_MISC2

When underrun recovery is enabled, this field must be programmed for features that create bubbles

- Pipe or plane scaling = 80 pixels
- Chroma Up-Sampling (CUS) without pipe scaling = 20 pixels
- FBC without pipe scaling = 20 pixels
- Pipe joining with seam pixels being dropped = number of dropped pixels from PIPE\_SEAM\_EXCESS
  - Add to the pixels for other features.

The Scalers are downstream of the CUS/FBC, so any bubbles from the CUS/FBC will be absorbed by the Scaler if scaling is enabled (i.e. those bubbles are not additive with scaler and the bubbles between lines from the Scaler takes precedence when programming this field).

Pipe underrun recovery is disabled by setting bit 30 of the register at the following offsets

- Pipe A: 0x70038
- Pipe B: 0x71038
- Pipe C: 0x72038
- Pipe D: 0x73038

Underrun recovery is not supported. Do not enable it.

23:20

### TLB Throttle

Default Value:	8
Access:	Double Buffered

This field specifies how often the TLB requests are sent. If the programmed value is x, TLBs requests are sent once in x clocks if there are competing data requests.

19

### Underrun Manual Pixel Override

Access:	Double Buffered
---------	-----------------

Enable/Disable manual pixel override

Value	Name
0b	HW Override Pixel
1b	SW (manual) Override Pixel

18:16

### Underrun Replacement Pixel Value

Access:	Double Buffered
---------	-----------------

Value	Name	Description
000b	All Color Channels 0 <b>[Default]</b>	All color channels forced to all 0's value.
001b	Red and Green 0 Blue 1	Red and Green color channels forced to all 0's value. Blue forced to all 1's.
010b	Red and Blue 0 Green 1	Red and Blue color channels forced to all 0's value. Green forced to all 1's.

<b>PIPE_MISC2</b>			
	011b	Red 0 Green and Blue 1	Red color channel forced to all 0's value. Green and Blue forced to all 1's.
	100b	Green and Blue 0 Red 1	Green and Blue color channels forced to all 0's value. Red forced to all 1's.
	101b	Green 0 Red and Blue 1	Green color channel forced to all 0's value. Red and Blue forced to all 1's.
	110b	Red and Green 1 Blue 0	Red and Green color channels forced to all 1's value. Blue forced to all 0's.
	111b	All Color Channels 1	Red, Green and Blue color channels forced to all 1's value.
15:12	<b>IPC Demote Req Chunk Size</b>		
	Default Value:		8
	Access:		Double Buffered
	This field limits the request burst sizes while in IPC demote. A value of 0 disables the inflight limit.		
11	<b>YUV 422 mode</b>		
	Access:		Double Buffered
	YUV 422 mode enable in DP and HDMI modes. YUV 420 enable bit in PIPE_MISC should not be set when this is set.		
	<b>Value</b>	<b>Name</b>	
	0b	Disable	
	1b	Enable	
	<b>Restriction</b>		
	This field must be programmed prior to enabling the transcoder attached to this pipe.		
10:9	<b>Reserved</b>		
	Access:		RO
	Format:		MBZ
8	<b>ASFU Flip exception</b>		
	Access:		Double Buffered
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	1b	mask	Add exception for Flip for global register update event and Pipe register update event.
	0b	No mask	Do not add exception for Flip for global register update event and Pipe register update event.
7	<b>Reserved</b>		
	Access:		RO
	Format:		MBZ

<b>PIPE_MISC2</b>								
6:4	<b>Scanline Plane Select</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the plane for which scanline compare fetch line is captured. A programmed value of 0b selects plane 1.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0h-6h]</td> <td></td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	[0h-6h]		
	Access:	Double Buffered						
	Value	Name						
	[0h-6h]							
	3	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
		Access:	RO					
		Format:	MBZ					
	2:0	<b>Flip Info Plane Select</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the plane for which flip information is captured. A programmed value of 0b selects plane 1.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>[0h-6h]</td> <td></td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	[0h-6h]	
		Access:	Double Buffered					
		Value	Name					
[0h-6h]								

## PIPE\_MISC3

<b>PIPE_MISC3</b>				
Register Space:	MMIO: 0/2/0			
Access:	Double Buffered			
Size (in bits):	32			
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank OR pipe disabled				
Address:	7005Ch-7005Fh			
Name:	Pipe Miscellaneous 3			
ShortName:	PIPE_MISC3_A			
Reset:	soft			
Address:	7105Ch-7105Fh			
Name:	Pipe Miscellaneous 3			
ShortName:	PIPE_MISC3_B			
Reset:	soft			
Address:	7205Ch-7205Fh			
Name:	Pipe Miscellaneous 3			
ShortName:	PIPE_MISC3_C			
Reset:	soft			
Address:	7305Ch-7305Fh			
Name:	Pipe Miscellaneous 3			
ShortName:	PIPE_MISC3_D			
Reset:	soft			
There is one instance of this register per pipe.				
DWord	Bit	Description		
0	31:16	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered
	Access:	Double Buffered		
15:0	<b>Highest recovery counter status</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/WC</td> </tr> </table> <p>This field indicates pixel underrun value from last failure.</p>	Access:	R/WC	
Access:	R/WC			



## PIPE\_MISC4

<b>PIPE_MISC4</b>		
Register Space:	MMIO: 0/2/0	
Access:	Double Buffered	
Size (in bits):	32	
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank OR pipe disabled		
Address:	70060h-70063h	
Name:	Pipe Miscellaneous 4	
ShortName:	PIPE_MISC4_A	
Reset:	soft	
Address:	71060h-71063h	
Name:	Pipe Miscellaneous 4	
ShortName:	PIPE_MISC4_B	
Reset:	soft	
Address:	72060h-72063h	
Name:	Pipe Miscellaneous 4	
ShortName:	PIPE_MISC4_C	
Reset:	soft	
Address:	73060h-73063h	
Name:	Pipe Miscellaneous 4	
ShortName:	PIPE_MISC4_D	
Reset:	soft	
There is one instance of this register per pipe.		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
		Access: RO
		Format: MBZ
	29:24	<b>Reserved</b>
		Access: RO
		Format: MBZ
	23:17	<b>Left filter coeff</b>
		Access: R/W



<b>PIPE_MISC4</b>									
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0010000b</td> <td><b>[Default]</b></td> </tr> <tr> <td>0000000b</td> <td></td> </tr> </tbody> </table>	Value	Name	0010000b	<b>[Default]</b>	0000000b			
Value	Name								
0010000b	<b>[Default]</b>								
0000000b									
16	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
15:9	<p><b>Center filter coeff</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field indicates center filter coefficient for YUV 422 subsampling. Valid range for the coefficient is [0-64]. The sum of left, center and right filter coefficients must be 64.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0100000b</td> <td><b>[Default]</b></td> </tr> <tr> <td>1000000b</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0100000b	<b>[Default]</b>	1000000b	
Access:	R/W								
Value	Name								
0100000b	<b>[Default]</b>								
1000000b									
8	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
7:1	<p><b>Right filter coeff</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field indicates right filter coefficient for YUV 422 subsampling. Valid range for the coefficient is [0-64]. The sum of left, center and right filter coefficients must be 64.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0010000b</td> <td><b>[Default]</b></td> </tr> <tr> <td>0000000b</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0010000b	<b>[Default]</b>	0000000b	
Access:	R/W								
Value	Name								
0010000b	<b>[Default]</b>								
0000000b									
0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								



## PIPE\_SCANLINE

<b>PIPE_SCANLINE</b>											
Register Space:	MMIO: 0/2/0										
Access:	RO										
Size (in bits):	32										
Address:	70000h-70003h										
Name:	Pipe Scan Line										
ShortName:	PIPE_SCANLINE_A										
Reset:	soft										
Address:	71000h-71003h										
Name:	Pipe Scan Line										
ShortName:	PIPE_SCANLINE_B										
Reset:	soft										
Address:	72000h-72003h										
Name:	Pipe Scan Line										
ShortName:	PIPE_SCANLINE_C										
Reset:	soft										
Address:	73000h-73003h										
Name:	Pipe Scan Line										
ShortName:	PIPE_SCANLINE_D										
Reset:	soft										
<p>This register enables the read back of the pipe vertical line counter. The value increments at the leading edge of HSYNC. The value resets to line zero at the first active line of the display. In interlaced display timings, the scan line counter provides the current line in the field. One field can have a total number of lines that is one greater than the other field.</p>											
DWord	Bit	Description									
0	31	<b>Current Field</b>									
		Access: RO									
		This is an indication of the current display field.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Odd</td> <td>First field (odd field)</td> </tr> <tr> <td>1b</td> <td>Even</td> <td>Second field (even field)</td> </tr> </tbody> </table>	Value	Name	Description	0b	Odd	First field (odd field)	1b	Even	Second field (even field)
		Value	Name	Description							
0b	Odd	First field (odd field)									
1b	Even	Second field (even field)									
30:20	<b>Reserved</b>										
	Access: RO										
	Format: MBZ										
19:0		<b>Line Counter for Display</b>									
		Access: RO									

**PIPE\_SCANLINE**

This is an indication of the current display scan line.

**Programming Notes**

The line count value is from the display output timing generator, representing the scan line currently being output to a receiver. Due to buffering within the display engine, the line being fetched (read) from the frame buffer is not directly linked to the line being output. It is possible for the fetched line to be hundreds of lines ahead of the timing generator output line.



## PIPE\_SCANLINECOMP

PIPE_SCANLINECOMP	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	70004h-70007h
Name:	Pipe Scan Line Compare
ShortName:	PIPE_SCANLINECOMP_A
Reset:	soft
Address:	71004h-71007h
Name:	Pipe Scan Line Compare
ShortName:	PIPE_SCANLINECOMP_B
Reset:	soft
Address:	72004h-72007h
Name:	Pipe Scan Line Compare
ShortName:	PIPE_SCANLINECOMP_C
Reset:	soft
Address:	73004h-73007h
Name:	Pipe Scan Line Compare
ShortName:	PIPE_SCANLINECOMP_D
Reset:	soft
<p>This register is used to initiate a display scan line compare. This MMIO driven scan line compare cannot be used at the same time as the command streamer driven scan line compare on the same pipe. When this register is written with the Initiate Compare bit set to 1b, the Display Engine (DE) will start comparing the display pipe or plane (selectable) current scan line value (current scan line) with the start scan line value (current scan line <math>\geq</math> start scan line) and the end scan line value (current scan line <math>\leq</math> end scan line) to decide if the pipe scan line is inside or outside the scan line window of interest. DE will wait until the current scan line is either outside (Inclusive mode) or inside (Exclusive mode) the scan line window, then trigger a scan line event and stop any further comparing. The scan line event can cause display to send a scan line compare response to the command streamer, (used for releasing a MI_WAIT_FOR_EVENT on scan line window), if unmasked in the DERRMR mask register 0x44050. The scan line event can also cause display to generate a scan line compare interrupt, if the interrupt registers are configured for that. The value programmed should be the desired value - 1, so for scan line 0, the value programmed is vertical total, and for scan line 1, the value programmed is 0. The programmable range can include the vertical blank. In interlaced display timings, the current scan line is the current line of the current interlaced field. Either MMIO or a MI_LOAD_REGISTER_IMM command can be used to unmask the scan line render response 0x44050. That can be done anytime before programming this register. There is one instance of this register per pipe.</p>	
<b>Restriction</b>	
A new scan line compare must not be started until after the previous compare has finished. The end scan line value must be greater than or equal to the start scan line value. When using LRI care must be taken to follow all	

## PIPE\_SCANLINECOMP

the programming rules for LRI targeting the display engine.

DWord	Bit	Description											
0	31	<b>Initiate Compare</b> Access: <span style="float: right;">R/W</span> This field initiates the scan line compare. When this register is written with this bit set to 1b, the display engine will do one complete comparison cycle, trigger a scan line event, then stop comparing.											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Do nothing</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Initiate compare</td> </tr> </tbody> </table>	Value	Name	0b	Do nothing	1b	Initiate compare					
		Value	Name										
		0b	Do nothing										
		1b	Initiate compare										
		<b>Restriction</b>											
		Do not write this register again until after any previous scan line compare has completed.											
		30	30	<b>Inclusive Exclusive Select</b> Access: <span style="float: right;">R/W</span> This field selects whether the scan line compare is done in inclusive mode, where display triggers the scan line event when outside the scan line window, or inclusive mode, where display triggers when inside the window.									
				<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Exclusive</td> <td>Exclusive mode: trigger scan line event when inside the scan line window</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Inclusive</td> <td>Inclusive mode: trigger scan line event when outside the scan line window</td> </tr> </tbody> </table>	Value	Name	Description	0b	Exclusive	Exclusive mode: trigger scan line event when inside the scan line window	1b	Inclusive	Inclusive mode: trigger scan line event when outside the scan line window
				Value	Name	Description							
0b	Exclusive			Exclusive mode: trigger scan line event when inside the scan line window									
1b	Inclusive			Inclusive mode: trigger scan line event when outside the scan line window									
29	29			<b>Counter Select</b> Access: <span style="float: right;">R/W</span> This field selects whether the scan line compare is done using the pipe timing generator scanline counter or a plane scanline counter. The pipe timing generator counts the scanlines being output from display. The plane counts the scan lines being fetched from the frame buffer.									
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Timing generator</td> <td>Use the scanline count from the pipe timing generator</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Plane</td> <td>Use the scanline count from plane selected in PIPE_MISC2.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Timing generator	Use the scanline count from the pipe timing generator	1b	Plane	Use the scanline count from plane selected in PIPE_MISC2.		
		Value	Name	Description									
		0b	Timing generator	Use the scanline count from the pipe timing generator									
1b	Plane	Use the scanline count from plane selected in PIPE_MISC2.											
<b>Programming Notes</b>													
Due to buffering within the display engine, the line being fetched from the frame buffer is not directly linked to the line being output. It is possible for the fetched line to be hundreds of lines ahead of the timing generator output line. The plane scan line count more closely represents what data is currently being fetched by the plane.													
28:16	28:16	<b>Start Scan Line</b> Access: <span style="float: right;">R/W</span> This field specifies the starting scan line number of the scan line window.											

<b>PIPE_SCANLINECOMP</b>		
15	<b>Render Response Destination</b>	
	Access:	R/W
	This bit indicates what destination to send the scan line event render response to.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0b	CS      Send scan line event response to CS
1b	BCS      Send scan line event response to BCS	
14:13	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
12:0	<b>End Scan Line</b>	
	Access:	R/W
This field specifies the ending scan line number of the scan line window.		

## PIPE\_SEAM\_EXCESS

<b>PIPE_SEAM_EXCESS - PIPE_SEAM_EXCESS</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank OR pipe disabled	
Address:	60020h-60023h
Name:	Pipe Seam Excess
ShortName:	PIPE_SEAM_EXCESS_A
Reset:	soft
Address:	61020h-61023h
Name:	Pipe Seam Excess
ShortName:	PIPE_SEAM_EXCESS_B
Reset:	soft
Address:	62020h-62023h
Name:	Pipe Seam Excess
ShortName:	PIPE_SEAM_EXCESS_C
Reset:	soft
Address:	63020h-63023h
Name:	Pipe Seam Excess
ShortName:	PIPE_SEAM_EXCESS_D
Reset:	soft
<p>This register defines the number of excess pixels within the Pipe window (on the right or left) that the Scaler will need to remove from the post scaled image.</p> <p>When an image is split across two Pipes, scaled, and then joined at the Port, the Scalers within each Pipe will operate on a split image that contains overlap pixels around where the final seam will be to facilitate a seamless join at the Port. For example, if the left portion of an image is being scaled in Pipe A and the right portion of the image is being scaled in Pipe B, then there will be an excess number of pixels (i.e. overlap pixels) on the right side of the Pipe A image and an excess number of pixels on the left side of the Pipe B image. The overlap pixels of the window within each of the Pipes need to be dropped by the Scaler before they are delivered to the Port.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>1. Dropping of the overlap/excess pixels is done at the very end of the Pipe within the Scaler regardless of whether a Scaler is bound to the Pipe, or not.</li> <li>2. The values programmed within this register are one-based (i.e., a programming of 1 equals 1 pixel of excess)</li> <li>3. The values programmed within this register will be added to the Horizontal Active programming of the TRANS_HTOTAL register of the port bound to this pipe. I.e., the pipe will see a Horizontal size equal to Horizontal Active + Left Excess Amount + Right Excess Amount</li> </ol>	

## PIPE\_SEAM\_EXCESS - PIPE\_SEAM\_EXCESS

**Restriction:**

1. The number of excess pixels cannot exceed the size of the horizontal blank, otherwise there will not be enough time to throw them away before starting the next line and the image will be corrupted
2. Pillarbox borders must be even
3. The source size on each pipe, including pre-scale excess, must be a multiple of 2. When the Pipe output format is YUV 420 with full blend, the source size is required to be a multiple of 4.

DWord	Bit	Description			
0	31:29	<b>Reserved</b>			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
28:16	<b>Right Excess Amount</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td style="width: 60%;">Double Buffered</td> </tr> </table> <p>This field defines the number of excess pixels to drop, if any, on the right side of the Pipe window</p>	Access:	Double Buffered		
Access:	Double Buffered				
15:13	<b>Reserved</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
12:0	<b>Left Excess Amount</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td style="width: 60%;">Double Buffered</td> </tr> </table> <p>This field defines the number of excess pixels to drop, if any, on the left side of the Pipe window</p>	Access:	Double Buffered		
Access:	Double Buffered				



## PIPE\_SRC SZ

<b>PIPE_SRC SZ</b>						
Register Space:	MMIO: 0/2/0					
Access:	Double Buffered					
Size (in bits):	32					
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank						
Address:	6001Ch-6001Fh					
Name:	Pipe Source Image Size					
ShortName:	PIPE_SRC SZ_A					
Reset:	soft					
Address:	6101Ch-6101Fh					
Name:	Pipe Source Image Size					
ShortName:	PIPE_SRC SZ_B					
Reset:	soft					
Address:	6201Ch-6201Fh					
Name:	Pipe Source Image Size					
ShortName:	PIPE_SRC SZ_C					
Reset:	soft					
Address:	6301Ch-6301Fh					
Name:	Pipe Source Image Size					
ShortName:	PIPE_SRC SZ_D					
Reset:	soft					
There is one instance of this register for each pipe.						
<b>Programming Notes</b>						
In VGA display mode, this register is ignored and the VGA size from the VGA registers is used instead.						
DWord	Bit	Description				
0	31:29	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
Format:	MBZ					
28:16	<b>Horizontal Source Size</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies Horizontal Source Size. This determines the horizontal size of the image created by the display planes. This field is programmed to the number of pixels desired minus one.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Restriction</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;"> <ul style="list-style-type: none"> <li>This register must always be programmed to the same value as the Horizontal Active, except when panel fitting is enabled or DSC pixel replication is enabled.</li> </ul> </td> </tr> </tbody> </table>	Access:	Double Buffered	Restriction	<ul style="list-style-type: none"> <li>This register must always be programmed to the same value as the Horizontal Active, except when panel fitting is enabled or DSC pixel replication is enabled.</li> </ul>	
Access:	Double Buffered					
Restriction						
<ul style="list-style-type: none"> <li>This register must always be programmed to the same value as the Horizontal Active, except when panel fitting is enabled or DSC pixel replication is enabled.</li> </ul>						

<b>PIPE_SRC SZ</b>					
	<ul style="list-style-type: none"> <li>• Refer to PS_CTRL for size restrictions when panel fitting is enabled.</li> <li>• Horizontal source size must always be even. The programmed value must be odd.</li> </ul>				
15:13	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
12:0	<b>Vertical Source Size</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies Vertical Source Size. This determines the vertical size of the image created by the display planes. This field is programmed to the number of lines desired minus one.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Restriction</b></td> </tr> </table> <p>Vertical source sizes larger than 4320 lines are not supported. This register must always be programmed to the same value as the Vertical Active, except when panel fitting is enabled. Refer to PS_CTRL for size restrictions when panel fitting is enabled.</p>	Access:	Double Buffered	<b>Restriction</b>	
Access:	Double Buffered				
<b>Restriction</b>					

## PIPE\_STATUS

<b>PIPE_STATUS</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/WC	
Size (in bits):	32	
CrashLogSaved:	true	
CrashLogPriority:	1	
CrashLogVisibility:	public	
ExternalLongName:	DE Pipe Status	
ExternalDescription:	Display engine pipe status	
Address:	70058h-7005Bh	
Name:	Pipe Status	
ShortName:	PIPE_STATUS_A	
Reset:	soft	
Address:	71058h-7105Bh	
Name:	Pipe Status	
ShortName:	PIPE_STATUS_B	
Reset:	soft	
Address:	72058h-7205Bh	
Name:	Pipe Status	
ShortName:	PIPE_STATUS_C	
Reset:	soft	
Address:	73058h-7305Bh	
Name:	Pipe Status	
ShortName:	PIPE_STATUS_D	
Reset:	soft	
DWord	Bit	Description
0	31	<b>Underrun</b> Access: R/WC This field indicates that there is an underrun on the transcoder attached to this pipe.
	30	<b>Vblank</b> Access: R/WC The field is set at the start of the vertical blank of the transcoder attached to this pipe.
	29	<b>Frame start</b> Access: R/WC The field is set at the frame start of the transcoder attached to this pipe.

## PIPE\_STATUS

28	<b>Pipe Soft Underrun</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table> <p>This bit when set indicates that HW is using replacement pixel at underrun locations.</p>	Access:	R/WC
Access:	R/WC		
27	<b>Pipe Hard Underrun</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table> <p>This bit when set indicates that the HW is repeating the last valid pixel at underrun locations.</p>	Access:	R/WC
Access:	R/WC		
26	<b>Port underrun</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table> <p>This bit when set indicates that the pipe has sent all the pixels at expected rate but there is an underrun due to logic downstream to the pipes.</p>	Access:	R/WC
Access:	R/WC		
25	<b>Not Used 25</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
24	<b>Not Used 24</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
23	<b>Not Used 23</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
22	<b>Not Used 22</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
21	<b>Not Used 21</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
20	<b>Not Used 20</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
19	<b>Not Used 19</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
18	<b>Not Used 18</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
17	<b>Not Used 17</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
16	<b>Not Used 16</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
15	<b>Not Used 15</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
14	<b>Not Used 14</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		

<b>PIPE_STATUS</b>			
13	<p><b>Not Used 13</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
12	<p><b>Not Used 12</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
11	<p><b>Not Used 11</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
10	<p><b>Not Used 10</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
9	<p><b>Not Used 9</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
8	<p><b>Not Used 8</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
7	<p><b>Not Used 7</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
6	<p><b>BW Credits Pending At VBlank</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>A '1' indicates that the there are some pending MBUS BW-Credits at the start of VBlank. Sticky bit cleared by a write of '1'</p>	Access:	R/WC
Access:	R/WC		
5	<p><b>B Credits Pending At VBlank</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>A '1' indicates that the there are some pending MBUS B-Credits at the start of VBlank. Sticky bit cleared by a write of '1'</p>	Access:	R/WC
Access:	R/WC		
4	<p><b>A Credits Pending At VBlank</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>A '1' indicates that the there are some pending MBUS A-Credits at the start of VBlank. Sticky bit cleared by a write of '1'</p>	Access:	R/WC
Access:	R/WC		
3	<p><b>Not Used 3</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
2	<p><b>Not used 2</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table>	Access:	R/WC
Access:	R/WC		
1	<p><b>Valid Block At FrameStart</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/WC</td> </tr> </table> <p>A '1' indicates that a valid block is still present in Display Buffer at frame start. Sticky bit cleared by a write of '1'.</p>	Access:	R/WC
Access:	R/WC		
0	<p><b>Valid Block Overwritten</b></p>		

## PIPE\_STATUS

Access:

R/WC

A '1' indicates that a valid block in Display Buffer was overwritten. Sticky bit cleared by a write of '1'.

## PIPEDMC\_CONTROL

PIPEDMC_CONTROL - PIPEDMC_CONTROL		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	45250h-45253h	
Name:	Pipe DMC Control	
ShortName:	PIPEDMC_CONTROL_A	
Reset:	soft	
Address:	45254h-45257h	
Name:	Pipe DMC Control	
ShortName:	PIPEDMC_CONTROL_B	
Reset:	soft	
Address:	45258h-4525Bh	
Name:	Pipe DMC Control	
ShortName:	PIPEDMC_CONTROL_C	
Reset:	soft	
Address:	4525Ch-4525Fh	
Name:	Pipe DMC Control	
ShortName:	PIPEDMC_CONTROL_D	
Reset:	soft	
This Register is to add pipe DMC enable. To use pipeDMC driver must enable pipeDMC first.		
DWord	Bit	Description
0	31:1	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	0	<b>pipedmc_enable</b>
Access: R/W Setting this bit enables the pipeDMC.		



## Pixel Shader Scheduling Mode

PSS_MODE - Pixel Shader Scheduling Mode				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	07038h			
Name:	Pixel Shader Scheduling Mode			
ShortName:	PSS_MODE			
Mode registers for Pixel Shader Scheduling.				
DWord	Bit	Description		
0	31:16	<b>Mask</b>		
		Access:	WO	
		_Custom_GTIReset:	DEV	
			Must be set to modify corresponding bit in Bits 15:0 (All implemented bits)	
	15:14	<b>8x8 History buffer size</b>	Access:	R/W
			Format:	U2
			_Custom_GTIReset:	DEV
			Selects the depth of the 8x8 history buffer and if recent filtering is enabled. When recent filtering is enabled, an 8x8 will not be added to the history buffer if it was recently added to the history buffer.	
		<b>Value</b>	<b>Name</b>	
		0h	Full Size with Recent Filtering Enabled <b>[Default]</b>	
1h		Half Size with Recent Filtering Enabled		
2h	Quarter Size with Recent Filtering Enabled			
3h	Full Size with Recent Filtering Disabled			
13:10	<b>Maximum Allowed PS Thread Dependencies</b>	Default Value:	8h	
		Access:	R/W	
		Format:	U4	
		_Custom_GTIReset:	DEV	
		Sets the maximum number of dependencies that a pixel shader thread can have. If a thread requires more than this number, thread dispatch will be stalled until enough threads that this thread is dependent on have retired. Since maximum number of dependencies in a Pixel Shader is 8 (for fused-SIMD16, corresponding to 8 2X2 pixel block; fused-SIMD32 corresponding to 8 4x2 pixel blocks), programming a value higher than 0x8 is illegal. If HW chooses to launch lower SIMD thread e.g. fused-SIMD8, it will not have more than 4 dependencies. Hence, programming 0x8 guarantees maximum dependencies for all SIMD width dispatches.		



## PSS\_MODE - Pixel Shader Scheduling Mode

9	<b>3D Scoreboard Address XOR Disable</b>	
Access:		R/W
Format:		Disable
_Custom_GTIRreset:		DEV
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	Enabled <b>[Default]</b>	3D Scoreboard Address calculation includes XOR of higher bits
1h	Disabled	3D Scoreboard Address calculation based on lower address bits only
8	<b>Reserved</b>	
Access:		R/W
Format:		PBC
_Custom_GTIRreset:		DEV
7	<b>Stalling behavior disable for PS Dispatch for PTBR</b>	
Access:		R/W
_Custom_GTIRreset:		DEV
<p>This bit, when enabled, allows PS dispatch function to not stall when no TILE ID is free for incoming new tile access under PTBR. Although this behavior is non stalling, it has a potential to reduce number of color pixel blocks from tile cache in certain cases.</p>		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0	<b>[Default]</b>	This is a default value and default behavior is to have PS dispatch stall when there are no free TILE_IDs available for incoming new access on a new TILE under PTBR.
1		When this bit is set, PS dispatch does not stall for a new incoming tile but simply uses the next TILE_ID without waiting for it to be free. SW should enable this bit if there are perf downsides with stalling behavior and additional discard BW is not significant.
6:5	<b>Thread Scheduler Mode</b>	
Access:		R/W
Format:		U2
_Custom_GTIRreset:		DEV
<p>Selects the PSD selection policy</p>		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	Round-Robin <b>[Default]</b>	Scheduler issues grant number of threads to the selected PSD. Once grant has expired it may continue to dispatch grace number of threads as long as they came from the same scheduler event. Once grant duration has expired and current scheduler event will not fit within grace, selected PSD is advanced.

## PSS\_MODE - Pixel Shader Scheduling Mode

		1h	Round-Robin with match	Scheduler issues grant number of threads to the selected PSD. Once grant has expired it may continue to dispatch grace number of threads as long as they came from the same scheduler event or match the history buffer for the selected PSD. Once grant duration has expired and current scheduler event will not fit within grace, selected PSD is advanced.
		2h	Dynamic	Scheduler issues grant number of threads to the selected PSD. Once grant has expired it may continue to dispatch grace number of threads as long as they came from the same scheduler event. Once grant duration has expired and current scheduler event will not fit within grace, next selected PSD is based on EU load.
		3h	Dynamic with match	Scheduler issues grant number of threads to the selected PSD. Once grant has expired it may continue to dispatch grace number of threads as long as they came from the same scheduler event or match the history buffer for the selected PSD. Once grant duration has expired and current scheduler event will not fit within grace, next selected PSD is based on EU load.
	4	<b>Disable 4x4 schedule optimization</b>		
		Access:		R/W
		Format:		Disable
		_Custom_GTIReset:		DEV
		If set, prevent scheduler from attempting to pack 4x4 at SIMD16 alignment.		
		<b>Value</b>	<b>Name</b>	
		0h	4x4 packed at SIMD16 alignment if possible <b>[Default]</b>	
		1h	scheduler does not consider 4x4 when packing threads	
	3	<b>Disable 4x2 schedule optimization</b>		
		Access:		R/W
		Format:		Disable
		_Custom_GTIReset:		DEV
		If set, prevent scheduler from attempting to pack 4x2 at SIMD8 alignment.		
		<b>Value</b>	<b>Name</b>	
		0h	4x2 packed at SIMD8 alignment if possible <b>[Default]</b>	
		1h	scheduler does not consider 4x2 when packing threads	
	2	<b>Disable fused thread scheduling</b>		
		Access:		R/W
		Format:		Disable
		_Custom_GTIReset:		DEV
		If set, scheduler will only populate the first thread of a fused thread. A fused thread will still be dispatched but will only contain a single thread.		

PSS_MODE - Pixel Shader Scheduling Mode												
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Fused thread enabled <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>Fused thread disabled</td> </tr> </tbody> </table>	Value	Name	0h	Fused thread enabled <b>[Default]</b>	1h	Fused thread disabled				
Value	Name											
0h	Fused thread enabled <b>[Default]</b>											
1h	Fused thread disabled											
1:0	<b>Limit maximum number of polys per fused-thread</b>											
	Access:	R/W										
	Format:	U2										
	_Custom_GTIReset:	DEV										
	Limit the scheduler to pack no more than the indicated number polys into a single fused-thread.											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Polys per fused-thread is not limited <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>Maximum polys per fused-thread limited to 1</td> </tr> <tr> <td>2h</td> <td>Maximum polys per fused-thread limited to 2</td> </tr> <tr> <td>3h</td> <td>Maximum polys per fused-thread limited to 3</td> </tr> </tbody> </table>	Value	Name	0h	Polys per fused-thread is not limited <b>[Default]</b>	1h	Maximum polys per fused-thread limited to 1	2h	Maximum polys per fused-thread limited to 2	3h	Maximum polys per fused-thread limited to 3
Value	Name											
0h	Polys per fused-thread is not limited <b>[Default]</b>											
1h	Maximum polys per fused-thread limited to 1											
2h	Maximum polys per fused-thread limited to 2											
3h	Maximum polys per fused-thread limited to 3											



## Pixel Shader Scheduling Mode 2

PSS_MODE2 - Pixel Shader Scheduling Mode 2													
Register Space:	MMIO: 0/2/0												
Size (in bits):	32												
Address:	0703Ch												
Name:	Pixel Shader Scheduling Mode												
ShortName:	PSS_MODE2												
Mode register for Pixel Shader Scheduling.													
DWord	Bit	Description											
0	31:16	<b>Mask</b>											
		Access:	WO										
		_Custom_GTIReset:	DEV										
		Must be set to modify corresponding bit in Bits 15:0 (All implemented bits)											
	15:14	<b>PSD Dispatch Grant</b>	Access:	R/W									
			Format:	U2									
			_Custom_GTIReset:	DEV									
			Grant duration is the minimum number of threads the scheduler will dispatch to a PSD before selecting a new PSD										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>1_15 [Default]</td> </tr> <tr> <td>1h</td> <td>2_15</td> </tr> <tr> <td>2h</td> <td>4_15</td> </tr> <tr> <td>3h</td> <td>6_15</td> </tr> </tbody> </table>		Value	Name	0h	1_15 [Default]	1h	2_15	2h	4_15	3h	6_15
		Value	Name										
		0h	1_15 [Default]										
		1h	2_15										
2h	4_15												
3h	6_15												
13:12	<b>PSD Dispatch Grace</b>	Access:	R/W										
		Format:	U2										
		_Custom_GTIReset:	DEV										
		Grace duration is the number of threads the scheduler will dispatch to a PSD once the grant duration has expired if scheduled event passes grace conditions (e.g. via scheduler mode)											
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>0_13 [Default]</td> </tr> <tr> <td>1h</td> <td>2_13</td> </tr> <tr> <td>2h</td> <td>4_13</td> </tr> <tr> <td>3h</td> <td>8_13</td> </tr> </tbody> </table>		Value	Name	0h	0_13 [Default]	1h	2_13	2h	4_13	3h	8_13		
Value	Name												
0h	0_13 [Default]												
1h	2_13												
2h	4_13												
3h	8_13												

## PSS\_MODE2 - Pixel Shader Scheduling Mode 2

11:10	<b>PSD Perfect Burst</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U2</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>When PSD selection policy has independent perfect selector, this setting indicates the maximum number of perfect dispatches (8x8/8x4) to the same PSD due to matching previous perfect (or history buffer if +match scheduling policy)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>1_11 <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>2_11</td> </tr> <tr> <td>2h</td> <td>4_11</td> </tr> <tr> <td>3h</td> <td>8_11</td> </tr> </tbody> </table>	Access:	R/W	Format:	U2	_Custom_GTIReset:	DEV	Value	Name	0h	1_11 <b>[Default]</b>	1h	2_11	2h	4_11	3h	8_11
Access:	R/W																	
Format:	U2																	
_Custom_GTIReset:	DEV																	
Value	Name																	
0h	1_11 <b>[Default]</b>																	
1h	2_11																	
2h	4_11																	
3h	8_11																	
9	<b>PSD Selector Policy</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>Selects if perfect dispatches (8x8/8x4) have independent PSD selection, or if there is a single PSD selector for all threads dispatched.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Unified Selector <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>Independent Perfect Selector</td> </tr> </tbody> </table>	Access:	R/W	Format:	U1	_Custom_GTIReset:	DEV	Value	Name	0h	Unified Selector <b>[Default]</b>	1h	Independent Perfect Selector				
Access:	R/W																	
Format:	U1																	
_Custom_GTIReset:	DEV																	
Value	Name																	
0h	Unified Selector <b>[Default]</b>																	
1h	Independent Perfect Selector																	
8	<b>PS Load Bias match size</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>Select the granularity of xy compare for determining if the incoming 8x8 matches history buffer used for <b>8x8 Match PS Load Bias</b>.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>8x8 <b>[Default]</b></td> </tr> <tr> <td>1h</td> <td>16x16</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	0h	8x8 <b>[Default]</b>	1h	16x16						
Access:	R/W																	
_Custom_GTIReset:	DEV																	
Value	Name																	
0h	8x8 <b>[Default]</b>																	
1h	16x16																	
7:6	<b>8x8 Match PS Load Bias</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U2</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>When scheduler is in dynamic mode, PSS will create a load imbalance by the selected number of threads when a new 8x8 matches history buffer or any partially collected threads. This will direct matching 8x8 to the same PSD when load is not extremely skewed.</p>	Access:	R/W	Format:	U2	_Custom_GTIReset:	DEV										
Access:	R/W																	
Format:	U2																	
_Custom_GTIReset:	DEV																	

## PSS\_MODE2 - Pixel Shader Scheduling Mode 2

	Value	Name
	0h	2_7 <b>[Default]</b>
	1h	4_7
	2h	8_7
	3h	0_7
5	<b>Scoreboard Stall Flush Control</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
	0h	Start Thread Group <b>[Default]</b>
		pipe_control with <b>Stall at Scoreboard</b> set creates a new thread group instead of stalling at scoreboard. PS threads launched after pipe_control will have sendc dependency to all threads before pipe_control. This is a pipelined flush and will not drain EUs of PS threads.
	1h	Scoreboard Stall
		pipe_control with <b>Stall at Scoreboard</b> set stalls at PSS scoreboard until all previous threads have completed. This will drain EUs of all PS threads.
	<b>Programming Notes</b>	
	Pipe_control with <b>PS sync stall</b> set without any other PSS visible flush set (depth/color) replaces <b>Stall at Scoreboard</b> in description.	
4	<b>Thread Group Dependency Control</b>	
	Access:	R/W
	_Custom_GTIReset:	DEV
	<b>Value</b>	<b>Name</b>
	0h	Use 9th dependency to enforce ordering between thread groups. <b>[Default]</b>
	1h	Perform stall at PSSunit when thread group changes.
3	<b>Over-subscribe PS thread allocation</b>	
	Access:	R/W
	Format:	Enable
	_Custom_GTIReset:	DEV
	<b>Value</b>	<b>Name</b>
	0h	Number of enabled threads does not affect PS thread scheduling <b>[Default]</b>
	1h	Number of PS threads scheduled per-PSD will not exceed number of enabled threads

## PSS\_MODE2 - Pixel Shader Scheduling Mode 2

2:0

### PS Dispatch Time-out Values

Access:	R/W
_Custom_GTIReset:	DEV

Valid values other than 111, allow SW to program number of clocks PS dispatch function wait to combine fuse thread sequence (aka bundle).

Setting 111 disables the time-out mechanism and will wait indefinitely for an event to end the collection of pixels.

Value	Name	Description	Programming Notes
0h	32_2	PS dispatch function waits for 32 clocks for gathering more pixels in the current bundle.	
1h	64	PS dispatch function waits for 64 clocks for gathering more pixels in the current bundle.	
2h	128	PS dispatch function waits for 128 clocks for gathering more pixels in the current bundle.	
3h	256	PS dispatch function waits for 256 clocks for gathering more pixels in the current bundle.	
4h	512	PS dispatch function waits for 512 clocks for gathering more pixels in the current bundle.	
5h	1024	PS dispatch function waits for 1024 clocks for gathering more pixels in the current bundle.	
6h	2048 <b>[Default]</b>	PS dispatch function waits for 2048 clocks for gathering more pixels in the current bundle.	
7h		PSD waits indefinitely to assemble a bundle before dispatching a PS.	This value may not be programmed if non-promoted depth or stencil is enabled.



## Pixel Shader Scheduling Mode 3

PSS_MODE3 - Pixel Shader Scheduling Mode 3				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	07700h			
Name:	Pixel Shader Scheduling Mode			
ShortName:	PSS_MODE3			
Mode register for Pixel Shader Scheduling.				
DWord	Bit	Description		
0	31:16	<b>Mask</b>		
		Access:	WO	
		_Custom_GTIReset:	DEV	
		Must be set to modify corresponding bit in Bits 15:0 (All implemented bits)		
	15:9	<b>Reserved</b>		
		Access:	R/W	
		Format:	PBC	
		_Custom_GTIReset:	DEV	
	8	<b>Force Aligned</b>	Access:	R/W
			Format:	Disable
_Custom_GTIReset:			DEV	
<b>Value</b>			<b>Name</b>	<b>Description</b>
0h		Normal <b>[Default]</b>	An 8x8 that is eligible for aligned, may have its DQs scheduled via free/oldest.	
1h		Force Aligned Dispatch	An 8x8 that is eligible for aligned+ scheduling will not have its DQs selected for free/oldest.	
7		<b>Disabled Perfect Scheduler</b>	Access:	R/W
			Format:	Disable
			_Custom_GTIReset:	DEV
			<b>Value</b>	<b>Name</b>
	0h	Perfect Scheduler Enabled <b>[Default]</b>	8x8 that are 8 or 16 quads may be dispatch around the partial thread are dispatched as the minimum number of threads.	
	1h	Perfect Scheduler Disabled	Perfect threads are not dispatched.	



## PSS\_MODE3 - Pixel Shader Scheduling Mode 3

6	<b>Disabled Preferred Scheduler</b>		
	Access:	R/W	
	Format:	Disable	
	_Custom_GTIRreset:	DEV	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Preferred Scheduler Enabled <b>[Default]</b>	Preferred 8x8 is an aligned 8x8 that does not leave a partial thread after being scheduled.
	1h	Preferred Scheduler Disabled	Preferred 8x8 are not selected.
	5	<b>Disabled Aligned Scheduler</b>	
		Access:	R/W
		Format:	Disable
		_Custom_GTIRreset:	DEV
		<b>Value</b>	<b>Name</b>
0h		Aligned Scheduler Enabled <b>[Default]</b>	8x8 that are two or more quads may be scheduled as an entire 8x8 to combine with the partial thread
1h		Aligned Scheduler Disabled	Aligned 8x8 are not selected.
4		<b>Disabled Oldest Scheduler</b>	
		Access:	R/W
		Format:	Disable
		_Custom_GTIRreset:	DEV
		<b>Value</b>	<b>Name</b>
	0h	Oldest Scheduler Enabled <b>[Default]</b>	Elevate priority of the oldest 8x8 in the future queue when Out-of-Order Age counter reaches max
	1h	Oldest Scheduler Disabled	Oldest 8x8 in future queue is never elevated in priority.
	3:2	<b>Out-of-Order Age Counter Max</b>	
		Access:	R/W
		Format:	U2
		_Custom_GTIRreset:	DEV
		The number of scheduler events that are allowed to go around the oldest 8x8 before oldest 8x8 is elevated to highest priority.	
<b>Value</b>		<b>Name</b>	
0h		4_3 <b>[Default]</b>	
1h		8_3	

## PSS\_MODE3 - Pixel Shader Scheduling Mode 3

		2h	1_3
		3h	2_3
1:0	<b>Future Queue Size</b>		
	Access:		R/W
	Format:		U2
	_Custom_GTIReset:		DEV
	Set the number of future queue entries that are eligible for scheduling.		
		<b>Value</b>	<b>Name</b>
		0h	4_1 [Default]
		1h	1_1
		2h	2_1
		3h	3_1

## Pixel Shader Scheduling Mode 4

PSS_MODE4 - Pixel Shader Scheduling Mode 4												
Register Space:	MMIO: 0/2/0											
Size (in bits):	32											
Address:	07704h											
Name:	Pixel Shader Scheduling Mode											
ShortName:	PSS_MODE4											
Mode register for Pixel Shader Scheduling.												
DWord	Bit	Description										
0	31:16	<b>Mask</b>										
		Access:	WO									
		_Custom_GTIReset:	DEV									
		Must be set to modify corresponding bit in Bits 15:0 (All implemented bits)										
	15:7	<b>Reserved</b>										
		Access:	R/W									
		Format:	PBC									
		_Custom_GTIReset:	DEV									
	6	<b>Enable Extended Coarse Pixel Sizes</b>	Access:	R/W								
			Format:	Enable								
_Custom_GTIReset:			DEV									
Hardware supports all Coarse pixel sizes up to 16 samples per-CP. The VRS spec does not include some CPsizes. This bit allows the hardware to support the CPsizes beyond the VRS spec.												
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>VRS Compliant <b>[Default]</b></td> <td>Hardware supports only VRS compliant coarse pixel sizes. Any requested CPsize over the limit is clamped to VRS limit</td> </tr> <tr> <td>1h</td> <td>Extended Coarse Pixel Sizes</td> <td>Hardware supports additional coarse pixel sizes beyond VRS spec requirements when CPS_MODE_CONSTANT. This includes all 16 sample CP sizes.</td> </tr> </tbody> </table>			Value	Name	Description	0h	VRS Compliant <b>[Default]</b>	Hardware supports only VRS compliant coarse pixel sizes. Any requested CPsize over the limit is clamped to VRS limit	1h	Extended Coarse Pixel Sizes	Hardware supports additional coarse pixel sizes beyond VRS spec requirements when CPS_MODE_CONSTANT. This includes all 16 sample CP sizes.	
Value		Name	Description									
0h		VRS Compliant <b>[Default]</b>	Hardware supports only VRS compliant coarse pixel sizes. Any requested CPsize over the limit is clamped to VRS limit									
1h		Extended Coarse Pixel Sizes	Hardware supports additional coarse pixel sizes beyond VRS spec requirements when CPS_MODE_CONSTANT. This includes all 16 sample CP sizes.									
5		<b>Enable Almost Perfect</b>	Access:	R/W								
			Format:	Enable								
	_Custom_GTIReset:		DEV									
	When Simple Shader is set, almost_perfect is enabled. When simple shader is not set, this bit may be used to enabled almost_perfect.											
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Normal_5 <b>[Default]</b></td> <td>Perfect dispatch will not be selected when 8x8 is one quad short of perfect thread.</td> </tr> </tbody> </table>			Value	Name	Description	0h	Normal_5 <b>[Default]</b>	Perfect dispatch will not be selected when 8x8 is one quad short of perfect thread.			
	Value	Name	Description									
0h	Normal_5 <b>[Default]</b>	Perfect dispatch will not be selected when 8x8 is one quad short of perfect thread.										

## PSS\_MODE4 - Pixel Shader Scheduling Mode 4

	1h	Enable Almost-Perfect	An 8x8 with one quad short of perfect thread will be dispatched as perfect thread with a single quad disabled.
4	<b>Relaxed 4x4 pair handling</b>		
	Access:		R/W
	Format:		Enable
	_Custom_GTIReset:		DEV
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Normal_4 <b>[Default]</b>	An 8x8 with two QuadQuads (e.g., 4x4) will be scheduled such that both QQ are in the same thread.
	1h	Relaxed	Scheduler does not attempt to keep multiple QQ from same 8x8 in same thread.
3	<b>Fulsim Compatible - Reserved</b>		
	Access:		R/W
	Format:		U1
	_Custom_GTIReset:		DEV
	Reserved for future fulsim compatibility bits.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Normal_3 <b>[Default]</b>	Normal
	1h	Maximize Fulsim Compatibility	Future fulsim compatibility requirements. This will result in reduced hardware performance.
	<b>Programming Notes</b>		
	Set bit to 1h to maximize compatibility with fulsim. Hardware has reduced performance when this bit is set.		
2	<b>Fulsim Compatible - Stall Scheduler Intra-poly grid change</b>		
	Access:		R/W
	Format:		Enable
	_Custom_GTIReset:		DEV
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	<b>[Default]</b>	Hardware does not stall scheduler clock after dependency update.
	1h	StallOnIntraPolyGrid	If a grid change is loaded into the future queue that is within a poly, then hardware blocks scheduler until grid change is scheduled. This will result in reduced hardware performance, but scheduler policies (allow_gap) will match fulsim.

## PSS\_MODE4 - Pixel Shader Scheduling Mode 4

Programming Notes		
Set this bit to 1 to maximize compatibility with fulsim. Hardware has reduced performance when this bit is set.		
1	<b>Fulsim Compatible - Stall Scheduler on Dependency update</b>	
Access:		R/W
Format:		Enable
_Custom_GTIReset:		DEV
Value	Name	Description
0h	Normal_1 <b>[Default]</b>	Hardware does not stall scheduler clock after dependency update.
1h	StallOnDepClear	Hardware blocks scheduler the clock after dependency update so that next scheduler event will match with fulsim. This will result in reduced hardware performance, but dependencies will match fulsim.
Programming Notes		
Set this bit to 1 to maximize compatibility with fulsim. Hardware has reduced performance when this bit is set.		
0	<b>Fulsim Compatible - Disable Extra Future Queue Entries</b>	
Access:		R/W
Format:		Enable
_Custom_GTIReset:		DEV
Value	Name	Description
0h	Normal_0 <b>[Default]</b>	Hardware uses extended Future Queue Size that has two extra entries for performance reasons.
1h	Disable Extra FQ entries	Hardware does not load more than <b>Future Queue Depth</b> entries into the future queue. This will result in reduced hardware performance, but dependencies will match fulsim.
Programming Notes		
Set this bit to maximize compatibility with fulsim. Hardware has reduced performance when this bit is set.		



## PLANE\_AFLIP\_WIN\_CTL

PLANE_AFLIP_WIN_CTL	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	70484h-70487h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_4_A
Reset:	soft
Address:	70584h-70587h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_5_A
Reset:	soft
Address:	71484h-71487h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_4_B
Reset:	soft
Address:	71584h-71587h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_5_B
Reset:	soft
Address:	72484h-72487h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_4_C
Reset:	soft
Address:	72584h-72587h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_5_C
Reset:	soft
Address:	73484h-73487h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_4_D
Reset:	soft
Address:	73584h-73587h

<b>PLANE_AFLIP_WIN_CTL</b>	
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_5_D
Reset:	soft
Address:	70184h-70187h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_1_A
Reset:	soft
Address:	70284h-70287h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_2_A
Reset:	soft
Address:	70384h-70387h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_3_A
Reset:	soft
Address:	71184h-71187h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_1_B
Reset:	soft
Address:	71284h-71287h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_2_B
Reset:	soft
Address:	71384h-71387h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_3_B
Reset:	soft
Address:	72184h-72187h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_1_C
Reset:	soft
Address:	72284h-72287h
Name:	Plane AFlip Window Control
ShortName:	PLANE_AFLIP_WIN_CTL_2_C
Reset:	soft
Address:	72384h-72387h

## PLANE\_AFLIP\_WIN\_CTL

Name: Plane AFlip Window Control  
 ShortName: PLANE\_AFLIP\_WIN\_CTL\_3\_C  
 Reset: soft

Address: 73184h-73187h  
 Name: Plane AFlip Window Control  
 ShortName: PLANE\_AFLIP\_WIN\_CTL\_1\_D  
 Reset: soft

Address: 73284h-73287h  
 Name: Plane AFlip Window Control  
 ShortName: PLANE\_AFLIP\_WIN\_CTL\_2\_D  
 Reset: soft

Address: 73384h-73387h  
 Name: Plane AFlip Window Control  
 ShortName: PLANE\_AFLIP\_WIN\_CTL\_3\_D  
 Reset: soft

DWord	Bit	Description								
0	31	<p><b>Async Flip Window Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>When this bit is set, it will revert async flip operation to legacy behavior. Async flip windowing will be ignored. Note that hardware disables async flip windowing when a linear surface is used.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable</td> </tr> <tr> <td>1b</td> <td>Disable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Enable	1b	Disable
	Access:	Double Buffered								
	Value	Name								
	0b	Enable								
1b	Disable									
30	<p><b>Fetch Not Completed</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/WC</td> </tr> </table> <p>This is a sticky bit that is set to 1 when a fetch has not been completed when a window crossing is reached.            Clear by writing 1 to this bit.</p>	Access:	R/WC							
Access:	R/WC									
29	<p><b>Illegal Aflip Window</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/WC</td> </tr> </table> <p>This is a sticky bit that is set to 1 when the segment windows have been programmed with illegal values.            Clear by writing 1 to this bit.</p>	Access:	R/WC							
Access:	R/WC									
28:21	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO									
Format:	MBZ									



<b>PLANE_AFLIP_WIN_CTL</b>		
20:16	<b>First Window Segments</b>	
	Access: Double Buffered	
	This field indicates the size in segments of the first window.	
	<b>Value</b>	<b>Name</b>
	00110b	6 <b>[Default]</b>
	[1,31]	
	15:5	<b>Reserved</b>
		Access: RO
		Format: MBZ
	4:0	<b>Second Window Segments</b>
Access: Double Buffered		
This field indicates the size in segments of the second window.		
<b>Value</b>		<b>Name</b>
00001b		1 <b>[Default]</b>
[1,31]		



## PLANE\_BUF\_CFG

PLANE_BUF_CFG	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank, plane not enabled, or pipe not enabled
Address:	7017Ch-7017Fh
Name:	Cursor Buffer Config
ShortName:	CUR_BUF_CFG_A
Reset:	soft
Address:	7117Ch-7117Fh
Name:	Cursor Buffer Config
ShortName:	CUR_BUF_CFG_B
Reset:	soft
Address:	7217Ch-7217Fh
Name:	Cursor Buffer Config
ShortName:	CUR_BUF_CFG_C
Reset:	soft
Address:	7317Ch-7317Fh
Name:	Cursor Buffer Config
ShortName:	CUR_BUF_CFG_D
Reset:	soft
Address:	7057Ch-7057Fh
Name:	Plane Buffer Config
ShortName:	PLANE_BUF_CFG_4_A
Reset:	soft
Address:	7067Ch-7067Fh
Name:	Plane Buffer Config
ShortName:	PLANE_BUF_CFG_5_A
Reset:	soft
Address:	7157Ch-7157Fh
Name:	Plane Buffer Config
ShortName:	PLANE_BUF_CFG_4_B
Reset:	soft
Address:	7167Ch-7167Fh

<b>PLANE_BUF_CFG</b>	
Name:	Plane Buffer Config
ShortName:	PLANE_BUF_CFG_5_B
Reset:	soft
Address:	7257Ch-7257Fh
Name:	Plane Buffer Config
ShortName:	PLANE_BUF_CFG_4_C
Reset:	soft
Address:	7267Ch-7267Fh
Name:	Plane Buffer Config
ShortName:	PLANE_BUF_CFG_5_C
Reset:	soft
Address:	7357Ch-7357Fh
Name:	Plane Buffer Config
ShortName:	PLANE_BUF_CFG_4_D
Reset:	soft
Address:	7367Ch-7367Fh
Name:	Plane Buffer Config
ShortName:	PLANE_BUF_CFG_5_D
Reset:	soft
Address:	7027Ch-7027Fh
Name:	Plane Buffer Config
ShortName:	PLANE_BUF_CFG_1_A
Reset:	soft
Address:	7037Ch-7037Fh
Name:	Plane Buffer Config
ShortName:	PLANE_BUF_CFG_2_A
Reset:	soft
Address:	7047Ch-7047Fh
Name:	Plane Buffer Config
ShortName:	PLANE_BUF_CFG_3_A
Reset:	soft
Address:	7127Ch-7127Fh
Name:	Plane Buffer Config
ShortName:	PLANE_BUF_CFG_1_B
Reset:	soft
Address:	7137Ch-7137Fh



## PLANE\_BUF\_CFG

Name:	Plane Buffer Config		
ShortName:	PLANE_BUF_CFG_2_B		
Reset:	soft		
Address:	7147Ch-7147Fh		
Name:	Plane Buffer Config		
ShortName:	PLANE_BUF_CFG_3_B		
Reset:	soft		
Address:	7227Ch-7227Fh		
Name:	Plane Buffer Config		
ShortName:	PLANE_BUF_CFG_1_C		
Reset:	soft		
Address:	7237Ch-7237Fh		
Name:	Plane Buffer Config		
ShortName:	PLANE_BUF_CFG_2_C		
Reset:	soft		
Address:	7247Ch-7247Fh		
Name:	Plane Buffer Config		
ShortName:	PLANE_BUF_CFG_3_C		
Reset:	soft		
Address:	7327Ch-7327Fh		
Name:	Plane Buffer Config		
ShortName:	PLANE_BUF_CFG_1_D		
Reset:	soft		
Address:	7337Ch-7337Fh		
Name:	Plane Buffer Config		
ShortName:	PLANE_BUF_CFG_2_D		
Reset:	soft		
Address:	7347Ch-7347Fh		
Name:	Plane Buffer Config		
ShortName:	PLANE_BUF_CFG_3_D		
Reset:	soft		
DWord	Bit	Description	
0	31:28	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ

PLANE_BUF_CFG		
	27	<b>Reserved</b>
		Access: RO
		Format: MBZ
	26:16	<b>Buffer End</b>
		Default Value: 000h
		Access: Double Buffered
		This field contains the buffer end position for this plane.
	15:12	<b>Reserved</b>
		Access: RO
		Format: MBZ
	11	<b>Reserved</b>
		Access: RO
		Format: MBZ
	10:0	<b>Buffer Start</b>
		Default Value: 000h
Access: Double Buffered		
This field contains the buffer start position for this plane.		



## PLANE\_CC\_VAL

PLANE_CC_VAL	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	64
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	704B4h-704BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_4_A
Reset:	soft
Address:	705B4h-705BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_5_A
Reset:	soft
Address:	714B4h-714BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_4_B
Reset:	soft
Address:	715B4h-715BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_5_B
Reset:	soft
Address:	724B4h-724BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_4_C
Reset:	soft
Address:	725B4h-725BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_5_C
Reset:	soft
Address:	734B4h-734BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_4_D
Reset:	soft
Address:	735B4h-735BBh

<b>PLANE_CC_VAL</b>	
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_5_D
Reset:	soft
Address:	701B4h-701BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_1_A
Reset:	soft
Address:	702B4h-702BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_2_A
Reset:	soft
Address:	703B4h-703BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_3_A
Reset:	soft
Address:	711B4h-711BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_1_B
Reset:	soft
Address:	712B4h-712BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_2_B
Reset:	soft
Address:	713B4h-713BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_3_B
Reset:	soft
Address:	721B4h-721BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_1_C
Reset:	soft
Address:	722B4h-722BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_2_C
Reset:	soft
Address:	723B4h-723BBh



## PLANE\_CC\_VAL

Name: Plane Clear Color Value  
 ShortName: PLANE\_CC\_VAL\_3\_C  
 Reset: soft

Address: 731B4h-731BBh  
 Name: Plane Clear Color Value  
 ShortName: PLANE\_CC\_VAL\_1\_D  
 Reset: soft

Address: 732B4h-732BBh  
 Name: Plane Clear Color Value  
 ShortName: PLANE\_CC\_VAL\_2\_D  
 Reset: soft

Address: 733B4h-733BBh  
 Name: Plane Clear Color Value  
 ShortName: PLANE\_CC\_VAL\_3\_D  
 Reset: soft

This register programs the clear color value to be used with render decompression. The value is used only when render decompression and clear color are both enabled in the plane control register. The register value can be updated when flipping to a new surface with new clear color value. It does not need to be updated if the new surface has the same clear color value as the previous surface.

DWord	Bit	Description		
0	31:0	<p><b>Clear Color Value DW0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">Double Buffered</td> </tr> </table> <p>This field gives the 32 bit value of the clear color.</p>	Access:	Double Buffered
Access:	Double Buffered			
1	31:0	<p><b>Clear Color Value DW1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">Double Buffered</td> </tr> </table> <p>This field gives the upper 32 bit value of the clear color. This field is used only with 64 bits formats, ignored otherwise.</p>	Access:	Double Buffered
Access:	Double Buffered			



## PLANE\_COLOR\_CTL

<b>PLANE_COLOR_CTL</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	704CCh-704CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_4_A
Reset:	soft
Address:	705CCh-705CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_5_A
Reset:	soft
Address:	714CCh-714CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_4_B
Reset:	soft
Address:	715CCh-715CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_5_B
Reset:	soft
Address:	724CCh-724CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_4_C
Reset:	soft
Address:	725CCh-725CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_5_C
Reset:	soft
Address:	734CCh-734CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_4_D
Reset:	soft
Address:	735CCh-735CFh



## PLANE\_COLOR\_CTL

Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_5\_D  
Reset: soft

Address: 701CCh-701CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_1\_A  
Reset: soft

Address: 702CCh-702CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_2\_A  
Reset: soft

Address: 703CCh-703CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_3\_A  
Reset: soft

Address: 711CCh-711CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_1\_B  
Reset: soft

Address: 712CCh-712CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_2\_B  
Reset: soft

Address: 713CCh-713CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_3\_B  
Reset: soft

Address: 721CCh-721CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_1\_C  
Reset: soft

Address: 722CCh-722CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_2\_C  
Reset: soft

Address: 723CCh-723CFh

<b>PLANE_COLOR_CTL</b>			
Name:	Plane Color Control		
ShortName:	PLANE_COLOR_CTL_3_C		
Reset:	soft		
Address:	731CCh-731CFh		
Name:	Plane Color Control		
ShortName:	PLANE_COLOR_CTL_1_D		
Reset:	soft		
Address:	732CCh-732CFh		
Name:	Plane Color Control		
ShortName:	PLANE_COLOR_CTL_2_D		
Reset:	soft		
Address:	733CCh-733CFh		
Name:	Plane Color Control		
ShortName:	PLANE_COLOR_CTL_3_D		
Reset:	soft		
DWord	Bit	Description	
0	31	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	30	<b>Pipe Gamma Enable</b>	
		Access:	Double Buffered
		This bit enables pipe gamma correction for the plane pixel data.	
		This field is deprecated. Use 'GAMMA_MODE.Post CSC Gamma Enable' for enabling pipe gamma across all pixels from all planes.	
		<b>Value</b>	<b>Name</b>
		0b	Disable
	1b	Enable	
	29	<b>Remove YUV Offset</b>	
		Access:	Double Buffered
This field controls whether the plane removes or preserves the 1/2 offset on U and V components when the source pixel format is YUV and the plane YUV to RGB CSC is disabled. This bit has no effect on RGB source pixel formats			
<b>Value</b>		<b>Name</b>	
0b		Remove	
1b		Preserve	
		<b>Description</b>	
		Remove 1/2 offset on UV components	
		Preserve 1/2 offset on UV components	

## PLANE\_COLOR\_CTL

28	<p><b>YUV Range Correction Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>Setting this bit disables the YUV range correction logic inside the plane. The range correction logic is used to expand the compressed range YUV to full range YUV. The Y channel is expanded from the 8 bit +16 to +235 range to full range. The U and V channels are expanded from the 8 bit -112 to +112 range to full range. Extended range values will be preserved after the expansion. This bit has no effect on RGB source pixel formats since they automatically bypass range correction.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Enable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Disable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Enable	1b	Disable
Access:	Double Buffered								
Value	Name								
0b	Enable								
1b	Disable								
27:24	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
23	<p><b>Pipe CSC Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This bit enables pipe color space conversion and the pipe pre color space conversion gamma for the plane pixel data. This is separate from the color conversion logic within the plane.</p> <p>This field is deprecated. Use 'CSC_MODE.Pipe CSC Enable', 'GAMMA_MODE.Pre CSC Gamma Enable' for enabling pipe color space conversion and gamma respectively across all pixels from all planes. Plane CSC must be used for plane specific color space conversion.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable
Access:	Double Buffered								
Value	Name								
0b	Disable								
1b	Enable								
22	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered						
Access:	Double Buffered								
21	<p><b>Plane CSC Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field enables the plane color space conversion. This field applies only to planes 1 through 3.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable
Access:	Double Buffered								
Value	Name								
0b	Disable								
1b	Enable								
20	<p><b>Plane Input CSC Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field enables the plane input color space conversion. This field applies only to planes 1 through 3.</p>	Access:	Double Buffered						
Access:	Double Buffered								

## PLANE\_COLOR\_CTL

		Value	Name
		0b	Disable
		1b	Enable
19:17	<b>Plane CSC Mode</b>		
	Access:	Double Buffered	
	<b>Description</b>		
	This field specifies the mode of plane color space conversion operation.		
	This is used only for planes 4 through 5. For planes 1 through 3, CSC is programmed in PLANE_CSC_* registers.		
		<b>Value</b>	<b>Name</b>
		000b	Bypass
		001b	YUV601 to RGB601
		010b	YUV709 to RGB709
		011b	YUV2020 to RGB2020
		100b	RGB709 to RGB2020
			Pixel data bypasses the plane color space conversion
			YUV BT.601 to RGB BT.601 conversion.
			YUV BT.709 to RGB BT.709 conversion.
			YUV BT.2020 to RGB BT.2020 conversion.
			RGB BT.709 to RGB BT.2020 conversion.
16	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
15	<b>Plane Post CSC Gamma Multi Segment Enable</b>		
	Access:	Double Buffered	
	This bit enables plane post CSC gamma multi segment processing. It is only used for HDR tone Mapping. It is only valid if Plane Gamma (bit[13]) is enabled.		
		<b>Value</b>	<b>Name</b>
		1b	Enable
		0b	Disable <b>[Default]</b>
14	<b>Plane Pre CSC Gamma Enable</b>		
	Access:	Double Buffered	
	This bit controls plane internal pre-CSC gamma correction.		
		<b>Value</b>	<b>Name</b>
		1b	Enable
		0b	Disable
13	<b>Plane Gamma Disable</b>		
	Access:	Double Buffered	
	This bit controls plane internal post-CSC gamma correction.		

## PLANE\_COLOR\_CTL

		Value	Name
		1b	Disable
		0b	Enable
12	<b>Plane Gamma Mode</b>		
	Access:	Double Buffered	
	This field specifies the plane gamma mode of operation. This field is ignored if plane gamma is disabled.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Direct <b>[Default]</b>	Direct mode is used for regular plane gamma programming. Lookup is based on incoming pixel individual r, g, b values. The output is a computed by lookup of two nearest points and interpolation.
	1b	Multiply	Multiplymode is used when plane gamma is used for HDR tone mapping. The lookup is based on the luminance of the incoming pixel where the luminance is calculated using the following equation: $\text{luma} = (\text{Kr} * \text{red}) + (\text{Kg} * \text{green}) + (\text{Kb} * \text{blue})$ The coefficients (K) used to determine the luminance are programmable from the LM_LUMA_COEFF / PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH registers. An adjustment factor 'F' is computed by lookup of two nearest points and interpolation. Output is computed by multiplying each color channel with the adjustment factor F.
11	<b>Plane Gamma Multiplier Precision</b>		
	Access:	Double Buffered	
	This field specifies the plane gamma entry format in the multiplier mode. This field is ignored in the direct lookup mode. The gamma entries can be programmed in either unsigned 0.24 format or unsigned 8.16 format.		
	<b>Value</b>	<b>Name</b>	
	0b	U0.24 <b>[Default]</b>	
	1b	U8.16	
10	<b>Color Correction Dithering Enable</b>		
	Access:	Double Buffered	
	This bit enables spatial dithering at the outlet of the post CSC gamma or at the outlet of CSC when post CSC gamma is disabled. This bit only applies to HDR planes		
	<b>Value</b>	<b>Name</b>	
	0b	Disabled	
	1b	Enabled	
9:6	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

## PLANE\_COLOR\_CTL

5:4	<b>Alpha Mode</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field controls how the plane will use per pixel alpha data from frame buffer. Constant plane alpha is defined in PLANE_KEYMSK and PLANE_KEYMAX registers.</p> <p>RGB 64-bit - only alpha in 0-1 range supported with 8 bit granularity.            RGB 64-bit UINT - only 8 upper bits of alpha used.            RGB 2:10:10:10 - 2 bit alpha expanded out to 8 bit to give full range of opacity.            XR_BIAS 10:10:10 - 2 bit alpha expanded out to 8 bit to give full range of opacity.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Disable</td> <td>Alpha channel ignored.</td> </tr> <tr> <td>10b</td> <td>Enable with SW pre-multiply</td> <td>Alpha channel used. Color channels should be pre-multiplied with alpha by software.</td> </tr> <tr> <td>11b</td> <td>Enable with HW pre-multiply</td> <td>Alpha channel used. Color channels will be pre-multiplied with alpha by hardware.</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>Per pixel alpha is supported only with RGB pixel formats.            FBC is not compatible with per pixel alpha.</p>	Access:	Double Buffered	Value	Name	Description	00b	Disable	Alpha channel ignored.	10b	Enable with SW pre-multiply	Alpha channel used. Color channels should be pre-multiplied with alpha by software.	11b	Enable with HW pre-multiply	Alpha channel used. Color channels will be pre-multiplied with alpha by hardware.
Access:	Double Buffered															
Value	Name	Description														
00b	Disable	Alpha channel ignored.														
10b	Enable with SW pre-multiply	Alpha channel used. Color channels should be pre-multiplied with alpha by software.														
11b	Enable with HW pre-multiply	Alpha channel used. Color channels will be pre-multiplied with alpha by hardware.														
3	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															
2:0	<b>Smooth Sync Dither Step Size</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the number of lines to hold a given dither value within the Smooth Sync dithering region before incrementing the dither value.            Step Size = 2<sup>n</sup>            Where "n" is the value of this field</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>Step size of 1</td> </tr> <tr> <td>001b</td> <td>Step size of 2</td> </tr> <tr> <td>010b</td> <td>Step size of 4</td> </tr> <tr> <td>011b</td> <td>Step size of 8</td> </tr> <tr> <td>100b</td> <td>Step size of 16</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	000b	Step size of 1	001b	Step size of 2	010b	Step size of 4	011b	Step size of 8	100b	Step size of 16
Access:	Double Buffered															
Value	Name															
000b	Step size of 1															
001b	Step size of 2															
010b	Step size of 4															
011b	Step size of 8															
100b	Step size of 16															



## PLANE\_CSC\_COEFF

PLANE_CSC_COEFF	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	192
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed
Address:	70210h-70227h
Name:	Plane CSC Coefficients
ShortName:	PLANE_CSC_COEFF_1_A
Reset:	soft
Address:	70310h-70327h
Name:	Plane CSC Coefficients
ShortName:	PLANE_CSC_COEFF_2_A
Reset:	soft
Address:	70410h-70427h
Name:	Plane CSC Coefficients
ShortName:	PLANE_CSC_COEFF_3_A
Reset:	soft
Address:	71210h-71227h
Name:	Plane CSC Coefficients
ShortName:	PLANE_CSC_COEFF_1_B
Reset:	soft
Address:	71310h-71327h
Name:	Plane CSC Coefficients
ShortName:	PLANE_CSC_COEFF_2_B
Reset:	soft
Address:	71410h-71427h
Name:	Plane CSC Coefficients
ShortName:	PLANE_CSC_COEFF_3_B
Reset:	soft
Address:	72210h-72227h
Name:	Plane CSC Coefficients
ShortName:	PLANE_CSC_COEFF_1_C
Reset:	soft
Address:	72310h-72327h



<b>PLANE_CSC_COEFF</b>		
Name:	Plane CSC Coefficients	
ShortName:	PLANE_CSC_COEFF_2_C	
Reset:	soft	
Address:	72410h-72427h	
Name:	Plane CSC Coefficients	
ShortName:	PLANE_CSC_COEFF_3_C	
Reset:	soft	
Address:	73210h-73227h	
Name:	Plane CSC Coefficients	
ShortName:	PLANE_CSC_COEFF_1_D	
Reset:	soft	
Address:	73310h-73327h	
Name:	Plane CSC Coefficients	
ShortName:	PLANE_CSC_COEFF_2_D	
Reset:	soft	
Address:	73410h-73427h	
Name:	Plane CSC Coefficients	
ShortName:	PLANE_CSC_COEFF_3_D	
Reset:	soft	
Programming Notes		
Refer to Color Space Conversion page for programming details and examples.		
DWord	Bit	Description
0	31:16	<b>RY</b>
		Access: Double Buffered
	Format: <b>CSC COEFFICIENT FORMAT</b>	
	15:0	<b>GY</b>
Access: Double Buffered		
Format: <b>CSC COEFFICIENT FORMAT</b>		
1	31:16	<b>BY</b>
		Access: Double Buffered
	Format: <b>CSC COEFFICIENT FORMAT</b>	
	15:0	<b>Reserved</b>
Access: RO		
Format: MBZ		

PLANE_CSC_COEFF		
2	31:16	<b>RU</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>GU</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
3	31:16	<b>BU</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>Reserved</b> Access: RO Format: MBZ
4	31:16	<b>RV</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>GV</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
5	31:16	<b>BV</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>Reserved</b> Access: RO Format: MBZ

## PLANE\_CSC\_POSTOFF

<b>PLANE_CSC_POSTOFF</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	96
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed
Address:	70234h-7023Fh
Name:	Plane CSC Post-offset
ShortName:	PLANE_CSC_POSTOFF_1_A
Reset:	soft
Address:	70334h-7033Fh
Name:	Plane CSC Post-offset
ShortName:	PLANE_CSC_POSTOFF_2_A
Reset:	soft
Address:	70434h-7043Fh
Name:	Plane CSC Post-offset
ShortName:	PLANE_CSC_POSTOFF_3_A
Reset:	soft
Address:	71234h-7123Fh
Name:	Plane CSC Post-offset
ShortName:	PLANE_CSC_POSTOFF_1_B
Reset:	soft
Address:	71334h-7133Fh
Name:	Plane CSC Post-offset
ShortName:	PLANE_CSC_POSTOFF_2_B
Reset:	soft
Address:	71434h-7143Fh
Name:	Plane CSC Post-offset
ShortName:	PLANE_CSC_POSTOFF_3_B
Reset:	soft
Address:	72234h-7223Fh
Name:	Plane CSC Post-offset
ShortName:	PLANE_CSC_POSTOFF_1_C
Reset:	soft
Address:	72334h-7233Fh

<b>PLANE_CSC_POSTOFF</b>		
Name:	Plane CSC Post-offset	
ShortName:	PLANE_CSC_POSTOFF_2_C	
Reset:	soft	
Address:	72434h-7243Fh	
Name:	Plane CSC Post-offset	
ShortName:	PLANE_CSC_POSTOFF_3_C	
Reset:	soft	
Address:	73234h-7323Fh	
Name:	Plane CSC Post-offset	
ShortName:	PLANE_CSC_POSTOFF_1_D	
Reset:	soft	
Address:	73334h-7333Fh	
Name:	Plane CSC Post-offset	
ShortName:	PLANE_CSC_POSTOFF_2_D	
Reset:	soft	
Address:	73434h-7343Fh	
Name:	Plane CSC Post-offset	
ShortName:	PLANE_CSC_POSTOFF_3_D	
Reset:	soft	
<p>The post-offset is intended to add an offset from 0 on the Y or RGB channels and to convert UV channels from 2's complement to excess 0.5 as they exit plane color space conversion (CSC).</p>		
DWord	Bit	Description
0	31:13	<b>Reserved</b>
		Access: RO
		Format: MBZ
	12:0	<b>PostCSC High Offset</b> Access: Double Buffered This value is used to give an offset to the high color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).
1	31:13	<b>Reserved</b>
		Access: RO
		Format: MBZ
	12:0	<b>PostCSC Medium Offset</b> Access: Double Buffered This value is used to give an offset to the medium color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).

<b>PLANE_CSC_POSTOFF</b>					
2	31:13	<b>Reserved</b>			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
12:0	<b>PostCSC Low Offset</b>				
<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the low color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>		Access:	Double Buffered		
Access:	Double Buffered				



## PLANE\_CSC\_PREOFF

PLANE_CSC_PREOFF	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	96
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed
Address:	70228h-70233h
Name:	Plane CSC Pre-offset
ShortName:	PLANE_CSC_PREOFF_1_A
Reset:	soft
Address:	70328h-70333h
Name:	Plane CSC Pre-offset
ShortName:	PLANE_CSC_PREOFF_2_A
Reset:	soft
Address:	70428h-70433h
Name:	Plane CSC Pre-offset
ShortName:	PLANE_CSC_PREOFF_3_A
Reset:	soft
Address:	71228h-71233h
Name:	Plane CSC Pre-offset
ShortName:	PLANE_CSC_PREOFF_1_B
Reset:	soft
Address:	71328h-71333h
Name:	Plane CSC Pre-offset
ShortName:	PLANE_CSC_PREOFF_2_B
Reset:	soft
Address:	71428h-71433h
Name:	Plane CSC Pre-offset
ShortName:	PLANE_CSC_PREOFF_3_B
Reset:	soft
Address:	72228h-72233h
Name:	Plane CSC Pre-offset
ShortName:	PLANE_CSC_PREOFF_1_C
Reset:	soft
Address:	72328h-72333h

<b>PLANE_CSC_PREOFF</b>		
Name:	Plane CSC Pre-offset	
ShortName:	PLANE_CSC_PREOFF_2_C	
Reset:	soft	
Address:	72428h-72433h	
Name:	Plane CSC Pre-offset	
ShortName:	PLANE_CSC_PREOFF_3_C	
Reset:	soft	
Address:	73228h-73233h	
Name:	Plane CSC Pre-offset	
ShortName:	PLANE_CSC_PREOFF_1_D	
Reset:	soft	
Address:	73328h-73333h	
Name:	Plane CSC Pre-offset	
ShortName:	PLANE_CSC_PREOFF_2_D	
Reset:	soft	
Address:	73428h-73433h	
Name:	Plane CSC Pre-offset	
ShortName:	PLANE_CSC_PREOFF_3_D	
Reset:	soft	
<p>The pre-offset is intended to remove an offset from 0 on the Y or RGB channels and to convert UV channels from excess 0.5 to 2's complement as they enter plane color space conversion (CSC).            RGB modes: Red is in the High channel, Green in Medium, and Blue in Low.            YUV modes: V is in the High channel, Y in Medium, and U in Low.</p>		
DWord	Bit	Description
0	31:13	<b>Reserved</b>
		Access: RO
		Format: MBZ
	12:0	<b>PreCSC High Offset</b> Access: Double Buffered This value is used to give an offset to the high color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).
1	31:13	<b>Reserved</b>
		Access: RO
		Format: MBZ
	12:0	<b>PreCSC Medium Offset</b> Access: Double Buffered This value is used to give an offset to the medium color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).

<b>PLANE_CSC_PREOFF</b>					
2	31:13	<b>Reserved</b>			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
12:0	<b>PreCSC Low Offset</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the low color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered		
Access:	Double Buffered				



## PLANE\_CTL

<b>PLANE_CTL</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	70480h-70483h
Name:	Plane Control
ShortName:	PLANE_CTL_4_A
Reset:	soft
Address:	70580h-70583h
Name:	Plane Control
ShortName:	PLANE_CTL_5_A
Reset:	soft
Address:	71480h-71483h
Name:	Plane Control
ShortName:	PLANE_CTL_4_B
Reset:	soft
Address:	71580h-71583h
Name:	Plane Control
ShortName:	PLANE_CTL_5_B
Reset:	soft
Address:	72480h-72483h
Name:	Plane Control
ShortName:	PLANE_CTL_4_C
Reset:	soft
Address:	72580h-72583h
Name:	Plane Control
ShortName:	PLANE_CTL_5_C
Reset:	soft
Address:	73480h-73483h
Name:	Plane Control
ShortName:	PLANE_CTL_4_D
Reset:	soft
Address:	73580h-73583h



## PLANE\_CTL

Name: Plane Control  
ShortName: PLANE\_CTL\_5\_D  
Reset: soft

Address: 70180h-70183h  
Name: Plane Control  
ShortName: PLANE\_CTL\_1\_A  
Reset: soft

Address: 70280h-70283h  
Name: Plane Control  
ShortName: PLANE\_CTL\_2\_A  
Reset: soft

Address: 70380h-70383h  
Name: Plane Control  
ShortName: PLANE\_CTL\_3\_A  
Reset: soft

Address: 71180h-71183h  
Name: Plane Control  
ShortName: PLANE\_CTL\_1\_B  
Reset: soft

Address: 71280h-71283h  
Name: Plane Control  
ShortName: PLANE\_CTL\_2\_B  
Reset: soft

Address: 71380h-71383h  
Name: Plane Control  
ShortName: PLANE\_CTL\_3\_B  
Reset: soft

Address: 72180h-72183h  
Name: Plane Control  
ShortName: PLANE\_CTL\_1\_C  
Reset: soft

Address: 72280h-72283h  
Name: Plane Control  
ShortName: PLANE\_CTL\_2\_C  
Reset: soft

Address: 72380h-72383h

<b>PLANE_CTL</b>						
Name:	Plane Control					
ShortName:	PLANE_CTL_3_C					
Reset:	soft					
Address:	73180h-73183h					
Name:	Plane Control					
ShortName:	PLANE_CTL_1_D					
Reset:	soft					
Address:	73280h-73283h					
Name:	Plane Control					
ShortName:	PLANE_CTL_2_D					
Reset:	soft					
Address:	73380h-73383h					
Name:	Plane Control					
ShortName:	PLANE_CTL_3_D					
Reset:	soft					
The pipe scaler can be attached to a plane to scale the plane output before blending.						
<b>Restriction</b>						
Refer to 'Plane Capability and Interoperability' page for plane capabilities and restrictions.						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31	<b>Plane Enable</b>				
		Access: Double Buffered				
		When this bit is set, the plane will generate pixels for display. When cleared to zero, plane memory fetches cease and plane output is transparent.				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable
Value	Name					
0b	Disable					
1b	Enable					
30:28		<b>Pipe Slice Arbitration Slots</b>				
		Access: Double Buffered				
		This field specifies the number of slots allocated to this plane in pipe slice request arbitration. This field is ignored when the 'PIPE_SLICE_ARBITRATION_CTL->Use Programmed Slots' is not set. This field is zero based; a programmed value of 0 results in 1 slot allocation.				
27:23		<b>Source Pixel Format</b>				
		Access: Double Buffered				
		This field selects the source pixel format for the plane. Before entering the blender, each source format is converted to the pipe pixel format. The 8-bpp indexed format will always use the pipe palette.				

## PLANE\_CTL

In planar YUV formats Y samples appear first in memory followed by interleaved UV samples. YUV 4:2:2 byte order is programmed separately. YUV 4:2:0 and YUV 4:4:4 byte order is not programmable.

RGB color order is programmed separately for some formats.

Refer to Universal Plane, Plane Pixel Formats section for color channel bit mappings.

YUV 4:2:0 P010, P012 and P016 formats share the same 16 bpc memory layout but use 10, 12 and 16 bits per channel respectively. The color values are stored in the most significant bits.

64-bit formats supported only on the HDR planes.

P01x output is only allowed from HDR planes.

Value	Name	Description
00000b	YUV 422 Packed 8 bpc	YUV 4:2:2 packed, 8 bpc
00010b	YUV 420 Planar 8 bpc	YUV 4:2:0 Planar, 8 bpc - NV12
00100b	RGB 2101010	RGB 2:10:10:10, 32 bit.
00110b	YUV 420 Planar 10 bpc	YUV 4:2:0 Planar, 10 bpc - P010
01000b	RGB 8888	RGB 8:8:8:8, 32 bit
01010b	YUV 420 Planar 12 bpc	YUV 4:2:0 Planar 12 bpc - P012
01100b	RGB 16161616 Float	RGB 16:16:16:16 Floating Point, 64 bit (FP16)
01110b	YUV 420 Planar 16 bpc	YUV 4:2:0 Planar, 16 bpc - P016
10000b	YUV 444 Packed 8 bpc	YUV 4:4:4 packed (MSB-X:Y:U:V), 8bpc
10100b	RGB 2101010 XR_BIAS	RGB 2:10:10:10 Extended Range Bias (MSB-X:B:G:R), 32 bit
11000b	Indexed 8 bit	Indexed 8-bit
11100b	RGB 565	RGB 5:6:5 (MSB-R:G:B), 16 bit
00001b	YUV 422 Packed 10 bpc	YUV 4:2:2 packed, 10 bpc - Y210
00011b	YUV 422 Packed 12 bpc	YUV 4:2:2 packed, 12 bpc - Y212
00101b	YUV 422 Packed 16 bpc	YUV 4:2:2 packed, 16 bpc - Y216
00111b	YUV 444 Packed 10 bpc	YUV 4:4:4 packed (MSB-X:V:Y:U), 10 bpc - Y410
01001b	YUV 444 Packed 12 bpc	YUV 4:4:4 packed (MSB-X:V:Y:U), 12 bpc - Y412
01011b	YUV 444 Packed 16 bpc	YUV 4:4:4 packed (MSB-X:V:Y:U), 16 bpc - Y416

### Restriction

Plane scaling is not compatible with the Indexed 8-bit, XR\_BIAS source pixel formats.

### 22:21 Key Enable

Access:	Double Buffered
---------	-----------------

This field enables color keying. The key color, range, channel enables, and mask are programmed in PLANE\_KEYVAL, PLANE\_KEYMSK, and PLANE\_KEYMAX.

## PLANE\_CTL

Value	Name	Description
00b	Disable	Disable keying for this plane.
01b	Source Key Enable	This plane's pixels will be checked for a key match. The blend between this plane and the plane below will treat the key matched pixels as transparent.
10b	Destination Key Enable	This plane's pixels will be checked for a key match. The blend between this plane and the plane above will treat the pixels above as opaque only where this plane is key matched and the plane above is opaque. When plane gamma is enabled, the gamma processing may shift the pixel color values sent to blender and may cause it to not match the key color as desired. The recommendation is to use the pipe gamma when destination keying is enabled.
11b	Source Key Window Enable	This plane's pixels will be checked for a key match. The blend between this plane and the plane below will treat the key matched pixels as transparent only where the plane below is opaque.
<b>Restriction</b>		
<p>Plane color keying is not compatible with the Indexed 8-bit pixel format. Destination key/Source Key Window should be enabled only on one set (a pair) of planes, per pipe, at a time.</p> <p>Source key and Source Key Window must not be enabled on the bottom most active plane. Destination key must not be enabled on the top most active plane.</p>		
20	<b>RGB Color Order</b>	
Access:		Double Buffered
<p>This field is used to select the color order when using RGB data formats, except RGB 32-bit XR_BIAS 10:10:10 and 16-bit BGRX 5:6:5. For other formats, this field is ignored.</p>		
Value	Name	Description
0b	BGRX	BGRX (MSB-X:R:G:B)
1b	RGBX	RGBX (MSB-X:B:G:R)
19	<b>Planar YUV420 component</b>	
Access:		Double Buffered
<p>This field selects the planar YUV420 component for the plane when NV12/P0xx source pixel formats is used. This field must be set to '0b' for other (YUV non-planar/RGB) surface formats.</p>		
Value	Name	Description
0b	UV	Planes 1 to 3 can be configured as UV plane. Planes 4 and 5 must not be configured as a UV plane.
1b	Y	Planes 4 and 5 can be configured as Y plane. Planes 1 to 3 must not be configured as a Y plane.

## PLANE\_CTL

18	<b>Smooth Sync Plane Enable</b>	Access:	Double Buffered	
<p>When this bit is set, then this Plane will be enabled as the Back Plane of the two adjacent Smooth Sync Planes.          This Plane will advertise to its adjacent top Plane that that Plane is being used as the Front Plane of the Smooth Sync Plane pair</p>				
		<b>Value</b>	<b>Name</b>	
		0b	Smooth Sync disabled	
		1b	Smooth Sync enabled	
<b>Restriction</b>				
<ol style="list-style-type: none"> <li>1. There must be an adjacent top Plane to this Plane when setting this bit (i.e. cannot set this bit for the top most Plane)</li> <li>2. The adjacent top Plane must be the same type as this Plane (i.e. HDR or SDR)</li> </ol>				
17:16	<b>YUV 422 Byte Order</b>	Access:	Double Buffered	
<p>This field is used to select the byte order for YUV 4:2:2 8bpc data formats. For other formats, this field is ignored.</p>				
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		00b	YUYV	YUYV (MSB-V:Y2:U:Y1)
		01b	UYVY	UYVY (MSB-Y2:V:Y1:U)
		10b	YVYU	YVYU (MSB-U:Y2:V:Y1)
		11b	VYUY	VYUY (MSB-Y2:U:Y1:V)
15	<b>Render Decomp</b>	Access:	Double Buffered	
<p>This bit enables the Display decompression of Render compressed surfaces.</p>				
		<b>Value</b>	<b>Name</b>	
		0b	Disable	
		1b	Enable	
<b>Restriction</b>				
<p>Color Clear is supported.</p> <p>Only the Left-right cache-line pair decompression is supported. The compressed surface should be Y (Legacy) or Y F Tiled. Decompression is not supported with 90/270 degree rotation.</p> <p>Decompression is supported with RGB8888, RGB1010102 and FP16 formats.</p> <p>Decompression is supported on all planes and pipes.</p>				

<b>PLANE_CTL</b>																
14	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
	Access:	RO														
Format:	MBZ															
13	<b>Clear Color Disable</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field disables the render decompression clear color mode. It is ignored when the Render Decomp field is disabled. The color value must be programmed in PLANE_CC_VAL before flipping to the surface that uses clear color value.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Disable</td> </tr> <tr> <td>0b</td> <td>Enable <b>[Default]</b></td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	1b	Disable	0b	Enable <b>[Default]</b>							
	Access:	Double Buffered														
	Value	Name														
	1b	Disable														
0b	Enable <b>[Default]</b>															
12:10	<b>Tiled Surface</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field indicates that the surface data is in tiled memory. This bit may be updated through MMIO writes or through a command streamer initiated synchronous flip.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>Linear memory</td> </tr> <tr> <td>001b</td> <td>Tile X memory</td> </tr> <tr> <td>101b</td> <td>Tile 4 memory</td> </tr> </tbody> </table> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Restriction</th> </tr> </thead> <tbody> <tr> <td>Interlaced mode is not supported with Y Tiling. Tile Ys is not supported.</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	000b	Linear memory	001b	Tile X memory	101b	Tile 4 memory	Restriction	Interlaced mode is not supported with Y Tiling. Tile Ys is not supported.			
	Access:	Double Buffered														
	Value	Name														
	000b	Linear memory														
	001b	Tile X memory														
	101b	Tile 4 memory														
Restriction																
Interlaced mode is not supported with Y Tiling. Tile Ys is not supported.																
9	<b>Async Address Update Enable</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table> <p>This bit will enable asynchronous updates of the plane surface address when written by MMIO (MMIO asynchronous flips). The surface address will change as soon as possible. This bit is not double buffered and the changes will apply immediately. When performing an asynchronous update, only the plane surface can be updated. Changes to stride, pixel, format, compression, FBC, etc. are not allowed.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Sync</td> <td>Surface Address MMIO writes will update synchronous to start of vertical blank</td> </tr> <tr> <td>1b</td> <td>Async</td> <td>Surface Address MMIO writes will update asynchronous to start of vertical blank</td> </tr> </tbody> </table> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Restriction</th> </tr> </thead> <tbody> <tr> <td>No command streamer (ring) flips to this plane are allowed when this bit is enabled. Command streamer flips will set a similar bit in the flip message that it sends to display.</td> </tr> <tr> <td>Asynchronous S3D flips are not allowed.</td> </tr> <tr> <td>Each async surface address write must be followed by a wait for flip done indication before writing the surface address register again.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0b	Sync	Surface Address MMIO writes will update synchronous to start of vertical blank	1b	Async	Surface Address MMIO writes will update asynchronous to start of vertical blank	Restriction	No command streamer (ring) flips to this plane are allowed when this bit is enabled. Command streamer flips will set a similar bit in the flip message that it sends to display.	Asynchronous S3D flips are not allowed.	Each async surface address write must be followed by a wait for flip done indication before writing the surface address register again.
	Access:	R/W														
	Value	Name	Description													
	0b	Sync	Surface Address MMIO writes will update synchronous to start of vertical blank													
	1b	Async	Surface Address MMIO writes will update asynchronous to start of vertical blank													
	Restriction															
No command streamer (ring) flips to this plane are allowed when this bit is enabled. Command streamer flips will set a similar bit in the flip message that it sends to display.																
Asynchronous S3D flips are not allowed.																
Each async surface address write must be followed by a wait for flip done indication before writing the surface address register again.																

## PLANE\_CTL

8	<p><b>Horizontal Flip</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field controls the horizontal flipping of the plane. When horizontal flipping is enabled with rotation, the horizontal flip operation is logically performed first followed by rotation. For further information refer to "Universal Plane" section.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable <b>[Default]</b></td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>Horizontal flip is not supported with linear surface formats.</p>	Access:	Double Buffered	Value	Name	0b	Disable <b>[Default]</b>	1b	Enable						
Access:	Double Buffered														
Value	Name														
0b	Disable <b>[Default]</b>														
1b	Enable														
7:6	<p><b>Stereo Surface Vblank Mask</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field controls which vertical blank (left eye, right eye, or both) will be used for the plane surface address double-buffering during stereo 3D mode. This field is ignored when not in stereo 3D mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Mask None</td> <td>Both the left and right eye vertical blanks will be used.</td> </tr> <tr> <td>01b</td> <td>Mask Left</td> <td>Mask the left eye vertical blank. Only the right eye vertical blank will be used.</td> </tr> <tr> <td>10b</td> <td>Mask Right</td> <td>Mask the right eye vertical blank. Only the left eye vertical blank will be used.</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	Description	00b	Mask None	Both the left and right eye vertical blanks will be used.	01b	Mask Left	Mask the left eye vertical blank. Only the right eye vertical blank will be used.	10b	Mask Right	Mask the right eye vertical blank. Only the left eye vertical blank will be used.
Access:	Double Buffered														
Value	Name	Description													
00b	Mask None	Both the left and right eye vertical blanks will be used.													
01b	Mask Left	Mask the left eye vertical blank. Only the right eye vertical blank will be used.													
10b	Mask Right	Mask the right eye vertical blank. Only the left eye vertical blank will be used.													
5	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered												
Access:	Double Buffered														
4	<p><b>Media Decomp</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This bit enables the Display decompression of Media compressed surfaces. 'Media Decomp' and 'Render Decomp' are mutually exclusive and must not be enabled at the same time for a given plane.</p> <p>Media decompression is supported with NV12, P0xx, YUV422, YUV444, RGB8888, RGB1010102 and FP16 formats.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 45%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable						
Access:	Double Buffered														
Value	Name														
0b	Disable														
1b	Enable														



<b>PLANE_CTL</b>		
3	<b>Allow DB Stall</b>	
	Access: R/W	
	This field controls whether double buffer updates are allowed to be stalled for this plane.	
	<b>Value</b>	<b>Name</b>
	0b	Not Allowed
	1b	Allowed <b>[Default]</b>
	2	<b>Reserved</b>
		Access: RO
		Format: MBZ
	1:0	<b>Plane Rotation</b>
		Access: Double Buffered
		This field controls hardware rotation of the plane.
<b>Value</b>		<b>Name</b>
00b		No rotation
10b		180 degree rotation
<b>Programming Notes</b>		
Hardware does not change the plane position when rotation is enabled. Software may need to adjust the plane position to match the physical orientation of the display.		



## PLANE\_CUS\_CTL

PLANE_CUS_CTL	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	701C8h-701CBh
Name:	Plane Chroma Upsampler Control
ShortName:	PLANE_CUS_CTL_1_A
Reset:	soft
Address:	702C8h-702CBh
Name:	Plane Chroma Upsampler Control
ShortName:	PLANE_CUS_CTL_2_A
Reset:	soft
Address:	703C8h-703CBh
Name:	Plane Chroma Upsampler Control
ShortName:	PLANE_CUS_CTL_3_A
Reset:	soft
Address:	711C8h-711CBh
Name:	Plane Chroma Upsampler Control
ShortName:	PLANE_CUS_CTL_1_B
Reset:	soft
Address:	712C8h-712CBh
Name:	Plane Chroma Upsampler Control
ShortName:	PLANE_CUS_CTL_2_B
Reset:	soft
Address:	713C8h-713CBh
Name:	Plane Chroma Upsampler Control
ShortName:	PLANE_CUS_CTL_3_B
Reset:	soft
Address:	721C8h-721CBh
Name:	Plane Chroma Upsampler Control
ShortName:	PLANE_CUS_CTL_1_C
Reset:	soft
Address:	722C8h-722CBh

<b>PLANE_CUS_CTL</b>						
Name:	Plane Chroma Upsampler Control					
ShortName:	PLANE_CUS_CTL_2_C					
Reset:	soft					
Address:	723C8h-723CBh					
Name:	Plane Chroma Upsampler Control					
ShortName:	PLANE_CUS_CTL_3_C					
Reset:	soft					
Address:	731C8h-731CBh					
Name:	Plane Chroma Upsampler Control					
ShortName:	PLANE_CUS_CTL_1_D					
Reset:	soft					
Address:	732C8h-732CBh					
Name:	Plane Chroma Upsampler Control					
ShortName:	PLANE_CUS_CTL_2_D					
Reset:	soft					
Address:	733C8h-733CBh					
Name:	Plane Chroma Upsampler Control					
ShortName:	PLANE_CUS_CTL_3_D					
Reset:	soft					
Description						
<p>This register programs the chroma upsampler for processing pixel streams from hybrid planar YUV 420 (NV12, P0xx) surfaces.</p> <p>This dedicated chroma upsampling capability is available only in Planes 1 through 3.</p> <p>The following table shows phase programming for frequently used YUV420 to YUV444 chroma upsampling scenarios where the chroma is being filtered to the top left of the pixel.</p>						
YUV 420 Chroma Siting	Horz Phase	Vert Phase	Programmed Horz Initial Phase	Programmed Horz Initial Phase Sign	Programmed Vert Initial Phase	Programmed Vert Initial Phase Sign
Top Left	0	0	0	0	0	0
Top	-0.25	0	0.25	1	0	0
Left (MPEG-2)	0	-0.25	0	0	0.25	1
Center (MPEG-1)	-0.25	-0.25	0.25	1	0.25	1
<p>Restriction :</p> <p>When the Chroma upsampler is enabled, then:</p> <ol style="list-style-type: none"> <li>1. The maximum horizontal plane size allowed is 4096 pixels</li> <li>2. The minimum horizontal plane size allowed is 8 pixels</li> </ol>						

## PLANE\_CUS\_CTL

3. The minimum vertical plane size allowed is 4 lines
4. The horizontal and vertical plane size should be even

DWord	Bit	Description								
0	31	<p><b>Chroma Upsampler Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field enables the plane chroma upsampler for handling hybrid planar YUV 420 (NV12, P0xx) formats.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable
	Access:	Double Buffered								
	Value	Name								
	0b	Disable								
	1b	Enable								
	30	<p><b>Y Binding</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field defines the Y plane from where the chroma upsampler will receive the Y pixels stream when processing hybrid planar YUV 420 (NV12, P0xx) formats.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Plane 4</td> </tr> <tr> <td>1b</td> <td>Plane 5</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Plane 4	1b	Plane 5
	Access:	Double Buffered								
	Value	Name								
	0b	Plane 4								
	1b	Plane 5								
29:24	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO									
Format:	MBZ									
23	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered							
Access:	Double Buffered									
22	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO									
Format:	MBZ									
21:20	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered							
Access:	Double Buffered									
19	<p><b>Horz Initial Phase Sign</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field is defines the direction of the horizontal initial phase adjustment on the UV stream during upsampling.</p> <p>A positive initial phase will have an effect of shifting the UV pixels to the right with respect to the Y pixels whereas a negative initial phase will have an effect of shifting left.</p> <p>The sign bit must be zero if the initial phase is zero.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Positive Initial Phase</td> </tr> <tr> <td>1b</td> <td>Negative Initial Phase</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Positive Initial Phase	1b	Negative Initial Phase	
Access:	Double Buffered									
Value	Name									
0b	Positive Initial Phase									
1b	Negative Initial Phase									

<b>PLANE_CUS_CTL</b>												
	18	<b>Reserved</b>										
		Access: RO										
		Format: MBZ										
	17:16	<b>Horz Initial Phase</b>										
		Access: Double Buffered										
		This field defines the horizontal initial phase adjustment required on the UV stream during upsampling. This field should be programmed based on the YUV 420 chroma siting.										
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>0</td> </tr> <tr> <td>01b</td> <td>0.25</td> </tr> <tr> <td>10b</td> <td>0.5</td> </tr> <tr> <td>11b</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	00b	0	01b	0.25	10b	0.5	11b	Reserved
	Value	Name										
	00b	0										
	01b	0.25										
	10b	0.5										
	11b	Reserved										
15	<b>Vert Initial Phase Sign</b>											
	Access: Double Buffered											
	This field defines the direction of the vertical initial phase adjustment on the UV stream during upsampling. A positive initial phase will have an effect of shifting the UV pixels down with respect to the Y pixels whereas a negative initial phase will have an effect of shifting up. The sign bit must be zero if the initial phase is zero.											
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Positive Initial Phase</td> </tr> <tr> <td>1b</td> <td>Negative Initial Phase</td> </tr> </tbody> </table>	Value	Name	0b	Positive Initial Phase	1b	Negative Initial Phase					
Value	Name											
0b	Positive Initial Phase											
1b	Negative Initial Phase											
14	<b>Reserved</b>											
	Access: RO											
	Format: MBZ											
13:12	<b>Vert Initial Phase</b>											
	Access: Double Buffered											
	This field defines the vertical initial phase adjustment required on the UV stream during upsampling. This field should be programmed based on the YUV 420 chroma siting.											
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>0</td> </tr> <tr> <td>01b</td> <td>0.25</td> </tr> <tr> <td>10b</td> <td>0.5</td> </tr> <tr> <td>11b</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	00b	0	01b	0.25	10b	0.5	11b	Reserved	
Value	Name											
00b	0											
01b	0.25											
10b	0.5											
11b	Reserved											
11	<b>Reserved</b>											
	Access: Double Buffered											

<b>PLANE_CUS_CTL</b>					
10:9	<b>Power Up Delay</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field indicates the wait (in CD clocks) between powering up the line buffer arrays.</p>	Access:	Double Buffered		
	Access:	Double Buffered			
	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered		
	Access:	Double Buffered			
	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO			
	Format:	MBZ			
<b>ECC Single Error</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/WC</td> </tr> </table> <p>This field indicates that an single bit error encountered at the ECC logic. Hardware will correct the single bit errors. Hardware will set the bit; SW can clear with a write of 1.</p>	Access:	R/WC			
Access:	R/WC				
<b>ECC Double Error</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/WC</td> </tr> </table> <p>This field indicates that an double bit error encountered at the ECC logic. Hardware will not correct the double bit errors. Hardware will set the bit; SW can clear with a write of 1.</p>	Access:	R/WC			
Access:	R/WC				
<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO				
Format:	MBZ				
<b>Power Up In Progress</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> </table> <p>This field is set when the chroma upsampler line buffers are being powered up. Chroma upsampler cannot handle pixel traffic when this bit is set.</p>	Access:	RO			
Access:	RO				

## PLANE\_INPUT\_CSC\_COEFF

PLANE_INPUT_CSC_COEFF	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	192
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed
Address:	701E0h-701F7h
Name:	Plane Input CSC Coefficients
ShortName:	PLANE_INPUT_CSC_COEFF_1_A
Reset:	soft
Address:	702E0h-702F7h
Name:	Plane Input CSC Coefficients
ShortName:	PLANE_INPUT_CSC_COEFF_2_A
Reset:	soft
Address:	703E0h-703F7h
Name:	Plane Input CSC Coefficients
ShortName:	PLANE_INPUT_CSC_COEFF_3_A
Reset:	soft
Address:	711E0h-711F7h
Name:	Plane Input CSC Coefficients
ShortName:	PLANE_INPUT_CSC_COEFF_1_B
Reset:	soft
Address:	712E0h-712F7h
Name:	Plane Input CSC Coefficients
ShortName:	PLANE_INPUT_CSC_COEFF_2_B
Reset:	soft
Address:	713E0h-713F7h
Name:	Plane Input CSC Coefficients
ShortName:	PLANE_INPUT_CSC_COEFF_3_B
Reset:	soft
Address:	721E0h-721F7h
Name:	Plane Input CSC Coefficients
ShortName:	PLANE_INPUT_CSC_COEFF_1_C
Reset:	soft
Address:	722E0h-722F7h

<b>PLANE_INPUT_CSC_COEFF</b>		
Name:	Plane Input CSC Coefficients	
ShortName:	PLANE_INPUT_CSC_COEFF_2_C	
Reset:	soft	
Address:	723E0h-723F7h	
Name:	Plane Input CSC Coefficients	
ShortName:	PLANE_INPUT_CSC_COEFF_3_C	
Reset:	soft	
Address:	731E0h-731F7h	
Name:	Plane Input CSC Coefficients	
ShortName:	PLANE_INPUT_CSC_COEFF_1_D	
Reset:	soft	
Address:	732E0h-732F7h	
Name:	Plane Input CSC Coefficients	
ShortName:	PLANE_INPUT_CSC_COEFF_2_D	
Reset:	soft	
Address:	733E0h-733F7h	
Name:	Plane Input CSC Coefficients	
ShortName:	PLANE_INPUT_CSC_COEFF_3_D	
Reset:	soft	
DWord	Bit	Description
0	31:16	<b>RY</b>
		Access: Double Buffered
	Format: <b>CSC COEFFICIENT FORMAT</b>	
	15:0	<b>GY</b>
Access: Double Buffered		
1	31:16	<b>BY</b>
		Access: Double Buffered
	Format: <b>CSC COEFFICIENT FORMAT</b>	
	15:0	<b>Reserved</b>
		Access: RO
	Format: MBZ	
2	31:16	<b>RU</b>
		Access: Double Buffered
		Format: <b>CSC COEFFICIENT FORMAT</b>



PLANE_INPUT_CSC_COEFF		
	15:0	<b>GU</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
3	31:16	<b>BU</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>Reserved</b> Access: RO Format: MBZ
4	31:16	<b>RV</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>GV</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
5	31:16	<b>BV</b> Access: Double Buffered Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>Reserved</b> Access: RO Format: MBZ



## PLANE\_INPUT\_CSC\_POSTOFF

PLANE_INPUT_CSC_POSTOFF	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	96
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed
Address:	70204h-7020Fh
Name:	Plane Input CSC Post-offset
ShortName:	PLANE_INPUT_CSC_POSTOFF_1_A
Reset:	soft
Address:	70304h-7030Fh
Name:	Plane Input CSC Post-offset
ShortName:	PLANE_INPUT_CSC_POSTOFF_2_A
Reset:	soft
Address:	70404h-7040Fh
Name:	Plane Input CSC Post-offset
ShortName:	PLANE_INPUT_CSC_POSTOFF_3_A
Reset:	soft
Address:	71204h-7120Fh
Name:	Plane Input CSC Post-offset
ShortName:	PLANE_INPUT_CSC_POSTOFF_1_B
Reset:	soft
Address:	71304h-7130Fh
Name:	Plane Input CSC Post-offset
ShortName:	PLANE_INPUT_CSC_POSTOFF_2_B
Reset:	soft
Address:	71404h-7140Fh
Name:	Plane Input CSC Post-offset
ShortName:	PLANE_INPUT_CSC_POSTOFF_3_B
Reset:	soft
Address:	72204h-7220Fh
Name:	Plane Input CSC Post-offset
ShortName:	PLANE_INPUT_CSC_POSTOFF_1_C
Reset:	soft
Address:	72304h-7230Fh

<b>PLANE_INPUT_CSC_POSTOFF</b>					
Name:	Plane Input CSC Post-offset				
ShortName:	PLANE_INPUT_CSC_POSTOFF_2_C				
Reset:	soft				
Address:	72404h-7240Fh				
Name:	Plane Input CSC Post-offset				
ShortName:	PLANE_INPUT_CSC_POSTOFF_3_C				
Reset:	soft				
Address:	73204h-7320Fh				
Name:	Plane Input CSC Post-offset				
ShortName:	PLANE_INPUT_CSC_POSTOFF_1_D				
Reset:	soft				
Address:	73304h-7330Fh				
Name:	Plane Input CSC Post-offset				
ShortName:	PLANE_INPUT_CSC_POSTOFF_2_D				
Reset:	soft				
Address:	73404h-7340Fh				
Name:	Plane Input CSC Post-offset				
ShortName:	PLANE_INPUT_CSC_POSTOFF_3_D				
Reset:	soft				
<p>The post-offset is intended to add an offset from 0 on the Y or RGB channels and to convert UV channels from 2's complement to excess 0.5 as they exit plane input color space conversion (CSC).</p>					
DWord	Bit	Description			
0	31:13	<b>Reserved</b>			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
12:0	<b>PostCSC High Offset</b>				
	<table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the high color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered		
Access:	Double Buffered				
1	31:13	<b>Reserved</b>			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
12:0	<b>PostCSC Medium Offset</b>				
	<table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the medium color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered		
Access:	Double Buffered				

<b>PLANE_INPUT_CSC_POSTOFF</b>					
2	31:13	<b>Reserved</b>			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
12:0	<b>PostCSC Low Offset</b>				
<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the low color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>		Access:	Double Buffered		
Access:	Double Buffered				

## PLANE\_INPUT\_CSC\_PREOFF

<b>PLANE_INPUT_CSC_PREOFF</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	96
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed
Address:	701F8h-70203h
Name:	Plane Input CSC Pre-offset
ShortName:	PLANE_INPUT_CSC_PREOFF_1_A
Reset:	soft
Address:	702F8h-70303h
Name:	Plane Input CSC Pre-offset
ShortName:	PLANE_INPUT_CSC_PREOFF_2_A
Reset:	soft
Address:	703F8h-70403h
Name:	Plane Input CSC Pre-offset
ShortName:	PLANE_INPUT_CSC_PREOFF_3_A
Reset:	soft
Address:	711F8h-71203h
Name:	Plane Input CSC Pre-offset
ShortName:	PLANE_INPUT_CSC_PREOFF_1_B
Reset:	soft
Address:	712F8h-71303h
Name:	Plane Input CSC Pre-offset
ShortName:	PLANE_INPUT_CSC_PREOFF_2_B
Reset:	soft
Address:	713F8h-71403h
Name:	Plane Input CSC Pre-offset
ShortName:	PLANE_INPUT_CSC_PREOFF_3_B
Reset:	soft
Address:	721F8h-72203h
Name:	Plane Input CSC Pre-offset
ShortName:	PLANE_INPUT_CSC_PREOFF_1_C
Reset:	soft
Address:	722F8h-72303h



## PLANE\_INPUT\_CSC\_PREOFF

Name: Plane Input CSC Pre-offset  
 ShortName: PLANE\_INPUT\_CSC\_PREOFF\_2\_C  
 Reset: soft

Address: 723F8h-72403h  
 Name: Plane Input CSC Pre-offset  
 ShortName: PLANE\_INPUT\_CSC\_PREOFF\_3\_C  
 Reset: soft

Address: 731F8h-73203h  
 Name: Plane Input CSC Pre-offset  
 ShortName: PLANE\_INPUT\_CSC\_PREOFF\_1\_D  
 Reset: soft

Address: 732F8h-73303h  
 Name: Plane Input CSC Pre-offset  
 ShortName: PLANE\_INPUT\_CSC\_PREOFF\_2\_D  
 Reset: soft

Address: 733F8h-73403h  
 Name: Plane Input CSC Pre-offset  
 ShortName: PLANE\_INPUT\_CSC\_PREOFF\_3\_D  
 Reset: soft

The pre-offset is intended to remove an offset from 0 on the Y or RGB channels and to convert UV channels from excess 0.5 to 2's complement as they enter plane input color space conversion (CSC).

DWord	Bit	Description		
0	31:13	<b>Reserved</b>		
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
	12:0	<b>PreCSC High Offset</b>		
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the high color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered
Access:	Double Buffered			
1	31:13	<b>Reserved</b>		
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
	12:0	<b>PreCSC Medium Offset</b>		
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the medium color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered
Access:	Double Buffered			

<b>PLANE_INPUT_CSC_PREOFF</b>					
2	31:13	<b>Reserved</b>			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
12:0	<b>PreCSC Low Offset</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This value is used to give an offset to the low color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).</p>	Access:	Double Buffered		
Access:	Double Buffered				



## PLANE\_KEYMAX

PLANE_KEYMAX	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank, pipe not enabled, or plane not enabled
Address:	704A0h-704A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_4_A
Reset:	soft
Address:	705A0h-705A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_5_A
Reset:	soft
Address:	714A0h-714A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_4_B
Reset:	soft
Address:	715A0h-715A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_5_B
Reset:	soft
Address:	724A0h-724A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_4_C
Reset:	soft
Address:	725A0h-725A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_5_C
Reset:	soft
Address:	734A0h-734A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_4_D
Reset:	soft
Address:	735A0h-735A3h



<b>PLANE_KEYMAX</b>	
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_5_D
Reset:	soft
Address:	701A0h-701A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_1_A
Reset:	soft
Address:	702A0h-702A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_2_A
Reset:	soft
Address:	703A0h-703A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_3_A
Reset:	soft
Address:	711A0h-711A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_1_B
Reset:	soft
Address:	712A0h-712A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_2_B
Reset:	soft
Address:	713A0h-713A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_3_B
Reset:	soft
Address:	721A0h-721A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_1_C
Reset:	soft
Address:	722A0h-722A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_2_C
Reset:	soft
Address:	723A0h-723A3h



## PLANE\_KEYMAX

Name: Plane Key Color Max  
 ShortName: PLANE\_KEYMAX\_3\_C  
 Reset: soft

Address: 731A0h-731A3h  
 Name: Plane Key Color Max  
 ShortName: PLANE\_KEYMAX\_1\_D  
 Reset: soft

Address: 732A0h-732A3h  
 Name: Plane Key Color Max  
 ShortName: PLANE\_KEYMAX\_2\_D  
 Reset: soft

Address: 733A0h-733A3h  
 Name: Plane Key Color Max  
 ShortName: PLANE\_KEYMAX\_3\_D  
 Reset: soft

When plane source is YUV, this register specifies the maximum YUV key value to be used together with the minimum YUV key value and the channel enables to determine if the plane matches the key. When plane source is RGB, this register is not used.

DWord	Bit	Description		
0	31:24	<p><b>Plane Alpha Value</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>Specifies the plane alpha value when plane alpha is enabled in PLANE_KEYMSK register.</p>	Access:	Double Buffered
	Access:	Double Buffered		
	23:16	<p><b>V Key Max Value</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>Specifies the maximum key value for the V channel.</p>	Access:	Double Buffered
	Access:	Double Buffered		
15:8	<p><b>Y Key Max Value</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>Specifies the maximum key value for the Y channel.</p>	Access:	Double Buffered	
Access:	Double Buffered			
7:0	<p><b>U Key Max Value</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>Specifies the maximum key value for the U channel.</p>	Access:	Double Buffered	
Access:	Double Buffered			

## PLANE\_KEYMSK

<b>PLANE_KEYMSK</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank, pipe not enabled, or plane not enabled
Address:	70498h-7049Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_4_A
Reset:	soft
Address:	70598h-7059Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_5_A
Reset:	soft
Address:	71498h-7149Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_4_B
Reset:	soft
Address:	71598h-7159Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_5_B
Reset:	soft
Address:	72498h-7249Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_4_C
Reset:	soft
Address:	72598h-7259Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_5_C
Reset:	soft
Address:	73498h-7349Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_4_D
Reset:	soft
Address:	73598h-7359Bh



## PLANE\_KEYMSK

Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_5\_D  
Reset: soft

Address: 70198h-7019Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_1\_A  
Reset: soft

Address: 70298h-7029Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_2\_A  
Reset: soft

Address: 70398h-7039Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_3\_A  
Reset: soft

Address: 71198h-7119Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_1\_B  
Reset: soft

Address: 71298h-7129Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_2\_B  
Reset: soft

Address: 71398h-7139Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_3\_B  
Reset: soft

Address: 72198h-7219Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_1\_C  
Reset: soft

Address: 72298h-7229Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_2\_C  
Reset: soft

Address: 72398h-7239Bh

<b>PLANE_KEYMSK</b>			
Name:	Plane Key Mask		
ShortName:	PLANE_KEYMSK_3_C		
Reset:	soft		
Address:	73198h-7319Bh		
Name:	Plane Key Mask		
ShortName:	PLANE_KEYMSK_1_D		
Reset:	soft		
Address:	73298h-7329Bh		
Name:	Plane Key Mask		
ShortName:	PLANE_KEYMSK_2_D		
Reset:	soft		
Address:	73398h-7339Bh		
Name:	Plane Key Mask		
ShortName:	PLANE_KEYMSK_3_D		
Reset:	soft		
DWord	Bit	Description	
0	31	<b>Plane Alpha Enable</b>	
		Access: Double Buffered	
		Enables the plane alpha. Color channels will be pre-multiplied by hardware with the plane alpha value from PLANE_KEYMAX register. Per-pixel alpha is defined in the PLANE_COLOR_CTL register.	
		<b>Value</b>	<b>Name</b>
		0b	Disable
		1b	Enable
	30:27	<b>Reserved</b>	
		Access: RO	Format: MBZ
	26	26	<b>V or R Key Channel Enable</b>
			Access: Double Buffered
Enables the V/Red channel for key comparison. A disabled channel will be ignored when determining a key match.			
<b>Value</b>		<b>Name</b>	
	0b	Disable	
	1b	Enable	
25	25	<b>Y or G Key Channel Enable</b>	
		Access: Double Buffered	
		Enables the Y/Green channel for key comparison. A disabled channel will be ignored when determining a key match.	

<b>PLANE_KEYMSK</b>									
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable		
Value	Name								
0b	Disable								
1b	Enable								
24	<p><b>U or B Key Channel Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>Enables the U/Blue channel for key comparison. A disabled channel will be ignored when determining a key match.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable
Access:	Double Buffered								
Value	Name								
0b	Disable								
1b	Enable								
23:16	<p><b>R Key Mask Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>Specifies the key mask for the Red channel. A zero bit in the mask indicates that the corresponding bit will be ignored when determining a key match.</p>	Access:	Double Buffered						
Access:	Double Buffered								
15:8	<p><b>G Key Mask Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>Specifies the key mask for the Green channel. A zero bit in the mask indicates that the corresponding bit will be ignored when determining a key match.</p>	Access:	Double Buffered						
Access:	Double Buffered								
7:0	<p><b>B Key Mask Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>Specifies the key mask for the Blue channel. A zero bit in the mask indicates that the corresponding bit will be ignored when determining a key match.</p>	Access:	Double Buffered						
Access:	Double Buffered								

## PLANE\_KEYVAL

<b>PLANE_KEYVAL</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank, pipe not enabled, or plane not enabled
Address:	70494h-70497h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_4_A
Reset:	soft
Address:	70594h-70597h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_5_A
Reset:	soft
Address:	71494h-71497h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_4_B
Reset:	soft
Address:	71594h-71597h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_5_B
Reset:	soft
Address:	72494h-72497h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_4_C
Reset:	soft
Address:	72594h-72597h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_5_C
Reset:	soft
Address:	73494h-73497h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_4_D
Reset:	soft
Address:	73594h-73597h



PLANE_KEYVAL	
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_5_D
Reset:	soft
Address:	70194h-70197h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_1_A
Reset:	soft
Address:	70294h-70297h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_2_A
Reset:	soft
Address:	70394h-70397h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_3_A
Reset:	soft
Address:	71194h-71197h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_1_B
Reset:	soft
Address:	71294h-71297h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_2_B
Reset:	soft
Address:	71394h-71397h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_3_B
Reset:	soft
Address:	72194h-72197h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_1_C
Reset:	soft
Address:	72294h-72297h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_2_C
Reset:	soft
Address:	72394h-72397h



<b>PLANE_KEYVAL</b>		
Name:	Plane Key Color	
ShortName:	PLANE_KEYVAL_3_C	
Reset:	soft	
Address:	73194h-73197h	
Name:	Plane Key Color	
ShortName:	PLANE_KEYVAL_1_D	
Reset:	soft	
Address:	73294h-73297h	
Name:	Plane Key Color	
ShortName:	PLANE_KEYVAL_2_D	
Reset:	soft	
Address:	73394h-73397h	
Name:	Plane Key Color	
ShortName:	PLANE_KEYVAL_3_D	
Reset:	soft	
<p>When plane source is YUV, this register specifies the minimum YUV key value to be used together with the maximum YUV key value and the channel enables to determine if the plane matches the key. When plane source is RGB, this register specifies the RGB key value to be used together with the channel masks to determine if the plane matches the key. RGB key matches can only occur for positive pixel values in the 0 to 1 range. Extended range pixel values will not match. MSB bits are used for comparison.</p>		
<p>Restriction : Keying is not supported in HDR mode.</p>		
DWord	Bit	Description
0	31:24	<b>Reserved</b>
		Access: RO
		Format: MBZ
	23:16	<b>V Min or R Key Value</b>
Access: Double Buffered		
Specifies the minimum key value for the V channel or the compare value for Red channel.		
15:8	<b>Y Min or G Key Value</b>	
Access: Double Buffered		
Specifies the minimum key value for the Y channel or the compare value for Green channel.		
7:0	<b>U Min or B Key Value</b>	
Access: Double Buffered		
Specifies the minimum key value for the U channel or the compare value for Blue channel.		



## PLANE\_LEFT\_SURF

PLANE_LEFT_SURF	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of left or right eye vertical blank (selectable), pipe not enabled. or plane not enabled; after armed
Address:	704B0h-704B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_4_A
Reset:	soft
Address:	705B0h-705B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_5_A
Reset:	soft
Address:	714B0h-714B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_4_B
Reset:	soft
Address:	715B0h-715B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_5_B
Reset:	soft
Address:	724B0h-724B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_4_C
Reset:	soft
Address:	725B0h-725B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_5_C
Reset:	soft
Address:	734B0h-734B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_4_D
Reset:	soft

<b>PLANE_LEFT_SURF</b>	
Address:	735B0h-735B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_5_D
Reset:	soft
Address:	701B0h-701B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_1_A
Reset:	soft
Address:	702B0h-702B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_2_A
Reset:	soft
Address:	703B0h-703B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_3_A
Reset:	soft
Address:	711B0h-711B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_1_B
Reset:	soft
Address:	712B0h-712B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_2_B
Reset:	soft
Address:	713B0h-713B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_3_B
Reset:	soft
Address:	721B0h-721B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_1_C
Reset:	soft
Address:	722B0h-722B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_2_C
Reset:	soft



<b>PLANE_LEFT_SURF</b>				
Address:	723B0h-723B3h			
Name:	Plane Left Surface Base Address			
ShortName:	PLANE_LEFT_SURF_3_C			
Reset:	soft			
Address:	731B0h-731B3h			
Name:	Plane Left Surface Base Address			
ShortName:	PLANE_LEFT_SURF_1_D			
Reset:	soft			
Address:	732B0h-732B3h			
Name:	Plane Left Surface Base Address			
ShortName:	PLANE_LEFT_SURF_2_D			
Reset:	soft			
Address:	733B0h-733B3h			
Name:	Plane Left Surface Base Address			
ShortName:	PLANE_LEFT_SURF_3_D			
Reset:	soft			
<b>Restriction</b>				
This register must be programmed with a valid address prior to enabling stereo 3D on this pipe.				
DWord	Bit	Description		
0	31:12	<b>Left Surface Base Address</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Access:</td> <td>Double Buffered</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>This address specifies the stereo 3D left eye surface base address bits 31:12.</p>	Access:	Double Buffered
Access:	Double Buffered			
Format:	GraphicsAddress[31:12]			
<b>Restriction</b>				
This surface must have the same stride, tiling, and panning offset parameters as the right eye surface and meet all the same restrictions.				
0	11:0	<b>Reserved</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			

## PLANE\_OFFSET

<b>PLANE_OFFSET</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank, pipe not enabled, or plane not enabled
Address:	704A4h-704A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_4_A
Reset:	soft
Address:	705A4h-705A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_5_A
Reset:	soft
Address:	714A4h-714A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_4_B
Reset:	soft
Address:	715A4h-715A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_5_B
Reset:	soft
Address:	724A4h-724A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_4_C
Reset:	soft
Address:	725A4h-725A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_5_C
Reset:	soft
Address:	734A4h-734A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_4_D
Reset:	soft
Address:	735A4h-735A7h



## PLANE\_OFFSET

Name: Plane Offset  
ShortName: PLANE\_OFFSET\_5\_D  
Reset: soft

Address: 701A4h-701A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_1\_A  
Reset: soft

Address: 702A4h-702A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_2\_A  
Reset: soft

Address: 703A4h-703A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_3\_A  
Reset: soft

Address: 711A4h-711A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_1\_B  
Reset: soft

Address: 712A4h-712A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_2\_B  
Reset: soft

Address: 713A4h-713A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_3\_B  
Reset: soft

Address: 721A4h-721A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_1\_C  
Reset: soft

Address: 722A4h-722A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_2\_C  
Reset: soft

Address: 723A4h-723A7h

<b>PLANE_OFFSET</b>	
Name:	Plane Offset
ShortName:	PLANE_OFFSET_3_C
Reset:	soft
Address:	731A4h-731A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_1_D
Reset:	soft
Address:	732A4h-732A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_2_D
Reset:	soft
Address:	733A4h-733A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_3_D
Reset:	soft
Address:	7089Ch-7089Fh
Name:	Selective Fetch Plane Offset
ShortName:	SEL_FETCH_PLANE_OFFSET_1_A
Reset:	soft
Address:	708BCh-708BFh
Name:	Selective Fetch Plane Offset
ShortName:	SEL_FETCH_PLANE_OFFSET_2_A
Reset:	soft
Address:	708DCh-708DFh
Name:	Selective Fetch Plane Offset
ShortName:	SEL_FETCH_PLANE_OFFSET_3_A
Reset:	soft
Address:	708FCh-708FFh
Name:	Selective Fetch Plane Offset
ShortName:	SEL_FETCH_PLANE_OFFSET_4_A
Reset:	soft
Address:	7092Ch-7092Fh
Name:	Selective Fetch Plane Offset
ShortName:	SEL_FETCH_PLANE_OFFSET_5_A
Reset:	soft
Address:	7189Ch-7189Fh



## PLANE\_OFFSET

Name: Selective Fetch Plane Offset  
ShortName: SEL\_FETCH\_PLANE\_OFFSET\_1\_B  
Reset: soft

Address: 718BCh-718BFh  
Name: Selective Fetch Plane Offset  
ShortName: SEL\_FETCH\_PLANE\_OFFSET\_2\_B  
Reset: soft

Address: 718DCh-718DFh  
Name: Selective Fetch Plane Offset  
ShortName: SEL\_FETCH\_PLANE\_OFFSET\_3\_B  
Reset: soft

Address: 718FCh-718FFh  
Name: Selective Fetch Plane Offset  
ShortName: SEL\_FETCH\_PLANE\_OFFSET\_4\_B  
Reset: soft

Address: 7192Ch-7192Fh  
Name: Selective Fetch Plane Offset  
ShortName: SEL\_FETCH\_PLANE\_OFFSET\_5\_B  
Reset: soft

Address: 7289Ch-7289Fh  
Name: Selective Fetch Plane Offset  
ShortName: SEL\_FETCH\_PLANE\_OFFSET\_1\_C  
Reset: soft

Address: 728BCh-728BFh  
Name: Selective Fetch Plane Offset  
ShortName: SEL\_FETCH\_PLANE\_OFFSET\_2\_C  
Reset: soft

Address: 728DCh-728DFh  
Name: Selective Fetch Plane Offset  
ShortName: SEL\_FETCH\_PLANE\_OFFSET\_3\_C  
Reset: soft

Address: 728FCh-728FFh  
Name: Selective Fetch Plane Offset  
ShortName: SEL\_FETCH\_PLANE\_OFFSET\_4\_C  
Reset: soft

Address: 7292Ch-7292Fh



<b>PLANE_OFFSET</b>			
Name:	Selective Fetch Plane Offset		
ShortName:	SEL_FETCH_PLANE_OFFSET_5_C		
Reset:	soft		
Address:	7389Ch-7389Fh		
Name:	Selective Fetch Plane Offset		
ShortName:	SEL_FETCH_PLANE_OFFSET_1_D		
Reset:	soft		
Address:	738BCh-738BFh		
Name:	Selective Fetch Plane Offset		
ShortName:	SEL_FETCH_PLANE_OFFSET_2_D		
Reset:	soft		
Address:	738DCh-738DFh		
Name:	Selective Fetch Plane Offset		
ShortName:	SEL_FETCH_PLANE_OFFSET_3_D		
Reset:	soft		
Address:	738FCh-738FFh		
Name:	Selective Fetch Plane Offset		
ShortName:	SEL_FETCH_PLANE_OFFSET_4_D		
Reset:	soft		
Address:	7392Ch-7392Fh		
Name:	Selective Fetch Plane Offset		
ShortName:	SEL_FETCH_PLANE_OFFSET_5_D		
Reset:	soft		
<p>This register specifies the panning for the plane surface. The start position is specified in this register as a (x, y) offset from the beginning of the surface. When performing 180 rotation, hardware will internally add the plane size to the offsets so the plane will start displaying from the bottom right corner of the image.</p>			
<b>Programming Notes</b>			
<p>For 8bpp formats, the maximum offset that can be programmed is 64K-1.</p>			
<b>Restriction</b>			
<p>Plane Size + Plane Offset should not exceed the surface &lt;stride/width&gt; (in pixels)            X and Y offset restrictions are specified in the following table. For formats not specified in the table, both odd and even offsets are supported.</p>			
<b>PixelFormat</b>	<b>Rotate</b>	<b>Start X Position</b>	<b>Start Y Position</b>
<b>YUV 420 Planar - NV12</b>	All	Even	Even
<b>YUV 420 Planar - P01x</b>	All	Even	Even
<b>YUV 422</b>	All	Even	Even

DWord	Bit	Description		
0	31:16	<p><b>Start Y Position</b></p> <table border="1" data-bbox="375 302 1468 346"> <tr> <td data-bbox="375 302 727 346">Access:</td> <td data-bbox="727 302 1468 346">Double Buffered</td> </tr> </table> <p>The Start Y Position or the Y Offset is the vertical offset in lines of the beginning of the active display plane relative to the display surface.</p>	Access:	Double Buffered
	Access:	Double Buffered		
15:0	<p><b>Start X Position</b></p> <table border="1" data-bbox="375 499 1468 543"> <tr> <td data-bbox="375 499 727 543">Access:</td> <td data-bbox="727 499 1468 543">Double Buffered</td> </tr> </table> <p>The Start X Position or the X Offset is the horizontal offset in pixels of the beginning of the active display plane relative to the display surface.</p>	Access:	Double Buffered	
Access:	Double Buffered			

## PLANE\_PIXEL\_NORMALIZE

<b>PLANE_PIXEL_NORMALIZE</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed
Address:	701A8h-701ABh
Name:	Plane Pixel Normalize
ShortName:	PLANE_PIXEL_NORMALIZE_1_A
Reset:	soft
Address:	702A8h-702ABh
Name:	Plane Pixel Normalize
ShortName:	PLANE_PIXEL_NORMALIZE_2_A
Reset:	soft
Address:	703A8h-703ABh
Name:	Plane Pixel Normalize
ShortName:	PLANE_PIXEL_NORMALIZE_3_A
Reset:	soft
Address:	711A8h-711ABh
Name:	Plane Pixel Normalize
ShortName:	PLANE_PIXEL_NORMALIZE_1_B
Reset:	soft
Address:	712A8h-712ABh
Name:	Plane Pixel Normalize
ShortName:	PLANE_PIXEL_NORMALIZE_2_B
Reset:	soft
Address:	713A8h-713ABh
Name:	Plane Pixel Normalize
ShortName:	PLANE_PIXEL_NORMALIZE_3_B
Reset:	soft
Address:	721A8h-721ABh
Name:	Plane Pixel Normalize
ShortName:	PLANE_PIXEL_NORMALIZE_1_C
Reset:	soft
Address:	722A8h-722ABh



<b>PLANE_PIXEL_NORMALIZE</b>					
Name:	Plane Pixel Normalize				
ShortName:	PLANE_PIXEL_NORMALIZE_2_C				
Reset:	soft				
Address:	723A8h-723ABh				
Name:	Plane Pixel Normalize				
ShortName:	PLANE_PIXEL_NORMALIZE_3_C				
Reset:	soft				
Address:	731A8h-731ABh				
Name:	Plane Pixel Normalize				
ShortName:	PLANE_PIXEL_NORMALIZE_1_D				
Reset:	soft				
Address:	732A8h-732ABh				
Name:	Plane Pixel Normalize				
ShortName:	PLANE_PIXEL_NORMALIZE_2_D				
Reset:	soft				
Address:	733A8h-733ABh				
Name:	Plane Pixel Normalize				
ShortName:	PLANE_PIXEL_NORMALIZE_3_D				
Reset:	soft				
DWord	Bit	Description			
0	31	<p><b>Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field enables the normalization of FP16 pixels with the specified normalization factor.</p>	Access:	Double Buffered	
	Access:	Double Buffered			
	30:16	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
Access:	RO				
Format:	MBZ				
15:0	<p><b>Normalization Factor</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Description</th> </tr> </table> <p>This field specifies the normalization factor in the FP16 format.</p> <p>This programmed value is multiplied with the input pixel value and normalized to range -4.0 to 4.0, exclusive. Out of bound values get clamped to be within the range from -4.0 to 4.0, exclusive. The programmed half float value must be a positive and not de-normalized, zero or NAN.</p>	Access:	Double Buffered	Description	
Access:	Double Buffered				
Description					

## PLANE\_POS

<b>PLANE_POS</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	7048Ch-7048Fh
Name:	Plane Position
ShortName:	PLANE_POS_4_A
Reset:	soft
Address:	7058Ch-7058Fh
Name:	Plane Position
ShortName:	PLANE_POS_5_A
Reset:	soft
Address:	7148Ch-7148Fh
Name:	Plane Position
ShortName:	PLANE_POS_4_B
Reset:	soft
Address:	7158Ch-7158Fh
Name:	Plane Position
ShortName:	PLANE_POS_5_B
Reset:	soft
Address:	7248Ch-7248Fh
Name:	Plane Position
ShortName:	PLANE_POS_4_C
Reset:	soft
Address:	7258Ch-7258Fh
Name:	Plane Position
ShortName:	PLANE_POS_5_C
Reset:	soft
Address:	7348Ch-7348Fh
Name:	Plane Position
ShortName:	PLANE_POS_4_D
Reset:	soft
Address:	7358Ch-7358Fh



## PLANE\_POS

Name: Plane Position  
ShortName: PLANE\_POS\_5\_D  
Reset: soft

Address: 7018Ch-7018Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_1\_A  
Reset: soft

Address: 7028Ch-7028Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_2\_A  
Reset: soft

Address: 7038Ch-7038Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_3\_A  
Reset: soft

Address: 7118Ch-7118Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_1\_B  
Reset: soft

Address: 7128Ch-7128Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_2\_B  
Reset: soft

Address: 7138Ch-7138Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_3\_B  
Reset: soft

Address: 7218Ch-7218Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_1\_C  
Reset: soft

Address: 7228Ch-7228Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_2\_C  
Reset: soft

Address: 7238Ch-7238Fh

<b>PLANE_POS</b>	
Name:	Plane Position
ShortName:	PLANE_POS_3_C
Reset:	soft
Address:	7318Ch-7318Fh
Name:	Plane Position
ShortName:	PLANE_POS_1_D
Reset:	soft
Address:	7328Ch-7328Fh
Name:	Plane Position
ShortName:	PLANE_POS_2_D
Reset:	soft
Address:	7338Ch-7338Fh
Name:	Plane Position
ShortName:	PLANE_POS_3_D
Reset:	soft
Address:	70894h-70897h
Name:	Selective Fetch Plane Position
ShortName:	SEL_FETCH_PLANE_POS_1_A
Reset:	soft
Address:	708B4h-708B7h
Name:	Selective Fetch Plane Position
ShortName:	SEL_FETCH_PLANE_POS_2_A
Reset:	soft
Address:	708D4h-708D7h
Name:	Selective Fetch Plane Position
ShortName:	SEL_FETCH_PLANE_POS_3_A
Reset:	soft
Address:	708F4h-708F7h
Name:	Selective Fetch Plane Position
ShortName:	SEL_FETCH_PLANE_POS_4_A
Reset:	soft
Address:	70924h-70927h
Name:	Selective Fetch Plane Position
ShortName:	SEL_FETCH_PLANE_POS_5_A
Reset:	soft
Address:	71894h-71897h



## PLANE\_POS

Name: Selective Fetch Plane Position  
ShortName: SEL\_FETCH\_PLANE\_POS\_1\_B  
Reset: soft

Address: 718B4h-718B7h  
Name: Selective Fetch Plane Position  
ShortName: SEL\_FETCH\_PLANE\_POS\_2\_B  
Reset: soft

Address: 718D4h-718D7h  
Name: Selective Fetch Plane Position  
ShortName: SEL\_FETCH\_PLANE\_POS\_3\_B  
Reset: soft

Address: 718F4h-718F7h  
Name: Selective Fetch Plane Position  
ShortName: SEL\_FETCH\_PLANE\_POS\_4\_B  
Reset: soft

Address: 71924h-71927h  
Name: Selective Fetch Plane Position  
ShortName: SEL\_FETCH\_PLANE\_POS\_5\_B  
Reset: soft

Address: 72894h-72897h  
Name: Selective Fetch Plane Position  
ShortName: SEL\_FETCH\_PLANE\_POS\_1\_C  
Reset: soft

Address: 728B4h-728B7h  
Name: Selective Fetch Plane Position  
ShortName: SEL\_FETCH\_PLANE\_POS\_2\_C  
Reset: soft

Address: 728D4h-728D7h  
Name: Selective Fetch Plane Position  
ShortName: SEL\_FETCH\_PLANE\_POS\_3\_C  
Reset: soft

Address: 728F4h-728F7h  
Name: Selective Fetch Plane Position  
ShortName: SEL\_FETCH\_PLANE\_POS\_4\_C  
Reset: soft

Address: 72924h-72927h



<b>PLANE_POS</b>						
Name:	Selective Fetch Plane Position					
ShortName:	SEL_FETCH_PLANE_POS_5_C					
Reset:	soft					
Address:	73894h-73897h					
Name:	Selective Fetch Plane Position					
ShortName:	SEL_FETCH_PLANE_POS_1_D					
Reset:	soft					
Address:	738B4h-738B7h					
Name:	Selective Fetch Plane Position					
ShortName:	SEL_FETCH_PLANE_POS_2_D					
Reset:	soft					
Address:	738D4h-738D7h					
Name:	Selective Fetch Plane Position					
ShortName:	SEL_FETCH_PLANE_POS_3_D					
Reset:	soft					
Address:	738F4h-738F7h					
Name:	Selective Fetch Plane Position					
ShortName:	SEL_FETCH_PLANE_POS_4_D					
Reset:	soft					
Address:	73924h-73927h					
Name:	Selective Fetch Plane Position					
ShortName:	SEL_FETCH_PLANE_POS_5_D					
Reset:	soft					
<p>This register specifies the screen position of the plane. The origin of the plane position is always the upper left corner of the display pipe source image area. When plane scaling is not enabled on this plane, this is the position of the plane when blended with other planes on this pipe. When plane scaling is enabled on this plane, the scaler window position is the position of the plane when blended with other planes on this pipe. When performing rotation, the plane image is rotated by hardware, but the position is not, so it must be adjusted if it is desired to maintain the same apparent position on a physically rotated display.</p>						
<b>Restriction</b>						
<p>When plane scaling is not enabled on this plane, the plane must be completely contained within the pipe source area. Pipe source size <math>\geq</math> plane position + plane size. When plane scaling is enabled on this plane, the X and Y positions must be programmed to 0.</p>						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:29	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

<b>PLANE_POS</b>		
	28:16	<b>Y Position</b>
		Access: Double Buffered This specifies the vertical position of the plane upper left corner in lines.
	15:13	<b>Reserved</b>
		Access: RO Format: MBZ
	12:0	<b>X Position</b>
		Access: Double Buffered This specifies the horizontal position of the plane upper left corner in pixels.

## PLANE\_POST\_CSC\_GAMC\_DATA

PLANE_POST_CSC_GAMC_DATA	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	704DCh-704DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_4_A
Reset:	soft
Address:	705DCh-705DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_5_A
Reset:	soft
Address:	714DCh-714DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_4_B
Reset:	soft
Address:	715DCh-715DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_5_B
Reset:	soft
Address:	724DCh-724DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_4_C
Reset:	soft
Address:	725DCh-725DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_5_C
Reset:	soft
Address:	734DCh-734DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_4_D
Reset:	soft
Address:	735DCh-735DFh



## PLANE\_POST\_CSC\_GAMC\_DATA

Name: Plane Post CSC Gamma Data  
 ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_5\_D  
 Reset: soft

PLANE\_POST\_CSC\_GAMC\_INDEX and PLANE\_POST\_CSC\_GAMC\_DATA registers are used to program the values that determine the characteristics of the gamma correction for the plane pixel data after plane Color Space Conversion.

The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there are extended gamma entry reference points. All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 33 gamma entries to create the result value. The first 32 entries are stored as 16 bits per color in an unsigned 0.16 format with 0 integer and 16 fractional. The 33<sup>rd</sup>, 34<sup>th</sup> and 35<sup>th</sup> entries are stored as 19 bits per color in an unsigned 3.16 format with 3 integer and 16 fractional bits.

For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 33<sup>rd</sup> and 34<sup>th</sup> gamma entries to create the result value.

For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 34<sup>th</sup> and 35<sup>th</sup> gamma entries to create the result value.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Plane Post-CSC Gamma correction gets enabled or disabled based on the 'Plane Gamma Disable' bit in the 'PLANE\_COLOR\_CTL' register. The same set of values is used for gamma correction of the red, blue and green channels.

### Programming Notes

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 7.0. For inputs of 0 to 1.0, multiply the input value by 32 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 34<sup>th</sup> gamma entry. For inputs greater than 3.0 and less than or equal to 7.0, store the result for an input of 7.0 in the 35<sup>th</sup> gamma entry.

### Restriction

The gamma curve must be flat or increasing, never decreasing in Direct mode. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	18:0	<b>Gamma Value</b>	
		Default Value:	000000000000000000b
		Access:	Double Buffered
Format:		U3.16	

## PLANE\_POST\_CSC\_GAMC\_DATA\_ENH

PLANE_POST_CSC_GAMC_DATA_ENH	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	701DCh-701DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_1_A
Reset:	soft
Address:	702DCh-702DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_2_A
Reset:	soft
Address:	703DCh-703DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_3_A
Reset:	soft
Address:	711DCh-711DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_1_B
Reset:	soft
Address:	712DCh-712DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_2_B
Reset:	soft
Address:	713DCh-713DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_3_B
Reset:	soft
Address:	721DCh-721DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_1_C
Reset:	soft
Address:	722DCh-722DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_2_C



## PLANE\_POST\_CSC\_GAMC\_DATA\_ENH

Reset: soft  
Address: 723DCh-723DFh  
Name: Plane Post CSC Gamma Data  
ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_ENH\_3\_C  
Reset: soft

Address: 731DCh-731DFh  
Name: Plane Post CSC Gamma Data  
ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_ENH\_1\_D  
Reset: soft

Address: 732DCh-732DFh  
Name: Plane Post CSC Gamma Data  
ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_ENH\_2\_D  
Reset: soft

Address: 733DCh-733DFh  
Name: Plane Post CSC Gamma Data  
ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_ENH\_3\_D  
Reset: soft

PLANE\_POST\_CSC\_GAMC\_INDEX and PLANE\_POST\_CSC\_GAMC\_DATA registers are used to program the values that determine the characteristics of the gamma correction for the plane pixel data before Color Space Conversion. Additional gamma correction can be done after the Color Space Conversion, if needed. The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there are extended gamma entry reference points. All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 33 gamma entries to create the result value. The first 32 entries are stored as 24 bits per color in an unsigned 0.24 format with 0 integer and 24 fractional. The 33<sup>rd</sup>, 34<sup>th</sup> and 35<sup>th</sup> entries are stored as 27 bits per color in an unsigned 3.24 format with 3 integer and 24 fractional bits.

For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 33<sup>rd</sup> and 34<sup>th</sup> gamma entries to create the result value.

For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 34<sup>th</sup> and 35<sup>th</sup> gamma entries to create the result value.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Pre-CSC Gamma correction gets enabled or disabled based on the "Pipe CSC Enable" bit in the plane control register. The same set of values is used for gamma correction of the red, blue and green channels.

See Pipe Gamma for an example gamma curve diagram.

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 7.0. For inputs of 0 to 1.0, multiply the input value by 32 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the

## PLANE\_POST\_CSC\_GAMC\_DATA\_ENH

34<sup>th</sup> gamma entry. For inputs greater than 3.0 and less than or equal to 7.0, store the result for an input of 7.0 in the 35<sup>th</sup> gamma entry.

For HDR tone mapping usages, only the first 33 entries gets used. The entries are used either in an unsigned 0.24 format or unsigned 8.16 format based on PLANE\_COLOR\_CTL->Plane Gamma Multiplier Precision programming.

### Restriction

The gamma curve must be flat or increasing, never decreasing when used in the direct lookup mode. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

DWord	Bit	Description	
0	31:27	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	26:0	<b>Gamma Value</b>	
		Default Value:	0000000000000000000000000000b
		Access:	R/W
	Format:	U3.24	



## PLANE\_POST\_CSC\_GAMC\_INDEX

PLANE_POST_CSC_GAMC_INDEX	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	704D8h-704DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_4_A
Reset:	soft
Address:	705D8h-705DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_5_A
Reset:	soft
Address:	714D8h-714DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_4_B
Reset:	soft
Address:	715D8h-715DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_5_B
Reset:	soft
Address:	724D8h-724DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_4_C
Reset:	soft
Address:	725D8h-725DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_5_C
Reset:	soft
Address:	734D8h-734DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_4_D
Reset:	soft
Address:	735D8h-735DBh



PLANE_POST_CSC_GAMC_INDEX				
Name:	Plane Post CSC Gamma Index			
ShortName:	PLANE_POST_CSC_GAMC_INDEX_5_D			
Reset:	soft			
DWord	Bit	Description		
0	31:11	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	10	<b>Index Auto Increment</b>		
		Access:	Double Buffered	
		This field enables the index auto increment.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	No Increment	Do not automatically increment the index value.
	1b	Auto Increment [Default]	Increment the index value with each read or write to the data register.	
	9:6	<b>Reserved</b>		
Access:		RO		
Format:		MBZ		
5:0	<b>Index Value</b>			
	Access:	Write/Read Status		
	This index controls access to the array of plane pre color space conversion gamma values. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set.			
	When automatically incrementing, the index will roll over to 0 after writing or reading the entire allowed range.			
	While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value.			
	<b>Value</b>	<b>Name</b>		
	[0,34]			



## PLANE\_POST\_CSC\_GAMC\_INDEX\_ENH

PLANE_POST_CSC_GAMC_INDEX_ENH	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	701D8h-701DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_1_A
Reset:	soft
Address:	702D8h-702DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_2_A
Reset:	soft
Address:	703D8h-703DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_3_A
Reset:	soft
Address:	711D8h-711DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_1_B
Reset:	soft
Address:	712D8h-712DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_2_B
Reset:	soft
Address:	713D8h-713DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_3_B
Reset:	soft
Address:	721D8h-721DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_1_C
Reset:	soft
Address:	722D8h-722DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_2_C

<b>PLANE_POST_CSC_GAMC_INDEX_ENH</b>				
Reset:	soft			
Address:	723D8h-723DBh			
Name:	Plane Post CSC Gamma Index			
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_3_C			
Reset:	soft			
Address:	731D8h-731DBh			
Name:	Plane Post CSC Gamma Index			
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_1_D			
Reset:	soft			
Address:	732D8h-732DBh			
Name:	Plane Post CSC Gamma Index			
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_2_D			
Reset:	soft			
Address:	733D8h-733DBh			
Name:	Plane Post CSC Gamma Index			
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_3_D			
Reset:	soft			
DWord	Bit	Description		
0	31:11	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	10	<b>Index Auto Increment</b>		
		Access:	R/W	
		This field enables the index auto increment.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	No Increment	Do not automatically increment the index value.
	1b	Auto Increment <b>[Default]</b>	Increment the index value with each read or write to the data register.	
	9:6	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
5:0	<b>Index Value</b>			
	Access:	Write/Read Status		
<p>This index controls access to the array of plane pre color space conversion gamma values. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set.</p> <p>When automatically incrementing, the current automatically calculated index value can be read</p>				

## PLANE\_POST\_CSC\_GAMC\_INDEX\_ENH

here, and the index will roll over to 0 after reaching the end of the allowed range. While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value.

Value	Name
[0,34]	

## PLANE\_POST\_CSC\_GAMC\_LUMA\_COEFF\_ENH

PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
Address:	70178h-7017Bh
Name:	Plane Post CSC Gamma Luma Coefficients
ShortName:	PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH_1_A
Reset:	soft
Address:	70278h-7027Bh
Name:	Plane Post CSC Gamma Luma Coefficients
ShortName:	PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH_2_A
Reset:	soft
Address:	70378h-7037Bh
Name:	Plane Post CSC Gamma Luma Coefficients
ShortName:	PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH_3_A
Reset:	soft
Address:	71178h-7117Bh
Name:	Plane Post CSC Gamma Luma Coefficients
ShortName:	PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH_1_B
Reset:	soft
Address:	71278h-7127Bh
Name:	Plane Post CSC Gamma Luma Coefficients
ShortName:	PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH_2_B
Reset:	soft
Address:	71378h-7137Bh
Name:	Plane Post CSC Gamma Luma Coefficients
ShortName:	PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH_3_B
Reset:	soft
Address:	72178h-7217Bh
Name:	Plane Post CSC Gamma Luma Coefficients
ShortName:	PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH_1_C
Reset:	soft
Address:	72278h-7227Bh
Name:	Plane Post CSC Gamma Luma Coefficients
ShortName:	PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH_2_C



## PLANE\_POST\_CSC\_GAMC\_LUMA\_COEFF\_ENH

Reset:	soft
Address:	72378h-7237Bh
Name:	Plane Post CSC Gamma Luma Coefficients
ShortName:	PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH_3_C
Reset:	soft
Address:	73178h-7317Bh
Name:	Plane Post CSC Gamma Luma Coefficients
ShortName:	PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH_1_D
Reset:	soft
Address:	73278h-7327Bh
Name:	Plane Post CSC Gamma Luma Coefficients
ShortName:	PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH_2_D
Reset:	soft
Address:	73378h-7337Bh
Name:	Plane Post CSC Gamma Luma Coefficients
ShortName:	PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH_3_D
Reset:	soft

This register contains the coefficients to calculate the luminance of incoming pixels which is used to address into the gamma LUT. The pixel luminance is calculated using the following formula:  
 $luma = (K_r * red) + (K_g * green) + (K_b * blue)$   
 All coefficients have a precision of 0.9. Multiply the desired coefficient by  $2^9$  to get programming value

DWord	Bit	Description	
0	31:29	<b>Reserved</b>	
		Access: <span style="float: right;">RO</span>	
		Format: <span style="float: right;">MBZ</span>	
	28:20	<b>Red Coefficient</b>	
		Access: <span style="float: right;">Double Buffered</span>	
		This field contains the red coefficient (Kr)	
		<b>Value</b>	<b>Name</b> <span style="float: right;"><b>Description</b></span>
		87h	[Default] <span style="float: right;">0.2627</span>
	19	<b>Reserved</b>	
		Access: <span style="float: right;">RO</span>	
Format: <span style="float: right;">MBZ</span>			
18:10	<b>Green Coefficient</b>		
	Access: <span style="float: right;">Double Buffered</span>		
	This field contains the green coefficient (Kg)		

PLANE_POST_CSC_GAMC_LUMA_COEFF_ENH				
		Value	Name	Description
		15bh	[Default]	0.6780
	9	<b>Reserved</b>		
		Access:		RO
		Format:		MBZ
	8:0	<b>Blue Coefficient</b>		
		Access:		Double Buffered
		This field contains the blue coefficient (Kb)		
		Value	Name	Description
		1eh	[Default]	0.0593



## PLANE\_POST\_CSC\_GAMC\_SEG0\_DATA\_ENH

PLANE_POST_CSC_GAMC_SEG0_DATA_ENH	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	70164h-70167h
Name:	Plane Post CSC Gamma Segment0 Data
ShortName:	PLANE_POST_CSC_GAMC_SEG0_DATA_ENH_1_A
Reset:	soft
Address:	70264h-70267h
Name:	Plane Post CSC Gamma Segment0 Data
ShortName:	PLANE_POST_CSC_GAMC_SEG0_DATA_ENH_2_A
Reset:	soft
Address:	70364h-70367h
Name:	Plane Post CSC Gamma Segment0 Data
ShortName:	PLANE_POST_CSC_GAMC_SEG0_DATA_ENH_3_A
Reset:	soft
Address:	71164h-71167h
Name:	Plane Post CSC Gamma Segment0 Data
ShortName:	PLANE_POST_CSC_GAMC_SEG0_DATA_ENH_1_B
Reset:	soft
Address:	71264h-71267h
Name:	Plane Post CSC Gamma Segment0 Data
ShortName:	PLANE_POST_CSC_GAMC_SEG0_DATA_ENH_2_B
Reset:	soft
Address:	71364h-71367h
Name:	Plane Post CSC Gamma Segment0 Data
ShortName:	PLANE_POST_CSC_GAMC_SEG0_DATA_ENH_3_B
Reset:	soft
Address:	72164h-72167h
Name:	Plane Post CSC Gamma Segment0 Data
ShortName:	PLANE_POST_CSC_GAMC_SEG0_DATA_ENH_1_C
Reset:	soft
Address:	72264h-72267h
Name:	Plane Post CSC Gamma Segment0 Data
ShortName:	PLANE_POST_CSC_GAMC_SEG0_DATA_ENH_2_C



## PLANE\_POST\_CSC\_GAMC\_SEG0\_DATA\_ENH

Reset:	soft
Address:	72364h-72367h
Name:	Plane Post CSC Gamma Segment0 Data
ShortName:	PLANE_POST_CSC_GAMC_SEG0_DATA_ENH_3_C
Reset:	soft
Address:	73164h-73167h
Name:	Plane Post CSC Gamma Segment0 Data
ShortName:	PLANE_POST_CSC_GAMC_SEG0_DATA_ENH_1_D
Reset:	soft
Address:	73264h-73267h
Name:	Plane Post CSC Gamma Segment0 Data
ShortName:	PLANE_POST_CSC_GAMC_SEG0_DATA_ENH_2_D
Reset:	soft
Address:	73364h-73367h
Name:	Plane Post CSC Gamma Segment0 Data
ShortName:	PLANE_POST_CSC_GAMC_SEG0_DATA_ENH_3_D
Reset:	soft

PLANE\_POST\_CSC\_GAMC\_SEG0\_INDEX and PLANE\_POST\_CSC\_GAMC\_SEG0\_DATA registers are used to program the segment 0 values of the HDR tone mapping curve. The entries are stored as 24 bits per color in an unsigned 0.24 format with 0 integer and 24 fractional.

DWord	Bit	Description
0	31:24	<b>Reserved</b>
		Access: RO
		Format: MBZ
	23:0	<b>Gamma Value</b>
		Default Value: 000000000000000000000000b
		Access: R/W
	Format: U0.24	



## PLANE\_POST\_CSC\_GAMC\_SEG0\_INDEX\_ENH

PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	70160h-70163h
Name:	Plane Post CSC Gamma Segment0 Index
ShortName:	PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH_1_A
Reset:	soft
Address:	70260h-70263h
Name:	Plane Post CSC Gamma Segment0 Index
ShortName:	PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH_2_A
Reset:	soft
Address:	70360h-70363h
Name:	Plane Post CSC Gamma Segment0 Index
ShortName:	PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH_3_A
Reset:	soft
Address:	71160h-71163h
Name:	Plane Post CSC Gamma Segment0 Index
ShortName:	PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH_1_B
Reset:	soft
Address:	71260h-71263h
Name:	Plane Post CSC Gamma Segment0 Index
ShortName:	PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH_2_B
Reset:	soft
Address:	71360h-71363h
Name:	Plane Post CSC Gamma Segment0 Index
ShortName:	PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH_3_B
Reset:	soft
Address:	72160h-72163h
Name:	Plane Post CSC Gamma Segment0 Index
ShortName:	PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH_1_C
Reset:	soft
Address:	72260h-72263h
Name:	Plane Post CSC Gamma Segment0 Index
ShortName:	PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH_2_C

<b>PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH</b>				
Reset:	soft			
Address:	72360h-72363h			
Name:	Plane Post CSC Gamma Segment0 Index			
ShortName:	PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH_3_C			
Reset:	soft			
Address:	73160h-73163h			
Name:	Plane Post CSC Gamma Segment0 Index			
ShortName:	PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH_1_D			
Reset:	soft			
Address:	73260h-73263h			
Name:	Plane Post CSC Gamma Segment0 Index			
ShortName:	PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH_2_D			
Reset:	soft			
Address:	73360h-73363h			
Name:	Plane Post CSC Gamma Segment0 Index			
ShortName:	PLANE_POST_CSC_GAMC_SEG0_INDEX_ENH_3_D			
Reset:	soft			
DWord	Bit	Description		
0	31:11	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	10	<b>Index Auto Increment</b>		
		Access:	R/W	
		This field enables the index auto increment.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	No Increment	Do not automatically increment the index value.
	1b	Auto Increment <b>[Default]</b>	Increment the index value with each read or write to the data register.	
	9:4	<b>Reserved</b>		
Access:		RO		
Format:		MBZ		
3:0	<b>Index Value</b>			
	Access:	Write/Read Status		
	This index controls access to the segment 0of plane postcolor space conversion gamma values. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the current automatically calculated index value can be read			

## PLANE\_POST\_CSC\_GAMC\_SEG0\_INDEX\_ENH

here, and the index will roll over to 0 after reaching the end of the allowed range. While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value.

Value	Name
[0,8]	

## PLANE\_PRE\_CSC\_GAMC\_DATA

PLANE_PRE_CSC_GAMC_DATA	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	704D4h-704D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_4_A
Reset:	soft
Address:	705D4h-705D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_5_A
Reset:	soft
Address:	714D4h-714D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_4_B
Reset:	soft
Address:	715D4h-715D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_5_B
Reset:	soft
Address:	724D4h-724D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_4_C
Reset:	soft
Address:	725D4h-725D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_5_C
Reset:	soft
Address:	734D4h-734D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_4_D
Reset:	soft
Address:	735D4h-735D7h



## PLANE\_PRE\_CSC\_GAMC\_DATA

Name: Plane Pre CSC Gamma Data  
 ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_5\_D  
 Reset: soft

PLANE\_PRE\_CSC\_GAMC\_INDEX and PLANE\_PRE\_CSC\_GAMC\_DATA registers are used to program the values that determine the characteristics of the gamma correction for the plane pixel data before Color Space Conversion. Additional gamma correction can be done after the Color Space Conversion, if needed.

The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there are extended gamma entry reference points. All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 33 gamma entries to create the result value. The first 32 entries are stored as 16 bits per color in an unsigned 0.16 format with 0 integer and 16 fractional. The 33<sup>rd</sup>, 34<sup>th</sup> and 35<sup>th</sup> entries are stored as 19 bits per color in an unsigned 3.16 format with 3 integer and 16 fractional bits.

For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 33<sup>rd</sup> and 34<sup>th</sup> gamma entries to create the result value.

For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 34<sup>th</sup> and 35<sup>th</sup> gamma entries to create the result value.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Plane Pre-CSC Gamma correction gets enabled or disabled based on the 'Plane Pre CSC Gamma Enable' bit in the 'PLANE\_COLOR\_CTL' register. The same set of values is used for gamma correction of the red, blue and green channels.

### Programming Notes

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 7.0. For inputs of 0 to 1.0, multiply the input value by 32 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 34<sup>th</sup> gamma entry. For inputs greater than 3.0 and less than or equal to 7.0, store the result for an input of 7.0 in the 35<sup>th</sup> gamma entry.

### Restriction

The gamma curve must be flat or increasing, never decreasing. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	18:0	<b>Gamma Value</b>	
		Default Value:	000000000000000000b
		Access:	Double Buffered
	Format:	U3.16	

## PLANE\_PRE\_CSC\_GAMC\_DATA\_ENH

PLANE_PRE_CSC_GAMC_DATA_ENH	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
Address:	701D4h-701D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_1_A
Reset:	soft
Address:	702D4h-702D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_2_A
Reset:	soft
Address:	703D4h-703D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_3_A
Reset:	soft
Address:	711D4h-711D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_1_B
Reset:	soft
Address:	712D4h-712D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_2_B
Reset:	soft
Address:	713D4h-713D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_3_B
Reset:	soft
Address:	721D4h-721D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_1_C
Reset:	soft
Address:	722D4h-722D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_2_C

## PLANE\_PRE\_CSC\_GAMC\_DATA\_ENH

Reset:	soft
Address:	723D4h-723D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_3_C
Reset:	soft
Address:	731D4h-731D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_1_D
Reset:	soft
Address:	732D4h-732D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_2_D
Reset:	soft
Address:	733D4h-733D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_3_D
Reset:	soft

PLANE\_PRE\_CSC\_GAMC\_INDEX and PLANE\_PRE\_CSC\_GAMC\_DATA registers are used to program the values that determine the characteristics of the gamma correction for the plane pixel data before Color Space Conversion. Additional gamma correction can be done after the Color Space Conversion, if needed.

The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there are extended gamma entry reference points. All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 129 gamma entries to create the result value. The first 128 entries are stored as 24 bits per color in an unsigned 0.24 format with 0 integer and 24 fractional. The 129<sup>th</sup>, 130<sup>th</sup> and 131<sup>th</sup> entries are stored as 27 bits per color in an unsigned 3.24 format with 3 integer and 24 fractional bits.

For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 129<sup>th</sup> and 130<sup>th</sup> gamma entries to create the result value.

For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 130<sup>th</sup> and 131<sup>st</sup> gamma entries to create the result value.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Pre-CSC Gamma correction gets enabled or disabled based on the "Plane Pre CSC Gamma Enable" bit in the plane color control register. The same set of values is used for gamma correction of the red, blue and green channels.

See Pipe Gamma for an example gamma curve diagram.



## PLANE\_PRE\_CSC\_GAMC\_DATA\_ENH

### Programming Notes

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 7.0. For inputs of 0 to 1.0, multiply the input value by 128 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 129<sup>th</sup> gamma entry. For inputs greater than 3.0 and less than or equal to 7.0, store the result for an input of 7.0 in the 130<sup>th</sup> gamma entry.

### Restriction

The gamma curve must be flat or increasing, never decreasing. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

DWord	Bit	Description	
0	31:27	<b>Reserved</b>	
		Access:	RO
	Format:	MBZ	
	26:0	<b>Gamma Value</b>	
		Default Value:	000000000000000000000000b
		Access:	Double Buffered
Format:		U3.24	



## PLANE\_PRE\_CSC\_GAMC\_INDEX

PLANE_PRE_CSC_GAMC_INDEX	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	704D0h-704D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_4_A
Reset:	soft
Address:	705D0h-705D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_5_A
Reset:	soft
Address:	714D0h-714D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_4_B
Reset:	soft
Address:	715D0h-715D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_5_B
Reset:	soft
Address:	724D0h-724D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_4_C
Reset:	soft
Address:	725D0h-725D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_5_C
Reset:	soft
Address:	734D0h-734D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_4_D
Reset:	soft
Address:	735D0h-735D3h

PLANE_PRE_CSC_GAMC_INDEX				
Name:	Plane Pre CSC Gamma Index			
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_5_D			
Reset:	soft			
DWord	Bit	Description		
0	31:11	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	10	<b>Index Auto Increment</b>		
		Access:	Double Buffered	
		This field enables the index auto increment.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	No Increment	Do not automatically increment the index value.
	1b	Auto Increment <b>[Default]</b>	Increment the index value with each read or write to the data register.	
	9:6	<b>Reserved</b>		
Access:		RO		
Format:		MBZ		
5:0	<b>Index Value</b>			
	Access:	Write/Read Status		
	<p>This index controls access to the array of plane pre color space conversion gamma values. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set.</p> <p>When automatically incrementing, the index will roll over to 0 after writing or reading the entire allowed range.</p> <p>While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value.</p>			
	<b>Value</b>	<b>Name</b>		
	[0,34]			



## PLANE\_PRE\_CSC\_GAMC\_INDEX\_ENH

PLANE_PRE_CSC_GAMC_INDEX_ENH	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
Address:	701D0h-701D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_1_A
Reset:	soft
Address:	702D0h-702D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_2_A
Reset:	soft
Address:	703D0h-703D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_3_A
Reset:	soft
Address:	711D0h-711D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_1_B
Reset:	soft
Address:	712D0h-712D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_2_B
Reset:	soft
Address:	713D0h-713D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_3_B
Reset:	soft
Address:	721D0h-721D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_1_C
Reset:	soft
Address:	722D0h-722D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_2_C

<b>PLANE_PRE_CSC_GAMC_INDEX_ENH</b>			
Reset:	soft		
Address:	723D0h-723D3h		
Name:	Plane Pre CSC Gamma Index		
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_3_C		
Reset:	soft		
Address:	731D0h-731D3h		
Name:	Plane Pre CSC Gamma Index		
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_1_D		
Reset:	soft		
Address:	732D0h-732D3h		
Name:	Plane Pre CSC Gamma Index		
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_2_D		
Reset:	soft		
Address:	733D0h-733D3h		
Name:	Plane Pre CSC Gamma Index		
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_3_D		
Reset:	soft		
DWord	Bit	Description	
0	31:11	<b>Reserved</b>	
		Access: RO	
		Format: MBZ	
	10	<b>Index Auto Increment</b>	
		Access: Double Buffered	
		This field enables the index auto increment.	
		<b>Value</b>	<b>Name</b>
		<b>Description</b>	
	0b	No Increment	Do not automatically increment the index value.
	1b	Auto Increment <b>[Default]</b>	Increment the index value with each read or write to the data register.
	9:8	<b>Reserved</b>	
		Access: RO	
Format: MBZ			
7:0	<b>Index Value</b>		
	Access: Write/Read Status		
	<p>This index controls access to the array of plane pre color space conversion gamma values. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set.</p> <p>When automatically incrementing, the index will roll over to 0 after writing or reading the entire</p>		

## PLANE\_PRE\_CSC\_GAMC\_INDEX\_ENH

allowed range.

While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value.

Value	Name
[0,130]	

## PLANE\_SIZE

<b>PLANE_SIZE</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	70490h-70493h
Name:	Plane Size
ShortName:	PLANE_SIZE_4_A
Reset:	soft
Address:	70590h-70593h
Name:	Plane Size
ShortName:	PLANE_SIZE_5_A
Reset:	soft
Address:	71490h-71493h
Name:	Plane Size
ShortName:	PLANE_SIZE_4_B
Reset:	soft
Address:	71590h-71593h
Name:	Plane Size
ShortName:	PLANE_SIZE_5_B
Reset:	soft
Address:	72490h-72493h
Name:	Plane Size
ShortName:	PLANE_SIZE_4_C
Reset:	soft
Address:	72590h-72593h
Name:	Plane Size
ShortName:	PLANE_SIZE_5_C
Reset:	soft
Address:	73490h-73493h
Name:	Plane Size
ShortName:	PLANE_SIZE_4_D
Reset:	soft
Address:	73590h-73593h



## PLANE\_SIZE

Name: Plane Size  
ShortName: PLANE\_SIZE\_5\_D  
Reset: soft

Address: 70190h-70193h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_1\_A  
Reset: soft

Address: 70290h-70293h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_2\_A  
Reset: soft

Address: 70390h-70393h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_3\_A  
Reset: soft

Address: 71190h-71193h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_1\_B  
Reset: soft

Address: 71290h-71293h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_2\_B  
Reset: soft

Address: 71390h-71393h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_3\_B  
Reset: soft

Address: 72190h-72193h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_1\_C  
Reset: soft

Address: 72290h-72293h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_2\_C  
Reset: soft

Address: 72390h-72393h



<b>PLANE_SIZE</b>	
Name:	Plane Size
ShortName:	PLANE_SIZE_3_C
Reset:	soft
Address:	73190h-73193h
Name:	Plane Size
ShortName:	PLANE_SIZE_1_D
Reset:	soft
Address:	73290h-73293h
Name:	Plane Size
ShortName:	PLANE_SIZE_2_D
Reset:	soft
Address:	73390h-73393h
Name:	Plane Size
ShortName:	PLANE_SIZE_3_D
Reset:	soft
Address:	70898h-7089Bh
Name:	Selective Fetch Plane Size
ShortName:	SEL_FETCH_PLANE_SIZE_1_A
Reset:	soft
Address:	708B8h-708BBh
Name:	Selective Fetch Plane Size
ShortName:	SEL_FETCH_PLANE_SIZE_2_A
Reset:	soft
Address:	708D8h-708DBh
Name:	Selective Fetch Plane Size
ShortName:	SEL_FETCH_PLANE_SIZE_3_A
Reset:	soft
Address:	708F8h-708FBh
Name:	Selective Fetch Plane Size
ShortName:	SEL_FETCH_PLANE_SIZE_4_A
Reset:	soft
Address:	70928h-7092Bh
Name:	Selective Fetch Plane Size
ShortName:	SEL_FETCH_PLANE_SIZE_5_A
Reset:	soft
Address:	71898h-7189Bh



## PLANE\_SIZE

Name: Selective Fetch Plane Size  
ShortName: SEL\_FETCH\_PLANE\_SIZE\_1\_B  
Reset: soft

Address: 718B8h-718BBh  
Name: Selective Fetch Plane Size  
ShortName: SEL\_FETCH\_PLANE\_SIZE\_2\_B  
Reset: soft

Address: 718D8h-718DBh  
Name: Selective Fetch Plane Size  
ShortName: SEL\_FETCH\_PLANE\_SIZE\_3\_B  
Reset: soft

Address: 718F8h-718FBh  
Name: Selective Fetch Plane Size  
ShortName: SEL\_FETCH\_PLANE\_SIZE\_4\_B  
Reset: soft

Address: 71928h-7192Bh  
Name: Selective Fetch Plane Size  
ShortName: SEL\_FETCH\_PLANE\_SIZE\_5\_B  
Reset: soft

Address: 72898h-7289Bh  
Name: Selective Fetch Plane Size  
ShortName: SEL\_FETCH\_PLANE\_SIZE\_1\_C  
Reset: soft

Address: 728B8h-728BBh  
Name: Selective Fetch Plane Size  
ShortName: SEL\_FETCH\_PLANE\_SIZE\_2\_C  
Reset: soft

Address: 728D8h-728DBh  
Name: Selective Fetch Plane Size  
ShortName: SEL\_FETCH\_PLANE\_SIZE\_3\_C  
Reset: soft

Address: 728F8h-728FBh  
Name: Selective Fetch Plane Size  
ShortName: SEL\_FETCH\_PLANE\_SIZE\_4\_C  
Reset: soft

Address: 72928h-7292Bh

<b>PLANE_SIZE</b>			
Name:	Selective Fetch Plane Size		
ShortName:	SEL_FETCH_PLANE_SIZE_5_C		
Reset:	soft		
Address:	73898h-7389Bh		
Name:	Selective Fetch Plane Size		
ShortName:	SEL_FETCH_PLANE_SIZE_1_D		
Reset:	soft		
Address:	738B8h-738BBh		
Name:	Selective Fetch Plane Size		
ShortName:	SEL_FETCH_PLANE_SIZE_2_D		
Reset:	soft		
Address:	738D8h-738DBh		
Name:	Selective Fetch Plane Size		
ShortName:	SEL_FETCH_PLANE_SIZE_3_D		
Reset:	soft		
Address:	738F8h-738FBh		
Name:	Selective Fetch Plane Size		
ShortName:	SEL_FETCH_PLANE_SIZE_4_D		
Reset:	soft		
Address:	73928h-7392Bh		
Name:	Selective Fetch Plane Size		
ShortName:	SEL_FETCH_PLANE_SIZE_5_D		
Reset:	soft		
<p>This register specifies the plane source size, the size of the image fetched from the frame buffer. When plane scaling is not enabled on this plane, this is the size of the plane when blended with other planes on this pipe. When plane scaling is enabled on this plane, the scaler window size is the size of the plane when blended with other planes on this pipe.</p>			
<b>Restriction</b>			
<p>When plane scaling is not enabled on this plane, the plane must be completely contained within the pipe source area. Pipe source size <math>\geq</math> plane position + plane size.</p>			
<p>For OLED compensation plane size restrictions, refer to PIPE_MISC-&gt;OLED Compensation (bit[12]).</p>			
<p>Height and Width restrictions are specified in the following table. For formats not specified in the table, both odd and even sizes are supported.</p>			
<b>PixelFormat</b>	<b>Rotate</b>	<b>Width</b>	<b>Height</b>
<b>YUV 420 Planar - NV12</b>	All	Even	Even
<b>YUV 420 Planar - P01x</b>	All	Even	Even
<b>YUV 422</b>	All	Even	Even

## PLANE\_SIZE

<b>RGB565</b>	90, 270	Even	Even
---------------	---------	------	------

If Plane Scaling or using the Chroma Up-Sampler (CUS) for this plane, please refer to **PS\_CTRL** or **PLANE\_CUS\_CTL** respectively, for further size restrictions.

DWord	Bit	Description											
0	31:29	<b>Reserved</b>											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
	Format:	MBZ											
28:16	<b>Height</b>												
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td style="width: 60%;">Double Buffered</td> </tr> </table> <p>This specifies the height of the plane in lines. The value in the register is the height minus one.</p> <table border="1" style="width: 100%; border-collapse: collapse; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Restriction</b></td> </tr> </table> <p>The height must be at least one line when non-interlaced, two lines when interlaced. The height is limited to maximum of 4320 lines. Refer to size restrictions within PS_CTRL when plane scaling is enabled.</p>	Access:	Double Buffered	<b>Restriction</b>									
Access:	Double Buffered												
<b>Restriction</b>													
15:13	<b>Reserved</b>												
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ								
Access:	RO												
Format:	MBZ												
12:0	<b>Width</b>												
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td style="width: 60%;">Double Buffered</td> </tr> </table> <p>This specifies the width of the plane in pixels. The value in the register is the width minus one.</p> <table border="1" style="width: 100%; border-collapse: collapse; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Restriction</b></td> </tr> </table> <p>The width must be even (programmed value odd) when YUV 4:2:2 or YUV 4:2:0 source pixel format is used. For YUV4:2:0 (NV12), the UV plane must be greater than or equal to 8 and the Y plane must be greater than or equal to 16.</p> <p>The width must be greater than or equal to 4 for 32bpp, YUV212 and YUV216 formats, greater than or equal to 8 for 16bpp formats, and greater than or equal to 16 for 8bpp formats.</p> <p>The width must be greater than or equal to 2 for 64bpp formats.</p> <p>The width must be greater than or equal to 8 for P010, P012 and P016 formats.</p> <p>The width should be less than or equal to the stride in pixels.</p> <p>For planar YUV 420 formats, refer to chroma upsampler size restrictions in PLANE_CUS_CTL register.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="text-align: left;">Tiling format</th> <th style="text-align: left;">Bytes per pixel</th> <th style="text-align: left;">Max Width supported in pixels</th> </tr> </thead> <tbody> <tr> <td>Linear, X Tiling</td> <td>1,2,4,8</td> <td>5120</td> </tr> <tr> <td>Y Tiling</td> <td>1,2,4,8</td> <td>5120</td> </tr> </tbody> </table>	Access:	Double Buffered	<b>Restriction</b>	Tiling format	Bytes per pixel	Max Width supported in pixels	Linear, X Tiling	1,2,4,8	5120	Y Tiling	1,2,4,8	5120
	Access:	Double Buffered											
	<b>Restriction</b>												
Tiling format	Bytes per pixel	Max Width supported in pixels											
Linear, X Tiling	1,2,4,8	5120											
Y Tiling	1,2,4,8	5120											

## PLANE\_STRIDE

<b>PLANE_STRIDE</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	70488h-7048Bh
Name:	Plane Stride
ShortName:	PLANE_STRIDE_4_A
Reset:	soft
Address:	70588h-7058Bh
Name:	Plane Stride
ShortName:	PLANE_STRIDE_5_A
Reset:	soft
Address:	71488h-7148Bh
Name:	Plane Stride
ShortName:	PLANE_STRIDE_4_B
Reset:	soft
Address:	71588h-7158Bh
Name:	Plane Stride
ShortName:	PLANE_STRIDE_5_B
Reset:	soft
Address:	72488h-7248Bh
Name:	Plane Stride
ShortName:	PLANE_STRIDE_4_C
Reset:	soft
Address:	72588h-7258Bh
Name:	Plane Stride
ShortName:	PLANE_STRIDE_5_C
Reset:	soft
Address:	73488h-7348Bh
Name:	Plane Stride
ShortName:	PLANE_STRIDE_4_D
Reset:	soft
Address:	73588h-7358Bh



## PLANE\_STRIDE

Name: Plane Stride  
ShortName: PLANE\_STRIDE\_5\_D  
Reset: soft

Address: 70188h-7018Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_1\_A  
Reset: soft

Address: 70288h-7028Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_2\_A  
Reset: soft

Address: 70388h-7038Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_3\_A  
Reset: soft

Address: 71188h-7118Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_1\_B  
Reset: soft

Address: 71288h-7128Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_2\_B  
Reset: soft

Address: 71388h-7138Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_3\_B  
Reset: soft

Address: 72188h-7218Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_1\_C  
Reset: soft

Address: 72288h-7228Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_2\_C  
Reset: soft

Address: 72388h-7238Bh

<b>PLANE_STRIDE</b>						
Name:	Plane Stride					
ShortName:	PLANE_STRIDE_3_C					
Reset:	soft					
Address:	73188h-7318Bh					
Name:	Plane Stride					
ShortName:	PLANE_STRIDE_1_D					
Reset:	soft					
Address:	73288h-7328Bh					
Name:	Plane Stride					
ShortName:	PLANE_STRIDE_2_D					
Reset:	soft					
Address:	73388h-7338Bh					
Name:	Plane Stride					
ShortName:	PLANE_STRIDE_3_D					
Reset:	soft					
This register may be updated through MMIO writes or through command streamer initiated synchronous flips.						
DWord	Bit	Description				
0	31:18	<b>Reserved</b>				
		Access: RO				
		Format: MBZ				
	17:12	<b>Reserved</b>				
		Access: RO				
		Format: MBZ				
	11:0	<b>Stride</b>				
		Access: Double Buffered				
		<p>This field specifies the stride for the plane. The field is used to determine the line-to-line increment for the plane.</p> <p>For Linear memory, this field specifies the stride in chunks of 64 bytes (1 cache line). If the programmed value is 100, the actual stride = <math>100 * 64 = 6400</math> bytes.</p> <p>For X-Tiled &amp; Tile 4 memory, this field specifies the stride in number of tiles. For Tile X, if the programmed value is 10, the actual stride = <math>10 * 512</math> (X tile width) = 5120 bytes.</p> <p>For Tile 4, if the programmed value is 10, the actual stride = <math>10 * 128</math> (tile 4 width) = 1280 bytes.</p> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Tile Format</th> <th>Width in bytes</th> </tr> </thead> <tbody> <tr> <td>Tile X</td> <td>512</td> </tr> <tr> <td>Tile 4</td> <td>128</td> </tr> </tbody> </table>	Tile Format	Width in bytes	Tile X	512
Tile Format	Width in bytes					
Tile X	512					
Tile 4	128					

## PLANE\_STRIDE

**Restriction:**

For YUV planar (NV12 or P0xx) plane pixel formats, the stride calculated in bytes should be equal for the Y and UV surfaces.

The stride in bytes must not exceed the size of 128K bytes. For pixel formats of 64bpp, the maximum stride in tiles as listed below, will allow for a 16K pixel surface. For pixel formats less than 64bpp, adjustment of PLANE\_OFFSET will allow for display of portions of a 128K Byte surface. For 8bpp formats, PLANE\_SURF may need an adjustment as well.

Tile Format	Maximum Stride in tiles
Linear	2048
X Tiling	256
Tile 4	1024



## PLANE\_SURF

<b>PLANE_SURF</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferUpdatePoint: Start of left or right eye vertical blank (selectable), pipe not enabled, or plane not enabled	
Address:	7049Ch-7049Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_4_A
Reset:	soft
Address:	7059Ch-7059Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_5_A
Reset:	soft
Address:	7149Ch-7149Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_4_B
Reset:	soft
Address:	7159Ch-7159Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_5_B
Reset:	soft
Address:	7249Ch-7249Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_4_C
Reset:	soft
Address:	7259Ch-7259Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_5_C
Reset:	soft
Address:	7349Ch-7349Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_4_D
Reset:	soft
Address:	7359Ch-7359Fh



<b>PLANE_SURF</b>	
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_5_D
Reset:	soft
Address:	7019Ch-7019Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_1_A
Reset:	soft
Address:	7029Ch-7029Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_2_A
Reset:	soft
Address:	7039Ch-7039Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_3_A
Reset:	soft
Address:	7119Ch-7119Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_1_B
Reset:	soft
Address:	7129Ch-7129Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_2_B
Reset:	soft
Address:	7139Ch-7139Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_3_B
Reset:	soft
Address:	7219Ch-7219Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_1_C
Reset:	soft
Address:	7229Ch-7229Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_2_C
Reset:	soft
Address:	7239Ch-7239Fh

<b>PLANE_SURF</b>		
Name:	Plane Surface Base Address	
ShortName:	PLANE_SURF_3_C	
Reset:	soft	
Address:	7319Ch-7319Fh	
Name:	Plane Surface Base Address	
ShortName:	PLANE_SURF_1_D	
Reset:	soft	
Address:	7329Ch-7329Fh	
Name:	Plane Surface Base Address	
ShortName:	PLANE_SURF_2_D	
Reset:	soft	
Address:	7339Ch-7339Fh	
Name:	Plane Surface Base Address	
ShortName:	PLANE_SURF_3_D	
Reset:	soft	
<p><b>Writes to this register arm primary registers for this pipe.</b> A write to this register is considered a flip and can cause a flip done interrupt if the interrupt registers are configured for that. The values in this register may be updated through MMIO writes or through command streamer-initiated flips. Synchronous updates (synchronous command streamer flips or synchronous MMIO writes) will update the plane surface values at the start of the next vertical blank. Asynchronous updates (asynchronous command streamer flips or asynchronous MMIO writes) will update the plane surface values at the next TLB request or at the start of the next vertical blank. Stereo 3D synchronous updates (stereo 3D command streamer flips or synchronous MMIO writes while stereo 3D is enabled) will update at the start of either the left or right eye vertical blank, selectable by the plane control register stereo surface vblank mask.</p> <p>Double buffering control does not apply to PLANE_SURF updates that occur when the plane is disabled. An interrupt event is generated immediately when the PLANE_SURF is written. If the interrupt is unmasked, the interrupt is logged in the IIR.</p> <p>Asynchronous flip completion time depends greatly on how much data has been prefetched for power savings, and can take up to 1 full frame to complete. For faster flip completion, disable FBC and render compression and allocate a small amount of data buffer for the plane.</p>		
DWord	Bit	Description
0	31:12	<b>Surface Base Address</b>
		Access: Double Buffered
		Format: GraphicsAddress[31:12]
	11	<b>Reserved</b>
		Access: Double Buffered
	10:7	<b>Reserved</b>
Access: RO		
		Format: MBZ

PLANE_SURF								
	6:4	<b>Reserved</b>						
		Access: Double Buffered						
	3	<b>Ring Flip Source</b>						
		Access: Double Buffered						
		This bit indicates if the source of the last ring flip was CS or BCS. This will determine where the flip done response is sent.						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>CS</td> </tr> <tr> <td>1b</td> <td>BCS</td> </tr> </tbody> </table>	Value	Name	0b	CS	1b	BCS
		Value	Name					
	0b	CS						
	1b	BCS						
	2	<b>Reserved</b>						
Access: Double Buffered								
1:0	<b>Reserved</b>							
	Access: RO							
	Format: MBZ							

## PLANE\_SURFLIVE

PLANE_SURFLIVE	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	704ACh-704AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_4_A
Reset:	soft
Address:	704BCh-704BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_4_A
Reset:	soft
Address:	705ACh-705AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_5_A
Reset:	soft
Address:	705BCh-705BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_5_A
Reset:	soft
Address:	714ACh-714AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_4_B
Reset:	soft
Address:	714BCh-714BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_4_B
Reset:	soft
Address:	715ACh-715AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_5_B
Reset:	soft
Address:	715BCh-715BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_5_B
Reset:	soft



## PLANE\_SURFLIVE

Address:	724ACh-724AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_4_C
Reset:	soft
Address:	724BCh-724BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_4_C
Reset:	soft
Address:	725ACh-725AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_5_C
Reset:	soft
Address:	725BCh-725BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_5_C
Reset:	soft
Address:	734ACh-734AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_4_D
Reset:	soft
Address:	734BCh-734BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_4_D
Reset:	soft
Address:	735ACh-735AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_5_D
Reset:	soft
Address:	735BCh-735BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_5_D
Reset:	soft
Address:	701ACh-701AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_1_A
Reset:	soft

<b>PLANE_SURFLIVE</b>	
Address:	701BCh-701BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_1_A
Reset:	soft
Address:	702ACh-702AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_2_A
Reset:	soft
Address:	702BCh-702BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_2_A
Reset:	soft
Address:	703ACh-703AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_3_A
Reset:	soft
Address:	703BCh-703BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_3_A
Reset:	soft
Address:	711ACh-711AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_1_B
Reset:	soft
Address:	711BCh-711BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_1_B
Reset:	soft
Address:	712ACh-712AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_2_B
Reset:	soft
Address:	712BCh-712BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_2_B
Reset:	soft



## PLANE\_SURFLIVE

Address:	713ACh-713AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_3_B
Reset:	soft
Address:	713BCh-713BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_3_B
Reset:	soft
Address:	721ACh-721AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_1_C
Reset:	soft
Address:	721BCh-721BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_1_C
Reset:	soft
Address:	722ACh-722AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_2_C
Reset:	soft
Address:	722BCh-722BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_2_C
Reset:	soft
Address:	723ACh-723AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_3_C
Reset:	soft
Address:	723BCh-723BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_3_C
Reset:	soft
Address:	731ACh-731AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_1_D
Reset:	soft



<b>PLANE_SURFLIVE</b>					
Address:	731BCh-731BFh				
Name:	Plane Live Left Surface Base Address				
ShortName:	PLANE_LEFT_SURFLIVE_1_D				
Reset:	soft				
Address:	732ACh-732AFh				
Name:	Plane Live Surface Base Address				
ShortName:	PLANE_SURFLIVE_2_D				
Reset:	soft				
Address:	732BCh-732BFh				
Name:	Plane Live Left Surface Base Address				
ShortName:	PLANE_LEFT_SURFLIVE_2_D				
Reset:	soft				
Address:	733ACh-733AFh				
Name:	Plane Live Surface Base Address				
ShortName:	PLANE_SURFLIVE_3_D				
Reset:	soft				
Address:	733BCh-733BFh				
Name:	Plane Live Left Surface Base Address				
ShortName:	PLANE_LEFT_SURFLIVE_3_D				
Reset:	soft				
There is one instance of this register for each plane.					
DWord	Bit	Description			
0	31:12	<b>Live Surface Base Address</b>			
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td colspan="2">This gives the live value of the surface base address as being currently used for the plane.</td> </tr> </table>	Access:	RO	This gives the live value of the surface base address as being currently used for the plane.
	Access:	RO			
	This gives the live value of the surface base address as being currently used for the plane.				
11	<b>Reserved</b>				
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
10:9	<b>Reserved</b>				
8:0	<b>Reserved</b>				
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				



## PLANE\_VFID

PLANE_VFID	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	70570h-70573h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_4_A
Reset:	soft
Address:	70670h-70673h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_5_A
Reset:	soft
Address:	71570h-71573h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_4_B
Reset:	soft
Address:	71670h-71673h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_5_B
Reset:	soft
Address:	72570h-72573h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_4_C
Reset:	soft
Address:	72670h-72673h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_5_C
Reset:	soft
Address:	73570h-73573h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_4_D
Reset:	soft
Address:	73670h-73673h

<b>PLANE_VFID</b>	
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_5_D
Reset:	soft
Address:	70270h-70273h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_1_A
Reset:	soft
Address:	70370h-70373h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_2_A
Reset:	soft
Address:	70470h-70473h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_3_A
Reset:	soft
Address:	71270h-71273h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_1_B
Reset:	soft
Address:	71370h-71373h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_2_B
Reset:	soft
Address:	71470h-71473h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_3_B
Reset:	soft
Address:	72270h-72273h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_1_C
Reset:	soft
Address:	72370h-72373h
Name:	Plane Virtual Function
ShortName:	PLANE_VFID_2_C
Reset:	soft
Address:	72470h-72473h



## PLANE\_VFID

Name: Plane Virtual Function  
 ShortName: PLANE\_VFID\_3\_C  
 Reset: soft

Address: 73270h-73273h  
 Name: Plane Virtual Function  
 ShortName: PLANE\_VFID\_1\_D  
 Reset: soft

Address: 73370h-73373h  
 Name: Plane Virtual Function  
 ShortName: PLANE\_VFID\_2\_D  
 Reset: soft

Address: 73470h-73473h  
 Name: Plane Virtual Function  
 ShortName: PLANE\_VFID\_3\_D  
 Reset: soft

This register is programmed with the Virtual Function ID or PASID assigned to this plane.

DWord	Bit	Description
0	31:20	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	19:0	<b>VFID</b>
Access: Double Buffered		
The Virtual Function ID or PASID assigned to this plane.		
<b>Restriction</b>		
		This value must be set to 0 if LMTT is not enabled.

## PLANE\_WM

<b>PLANE_WM</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF/CUR_BASE or plane/cursor not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank, plane not enabled, or pipe not enabled
Address:	70140h-70143h
Name:	Cursor Watermarks
ShortName:	CUR_WM_0_A
Reset:	soft
Address:	70144h-70147h
Name:	Cursor Watermarks
ShortName:	CUR_WM_1_A
Reset:	soft
Address:	70148h-7014Bh
Name:	Cursor Watermarks
ShortName:	CUR_WM_2_A
Reset:	soft
Address:	7014Ch-7014Fh
Name:	Cursor Watermarks
ShortName:	CUR_WM_3_A
Reset:	soft
Address:	70150h-70153h
Name:	Cursor Watermarks
ShortName:	CUR_WM_4_A
Reset:	soft
Address:	70154h-70157h
Name:	Cursor Watermarks
ShortName:	CUR_WM_5_A
Reset:	soft
Address:	70158h-7015Bh
Name:	Cursor Watermarks
ShortName:	CUR_WM_6_A
Reset:	soft
Address:	7015Ch-7015Fh



## PLANE\_WM

Name: Cursor Watermarks  
ShortName: CUR\_WM\_7\_A  
Reset: soft

Address: 70168h-7016Bh  
Name: Cursor Transition Watermark  
ShortName: CUR\_WM\_TRANS\_A  
Reset: soft

Address: 71140h-71143h  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_0\_B  
Reset: soft

Address: 71144h-71147h  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_1\_B  
Reset: soft

Address: 71148h-7114Bh  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_2\_B  
Reset: soft

Address: 7114Ch-7114Fh  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_3\_B  
Reset: soft

Address: 71150h-71153h  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_4\_B  
Reset: soft

Address: 71154h-71157h  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_5\_B  
Reset: soft

Address: 71158h-7115Bh  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_6\_B  
Reset: soft

Address: 7115Ch-7115Fh

<b>PLANE_WM</b>	
Name:	Cursor Watermarks
ShortName:	CUR_WM_7_B
Reset:	soft
Address:	71168h-7116Bh
Name:	Cursor Transition Watermark
ShortName:	CUR_WM_TRANS_B
Reset:	soft
Address:	72140h-72143h
Name:	Cursor Watermarks
ShortName:	CUR_WM_0_C
Reset:	soft
Address:	72144h-72147h
Name:	Cursor Watermarks
ShortName:	CUR_WM_1_C
Reset:	soft
Address:	72148h-7214Bh
Name:	Cursor Watermarks
ShortName:	CUR_WM_2_C
Reset:	soft
Address:	7214Ch-7214Fh
Name:	Cursor Watermarks
ShortName:	CUR_WM_3_C
Reset:	soft
Address:	72150h-72153h
Name:	Cursor Watermarks
ShortName:	CUR_WM_4_C
Reset:	soft
Address:	72154h-72157h
Name:	Cursor Watermarks
ShortName:	CUR_WM_5_C
Reset:	soft
Address:	72158h-7215Bh
Name:	Cursor Watermarks
ShortName:	CUR_WM_6_C
Reset:	soft
Address:	7215Ch-7215Fh



## PLANE\_WM

Name: Cursor Watermarks  
ShortName: CUR\_WM\_7\_C  
Reset: soft

Address: 72168h-7216Bh  
Name: Cursor Transition Watermark  
ShortName: CUR\_WM\_TRANS\_C  
Reset: soft

Address: 73140h-73143h  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_0\_D  
Reset: soft

Address: 73144h-73147h  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_1\_D  
Reset: soft

Address: 73148h-7314Bh  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_2\_D  
Reset: soft

Address: 7314Ch-7314Fh  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_3\_D  
Reset: soft

Address: 73150h-73153h  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_4\_D  
Reset: soft

Address: 73154h-73157h  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_5\_D  
Reset: soft

Address: 73158h-7315Bh  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_6\_D  
Reset: soft

Address: 7315Ch-7315Fh



<b>PLANE_WM</b>	
Name:	Cursor Watermarks
ShortName:	CUR_WM_7_D
Reset:	soft
Address:	73168h-7316Bh
Name:	Cursor Transition Watermark
ShortName:	CUR_WM_TRANS_D
Reset:	soft
Address:	70540h-70543h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_4_A
Reset:	soft
Address:	70544h-70547h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_4_A
Reset:	soft
Address:	70548h-7054Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_4_A
Reset:	soft
Address:	7054Ch-7054Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_4_A
Reset:	soft
Address:	70550h-70553h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_4_A
Reset:	soft
Address:	70554h-70557h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_4_A
Reset:	soft
Address:	70558h-7055Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_4_A
Reset:	soft
Address:	7055Ch-7055Fh



## PLANE\_WM

Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_4\_A  
Reset: soft

Address: 70568h-7056Bh  
Name: Plane Transition Watermark  
ShortName: PLANE\_WM\_TRANS\_4\_A  
Reset: soft

Address: 70640h-70643h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_5\_A  
Reset: soft

Address: 70644h-70647h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_5\_A  
Reset: soft

Address: 70648h-7064Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_5\_A  
Reset: soft

Address: 7064Ch-7064Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_5\_A  
Reset: soft

Address: 70650h-70653h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_5\_A  
Reset: soft

Address: 70654h-70657h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_5\_A  
Reset: soft

Address: 70658h-7065Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_5\_A  
Reset: soft

Address: 7065Ch-7065Fh

<b>PLANE_WM</b>	
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_5_A
Reset:	soft
Address:	70668h-7066Bh
Name:	Plane Transition Watermark
ShortName:	PLANE_WM_TRANS_5_A
Reset:	soft
Address:	71540h-71543h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_4_B
Reset:	soft
Address:	71544h-71547h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_4_B
Reset:	soft
Address:	71548h-7154Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_4_B
Reset:	soft
Address:	7154Ch-7154Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_4_B
Reset:	soft
Address:	71550h-71553h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_4_B
Reset:	soft
Address:	71554h-71557h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_4_B
Reset:	soft
Address:	71558h-7155Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_4_B
Reset:	soft
Address:	7155Ch-7155Fh



## PLANE\_WM

Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_4\_B  
Reset: soft

Address: 71568h-7156Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_4\_B  
Reset: soft

Address: 71640h-71643h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_5\_B  
Reset: soft

Address: 71644h-71647h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_5\_B  
Reset: soft

Address: 71648h-7164Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_5\_B  
Reset: soft

Address: 7164Ch-7164Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_5\_B  
Reset: soft

Address: 71650h-71653h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_5\_B  
Reset: soft

Address: 71654h-71657h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_5\_B  
Reset: soft

Address: 71658h-7165Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_5\_B  
Reset: soft

Address: 7165Ch-7165Fh

<b>PLANE_WM</b>	
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_5_B
Reset:	soft
Address:	71668h-7166Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_5_B
Reset:	soft
Address:	72540h-72543h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_4_C
Reset:	soft
Address:	72544h-72547h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_4_C
Reset:	soft
Address:	72548h-7254Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_4_C
Reset:	soft
Address:	7254Ch-7254Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_4_C
Reset:	soft
Address:	72550h-72553h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_4_C
Reset:	soft
Address:	72554h-72557h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_4_C
Reset:	soft
Address:	72558h-7255Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_4_C
Reset:	soft
Address:	7255Ch-7255Fh



PLANE_WM	
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_4_C
Reset:	soft
Address:	72568h-7256Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_4_C
Reset:	soft
Address:	72640h-72643h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_5_C
Reset:	soft
Address:	72644h-72647h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_5_C
Reset:	soft
Address:	72648h-7264Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_5_C
Reset:	soft
Address:	7264Ch-7264Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_5_C
Reset:	soft
Address:	72650h-72653h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_5_C
Reset:	soft
Address:	72654h-72657h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_5_C
Reset:	soft
Address:	72658h-7265Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_5_C
Reset:	soft
Address:	7265Ch-7265Fh

<b>PLANE_WM</b>	
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_5_C
Reset:	soft
Address:	72668h-7266Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_5_C
Reset:	soft
Address:	73540h-73543h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_4_D
Reset:	soft
Address:	73544h-73547h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_4_D
Reset:	soft
Address:	73548h-7354Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_4_D
Reset:	soft
Address:	7354Ch-7354Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_4_D
Reset:	soft
Address:	73550h-73553h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_4_D
Reset:	soft
Address:	73554h-73557h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_4_D
Reset:	soft
Address:	73558h-7355Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_4_D
Reset:	soft
Address:	7355Ch-7355Fh



## PLANE\_WM

Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_4\_D  
Reset: soft

Address: 73568h-7356Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_4\_D  
Reset: soft

Address: 73640h-73643h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_5\_D  
Reset: soft

Address: 73644h-73647h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_5\_D  
Reset: soft

Address: 73648h-7364Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_5\_D  
Reset: soft

Address: 7364Ch-7364Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_5\_D  
Reset: soft

Address: 73650h-73653h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_5\_D  
Reset: soft

Address: 73654h-73657h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_5\_D  
Reset: soft

Address: 73658h-7365Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_5\_D  
Reset: soft

Address: 7365Ch-7365Fh



<b>PLANE_WM</b>	
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_5_D
Reset:	soft
Address:	73668h-7366Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_5_D
Reset:	soft
Address:	70240h-70243h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_1_A
Reset:	soft
Address:	70244h-70247h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_1_A
Reset:	soft
Address:	70248h-7024Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_1_A
Reset:	soft
Address:	7024Ch-7024Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_1_A
Reset:	soft
Address:	70250h-70253h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_1_A
Reset:	soft
Address:	70254h-70257h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_1_A
Reset:	soft
Address:	70258h-7025Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_1_A
Reset:	soft
Address:	7025Ch-7025Fh



## PLANE\_WM

Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_1\_A  
Reset: soft

Address: 70268h-7026Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_1\_A  
Reset: soft

Address: 70340h-70343h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_2\_A  
Reset: soft

Address: 70344h-70347h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_2\_A  
Reset: soft

Address: 70348h-7034Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_2\_A  
Reset: soft

Address: 7034Ch-7034Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_2\_A  
Reset: soft

Address: 70350h-70353h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_2\_A  
Reset: soft

Address: 70354h-70357h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_2\_A  
Reset: soft

Address: 70358h-7035Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_2\_A  
Reset: soft

Address: 7035Ch-7035Fh

<b>PLANE_WM</b>	
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_2_A
Reset:	soft
Address:	70368h-7036Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_2_A
Reset:	soft
Address:	70440h-70443h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_3_A
Reset:	soft
Address:	70444h-70447h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_3_A
Reset:	soft
Address:	70448h-7044Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_3_A
Reset:	soft
Address:	7044Ch-7044Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_3_A
Reset:	soft
Address:	70450h-70453h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_3_A
Reset:	soft
Address:	70454h-70457h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_3_A
Reset:	soft
Address:	70458h-7045Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_3_A
Reset:	soft
Address:	7045Ch-7045Fh



## PLANE\_WM

Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_3\_A  
Reset: soft

Address: 70468h-7046Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_3\_A  
Reset: soft

Address: 71240h-71243h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_1\_B  
Reset: soft

Address: 71244h-71247h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_1\_B  
Reset: soft

Address: 71248h-7124Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_1\_B  
Reset: soft

Address: 7124Ch-7124Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_1\_B  
Reset: soft

Address: 71250h-71253h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_1\_B  
Reset: soft

Address: 71254h-71257h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_1\_B  
Reset: soft

Address: 71258h-7125Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_1\_B  
Reset: soft

Address: 7125Ch-7125Fh

<b>PLANE_WM</b>	
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_1_B
Reset:	soft
Address:	71268h-7126Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_1_B
Reset:	soft
Address:	71340h-71343h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_2_B
Reset:	soft
Address:	71344h-71347h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_2_B
Reset:	soft
Address:	71348h-7134Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_2_B
Reset:	soft
Address:	7134Ch-7134Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_2_B
Reset:	soft
Address:	71350h-71353h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_2_B
Reset:	soft
Address:	71354h-71357h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_2_B
Reset:	soft
Address:	71358h-7135Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_2_B
Reset:	soft
Address:	7135Ch-7135Fh



## PLANE\_WM

Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_2\_B  
Reset: soft

Address: 71368h-7136Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_2\_B  
Reset: soft

Address: 71440h-71443h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_3\_B  
Reset: soft

Address: 71444h-71447h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_3\_B  
Reset: soft

Address: 71448h-7144Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_3\_B  
Reset: soft

Address: 7144Ch-7144Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_3\_B  
Reset: soft

Address: 71450h-71453h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_3\_B  
Reset: soft

Address: 71454h-71457h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_3\_B  
Reset: soft

Address: 71458h-7145Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_3\_B  
Reset: soft

Address: 7145Ch-7145Fh

<b>PLANE_WM</b>	
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_3_B
Reset:	soft
Address:	71468h-7146Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_3_B
Reset:	soft
Address:	72240h-72243h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_1_C
Reset:	soft
Address:	72244h-72247h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_1_C
Reset:	soft
Address:	72248h-7224Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_1_C
Reset:	soft
Address:	7224Ch-7224Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_1_C
Reset:	soft
Address:	72250h-72253h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_1_C
Reset:	soft
Address:	72254h-72257h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_1_C
Reset:	soft
Address:	72258h-7225Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_1_C
Reset:	soft
Address:	7225Ch-7225Fh



PLANE_WM	
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_1_C
Reset:	soft
Address:	72268h-7226Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_1_C
Reset:	soft
Address:	72340h-72343h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_2_C
Reset:	soft
Address:	72344h-72347h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_2_C
Reset:	soft
Address:	72348h-7234Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_2_C
Reset:	soft
Address:	7234Ch-7234Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_2_C
Reset:	soft
Address:	72350h-72353h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_2_C
Reset:	soft
Address:	72354h-72357h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_2_C
Reset:	soft
Address:	72358h-7235Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_2_C
Reset:	soft
Address:	7235Ch-7235Fh



<b>PLANE_WM</b>	
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_2_C
Reset:	soft
Address:	72368h-7236Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_2_C
Reset:	soft
Address:	72440h-72443h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_3_C
Reset:	soft
Address:	72444h-72447h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_3_C
Reset:	soft
Address:	72448h-7244Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_3_C
Reset:	soft
Address:	7244Ch-7244Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_3_C
Reset:	soft
Address:	72450h-72453h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_3_C
Reset:	soft
Address:	72454h-72457h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_3_C
Reset:	soft
Address:	72458h-7245Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_3_C
Reset:	soft
Address:	7245Ch-7245Fh



## PLANE\_WM

Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_3\_C  
Reset: soft

Address: 72468h-7246Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_3\_C  
Reset: soft

Address: 73240h-73243h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_1\_D  
Reset: soft

Address: 73244h-73247h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_1\_D  
Reset: soft

Address: 73248h-7324Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_1\_D  
Reset: soft

Address: 7324Ch-7324Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_1\_D  
Reset: soft

Address: 73250h-73253h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_1\_D  
Reset: soft

Address: 73254h-73257h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_1\_D  
Reset: soft

Address: 73258h-7325Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_1\_D  
Reset: soft

Address: 7325Ch-7325Fh

<b>PLANE_WM</b>	
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_1_D
Reset:	soft
Address:	73268h-7326Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_1_D
Reset:	soft
Address:	73340h-73343h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_2_D
Reset:	soft
Address:	73344h-73347h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_2_D
Reset:	soft
Address:	73348h-7334Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_2_D
Reset:	soft
Address:	7334Ch-7334Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_2_D
Reset:	soft
Address:	73350h-73353h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_2_D
Reset:	soft
Address:	73354h-73357h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_2_D
Reset:	soft
Address:	73358h-7335Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_2_D
Reset:	soft
Address:	7335Ch-7335Fh



## PLANE\_WM

Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_2\_D  
Reset: soft

Address: 73368h-7336Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_2\_D  
Reset: soft

Address: 73440h-73443h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_3\_D  
Reset: soft

Address: 73444h-73447h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_3\_D  
Reset: soft

Address: 73448h-7344Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_3\_D  
Reset: soft

Address: 7344Ch-7344Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_3\_D  
Reset: soft

Address: 73450h-73453h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_3\_D  
Reset: soft

Address: 73454h-73457h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_3\_D  
Reset: soft

Address: 73458h-7345Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_3\_D  
Reset: soft

Address: 7345Ch-7345Fh

<b>PLANE_WM</b>			
Name:	Plane Watermarks		
ShortName:	PLANE_WM_7_3_D		
Reset:	soft		
Address:	73468h-7346Bh		
Name:	Plane Transition Watermarks		
ShortName:	PLANE_WM_TRANS_3_D		
Reset:	soft		
Programming Notes			
There are eight regular watermarks and a transition watermark per plane/cursor. For YUV planar source formats, only the Y surface watermark value should be programmed. Watermark programming instructions are documented separately.			
Restriction			
For minimum watermark requirements refer to Display Watermark Programming section.			
DWord	Bit	Description	
0	31	<b>Enable</b>	
		Access: Double Buffered	
		This field enables this watermark. All the watermarks at this level for all enabled planes must be enabled before the level will be used.	
		Value	Name
		1b	Enable
	0b	Disable	
	30	<b>Reserved</b>	
		Access: Double Buffered	
	29:27	<b>Reserved</b>	
		Access: RO Format: MBZ	
26:22	<b>Reserved</b>		
	Access: RO Format: MBZ		
21:14	<b>Lines</b>		
	Default Value: 01h		
	Access: Double Buffered		
This field contains the watermark value in lines. Hardware ignores the lines for the transition watermark.			

<b>PLANE_WM</b>			
	13:12	<b>Reserved</b>	
		Access:	RO
	Format:	MBZ	
	11	<b>Reserved</b>	
		Access:	RO
	Format:	MBZ	
	10:0	<b>Blocks</b>	
		Default Value:	007h
		Access:	Double Buffered
This field contains the watermark value in blocks of 8 cachelines.			

## POISON\_DATA\_HANDLING\_ENABLE

POISON_DATA_HANDLING_ENABLE - POISON_DATA_HANDLING_ENABLE			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	100120h		
This register holds the enable for Poison data detection and reporting for Gunit.			
DWord	Bit	Description	
0	31:2	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	1	<b>VIRAL POISON ENABLE</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Controls whether HW will virally poison data sent towards host system if that data may have been corrupted. This could occur if the device previously received poisoned data from the Host, or encountered uncorrectable data from internal data structures or locally attached memory. Host reads to PCI Configuration registers or internal MMIO registers are not affected by the Viral Poison Condition	
		<b>Value</b>	<b>Name</b>
		0b	[Default]
	1b		
0	<b>LOCAL MEMORY POISON ENABLE</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
	Enables the detection and reporting of poisoned data on the Local Memory interface, beyond what is required by the PCIe Spec. This bit has no effect on Poison Handling that is required by the PCIe Spec.		
	<b>Value</b>	<b>Name</b>	
	0b	[Default]	
1b			



## POISON\_DATA\_STATUS

POISON_DATA_STATUS - POISON_DATA_STATUS			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	100124h		
This register holds the sticky bit which when set will indicate a Poisoned data has been received on IOSF-Primary.			
DWord	Bit	Description	
0	31:2	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	1	<b>VIRAL POISON CONDITION</b>	
		Access:	R/W One Clear
		_Custom_GTIReset:	DEV
		Logs status of the Viral Poison Condition: 0 : HW is not virally poisoning data sent to the Host system 1 : HW is virally poisoning data sent to the Host system Cleared by FLR.	
		<b>Value</b>	<b>Name</b>
		0b	[Default]
	1b		
	0	<b>ERROR STATUS</b>	
		Access:	R/W One Clear
_Custom_GTIReset:		DEV	
Set to 1 when Poisoned data has been received from IOSF-Primary. This sticky bit must survive secondary bus reset/FLR.			
<b>Value</b>		<b>Name</b>	
0b		[Default]	
1b			



## PORT\_CL\_DW5

PORT_CL_DW5			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	162014h-162017h		
Name:	PORT_CL_DW5		
ShortName:	PORT_CL_DW5_A		
Reset:	global		
Address:	6C014h-6C017h		
Name:	PORT_CL_DW5		
ShortName:	PORT_CL_DW5_B		
Reset:	global		
Address:	160014h-160017h		
Name:	PORT_CL_DW5		
ShortName:	PORT_CL_DW5_C		
Reset:	global		
DWord	Bit	Description	
0	31:24	<b>Force</b>	
		Default Value:	00010010b
		Access:	R/W
	23	<b>Reserved</b>	
		Access:	RO
	22	<b>Fusevalid Reset</b>	
		Access:	R/W
	21	<b>Fusevalid Override</b>	
		Access:	R/W
	20	<b>Fuse Repull</b>	
		Access:	R/W
	19:16	<b>CRI Clock Count Max</b>	
Default Value:		0100b	
Access:		R/W	
15	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

## PORT\_CL\_DW5

14:13	<b>IOSF PD Count</b>		R/W
12	<b>Reserved</b>	Access:	RO
		Format:	MBZ
11:9	<b>IOSF ClkDiv Sel</b>	Default Value:	010b
		Access:	R/W
8	<b>DL Broadcast Enable</b>	Access:	R/W
		This field causes all Tx's to get programmed when writing to a group access offset for a single Tx.	
7	<b>Reserved</b>	Access:	RO
		Format:	MBZ
6	<b>Enable Port Staggering</b>	Default Value:	1b
		Access:	R/W
5	<b>PG Staggering Control Disable</b>	Default Value:	1b
		Access:	R/W
4	<b>CL Power Down Enable</b>	Access:	R/W
		<b>Value</b>	<b>Name</b>
		0b	Disable
		1b	Enable
3	<b>CRI Clock Select</b>	Default Value:	1b
		Access:	R/W
2	<b>Phy Power Ack Override</b>	Access:	R/W
1:0	<b>SUS Clock Config</b>	Access:	R/W

## PORT\_CL\_DW10

PORT_CL_DW10			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	162028h-16202Bh		
Name:	PORT_CL_DW10		
ShortName:	PORT_CL_DW10_A		
Reset:	global		
Address:	6C028h-6C02Bh		
Name:	PORT_CL_DW10		
ShortName:	PORT_CL_DW10_B		
Reset:	global		
Address:	160028h-16002Bh		
Name:	PORT_CL_DW10		
ShortName:	PORT_CL_DW10_C		
Reset:	global		
DWord	Bit	Description	
0	31:27	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	26:25	<b>PG Seq Delay Override</b>	
		Access:	R/W
	24	<b>PG Seq Delay Override Enable</b>	
		Access:	R/W
		PG Sequential Delay Override Enable	
		<b>Value</b>	<b>Name</b>
		0b	Disable
	1b	Enable	
	23	<b>ohvpg_ctrl_mipia</b>	
Access:		R/W	
MIPI A HVPG Control			
22	<b>spare 22</b>		
	Access:	R/W	
Spare 22			

## PORT\_CL\_DW10

21:16	<b>ospare_cri_ret</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>000011b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	000011b	Access:	R/W																										
Default Value:	000011b																															
Access:	R/W																															
ospare_cri_ret[6:0]																																
15:12	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																										
Access:	RO																															
Format:	MBZ																															
11	<b>Spare 11</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W																												
Access:	R/W																															
Spare 11																																
10	<b>Spare 10</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W																												
Access:	R/W																															
Spare 10																																
9	<b>Spare 9</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W																												
Access:	R/W																															
Spare 9																																
8	<b>Spare 8</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W																												
Access:	R/W																															
Spare 8																																
7:4	<b>Static Power Down</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table> <p>This field powers down individual lanes for the DDI that is accessed through this instance of the register. To save power, unused lanes should be powered down after link training is complete.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 45%;">Name</th> <th style="width: 40%;">Description</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>Power up all lanes</td> <td>Enable x4</td> </tr> <tr> <td>1100b</td> <td>Power down lanes 3,2</td> <td>Enable x2</td> </tr> <tr> <td>1110b</td> <td>Power down lanes 3,2,1</td> <td>Enable x1</td> </tr> <tr> <td>0011b</td> <td>Power down lanes 1,0</td> <td>Enable x2 Reversed</td> </tr> <tr> <td>0111b</td> <td>Power down lanes 2,1,0</td> <td>Enable x1 Reversed</td> </tr> <tr> <td>1011b</td> <td>Power down lanes 3,1,0</td> <td>Enable DSI x1</td> </tr> <tr> <td>1010b</td> <td>Power down lanes 3,1</td> <td>Enable DSI x2</td> </tr> <tr> <td>1000b</td> <td>Power down lane 3</td> <td>Enable DSI x3</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0000b	Power up all lanes	Enable x4	1100b	Power down lanes 3,2	Enable x2	1110b	Power down lanes 3,2,1	Enable x1	0011b	Power down lanes 1,0	Enable x2 Reversed	0111b	Power down lanes 2,1,0	Enable x1 Reversed	1011b	Power down lanes 3,1,0	Enable DSI x1	1010b	Power down lanes 3,1	Enable DSI x2	1000b	Power down lane 3	Enable DSI x3	
Access:	R/W																															
Value	Name	Description																														
0000b	Power up all lanes	Enable x4																														
1100b	Power down lanes 3,2	Enable x2																														
1110b	Power down lanes 3,2,1	Enable x1																														
0011b	Power down lanes 1,0	Enable x2 Reversed																														
0111b	Power down lanes 2,1,0	Enable x1 Reversed																														
1011b	Power down lanes 3,1,0	Enable DSI x1																														
1010b	Power down lanes 3,1	Enable DSI x2																														
1000b	Power down lane 3	Enable DSI x3																														

<b>PORT_CL_DW10</b>								
3	<b>o_edp4k2k_mode_ovrd_en</b> Access: <span style="float: right;">R/W</span> eDP power optimized setting							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1b</td> <td>Enable <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">0b</td> <td>Disable</td> </tr> </tbody> </table>	Value	Name	1b	Enable <b>[Default]</b>	0b	Disable	
	Value	Name						
	1b	Enable <b>[Default]</b>						
	0b	Disable						
	2	<b>o_edp4k2k_mode_ovrd_val</b> Access: <span style="float: right;">R/W</span> eDP power optimized setting. Valid only when corresponding enable bit (o_edp4k2k_mode_ovrd_en) is set and specific voltage swing programming is used.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1b</td> <td>Optimized</td> </tr> <tr> <td style="text-align: center;">0b</td> <td>Non-optimized</td> </tr> </tbody> </table>	Value	Name	1b	Optimized	0b	Non-optimized
		Value	Name					
		1b	Optimized					
	0b	Non-optimized						
	1	<b>o_rterm100en_h_ovrd_en</b> Access: <span style="float: right;">R/W</span> rterm override enable						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1b</td> <td><b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">0b</td> <td></td> </tr> </tbody> </table>	Value	Name	1b	<b>[Default]</b>	0b	
Value		Name						
1b	<b>[Default]</b>							
0b								
0	<b>o_rterm100en_h_ovrd_val</b> Access: <span style="float: right;">R/W</span> rterm override val valid only when corresponding enable bit (o_rterm100en_h_ovrd_en) is set.							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>150 Ohms</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>100 Ohms</td> </tr> </tbody> </table>	Value	Name	0b	150 Ohms	1b	100 Ohms	
	Value	Name						
	0b	150 Ohms						
1b	100 Ohms							



## PORT\_CL\_DW12

PORT_CL_DW12			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	162030h-162033h		
Name:	PORT_CL_DW12		
ShortName:	PORT_CL_DW12_A		
Reset:	global		
Address:	6C030h-6C033h		
Name:	PORT_CL_DW12		
ShortName:	PORT_CL_DW12_B		
Reset:	global		
Address:	160030h-160033h		
Name:	PORT_CL_DW12		
ShortName:	PORT_CL_DW12_C		
Reset:	global		
DWord	Bit	Description	
0	31:30	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	29	<b>MIPI Lane Enable</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		0b	Disable
		1b	Enable
	28	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	27	<b>MIPI Mode Override Enable</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		0b	
		1b	

PORT_CL_DW12								
	26	<b>MIPI Mode Override</b> Access: R/W <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> <tr> <td>1b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b		1b	
	Value	Name						
	0b							
	1b							
	25:18	<b>Reserved</b> Access: RO Format: MBZ						
	17:16	<b>Reserved</b> Access: RO Format: MBZ						
	15:12	<b>Reserved</b> Access: RO Format: MBZ						
	11	<b>Pwr Req Override AUX</b> Access: R/W <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> <tr> <td>1b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b		1b	
	Value	Name						
	0b							
	1b							
	10	<b>Pwr Req Override Enable AUX</b> Access: R/W <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
Value	Name							
0b	Disable							
1b	Enable							
9:7	<b>Reserved</b> Access: RO Format: MBZ							
6	<b>Phy Status AUX</b> Access: RO							
5	<b>Reserved</b> Access: RO Format: MBZ							
4	<b>Power Ack AUX</b> Access: RO							



PORT_CL_DW12								
	3:1	<b>Reserved</b>						
		Access: RO						
		Format: MBZ						
	0	<b>Lane Enable AUX</b>						
		Access: R/W						
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Disable</td></tr><tr><td>1b</td><td>Enable</td></tr></tbody></table>	Value	Name	0b	Disable	1b	Enable
		Value	Name					
0b	Disable							
1b	Enable							



## PORT\_CL\_DW15

PORT_CL_DW15								
Register Space:	MMIO: 0/2/0							
Access:	RO							
Size (in bits):	32							
Address:	16203Ch-16203Fh							
Name:	PORT_CL_DW15							
ShortName:	PORT_CL_DW15_A							
Reset:	global							
Address:	6C03Ch-6C03Fh							
Name:	PORT_CL_DW15							
ShortName:	PORT_CL_DW15_B							
Reset:	global							
Address:	16003Ch-16003Fh							
Name:	PORT_CL_DW15							
ShortName:	PORT_CL_DW15_C							
Reset:	global							
DWord	Bit	Description						
0	31:30	<b>Reserved</b>						
		Access: RO						
		Format: MBZ						
	29	<b>HVPG Power Ack</b>						
		Access: RO						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> <tr> <td>1b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b		1b	
		Value	Name					
	0b							
	1b							
	28	<b>HVPG Enable Status</b>						
		Access: RO						
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> <tr> <td>1b</td> <td></td> </tr> </tbody> </table>		Value	Name	0b		1b		
Value		Name						
0b								
1b								
27	<b>Power Ack MIPI</b>							
	Access: RO							

PORT_CL_DW15								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> <tr> <td>1b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b		1b	
		Value	Name					
		0b						
	1b							
	26:22	<b>Reserved</b> Access: RO Format: MBZ						
	21	<b>Power Req AUX</b> Access: RO <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> <tr> <td>1b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b		1b	
	Value	Name						
	0b							
	1b							
	20:18	<b>Reserved</b> Access: RO Format: MBZ						
	17	<b>Power Ack AUX</b> Access: RO <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> <tr> <td>1b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b		1b	
	Value	Name						
	0b							
	1b							
	16:0	<b>Reserved</b> Access: RO Format: MBZ						

## PORT\_CL\_DW16

PORT_CL_DW16			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	162040h-162043h		
Name:	PORT_CL_DW16		
ShortName:	PORT_CL_DW16_A		
Reset:	global		
Address:	6C040h-6C043h		
Name:	PORT_CL_DW16		
ShortName:	PORT_CL_DW16_B		
Reset:	global		
Address:	160040h-160043h		
Name:	PORT_CL_DW16		
ShortName:	PORT_CL_DW16_C		
Reset:	global		
DWord	Bit	Description	
0	31:16	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	15	<b>o_hd_ddib_sel_ovrden</b>	
		Access:	R/W
			DDI B HD Port select override enable
	14	<b>o_hd_ddib_sel_ovrd</b>	
		Access:	R/W
			DDI B HD Port select override
	13	<b>o_hd_ddic_sel_ovrden</b>	
Access:		R/W	
		DDI C HD Port select override enable	
12	<b>o_hd_ddic_sel_ovrd</b>		
	Access:	R/W	
		DDI C HD Port select override	

<b>PORT_CL_DW16</b>						
	11	<b>o_hd_ddid_sel_ovrden</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> DDI D HD Port select override enable	Access:	R/W		
	Access:	R/W				
	10	<b>o_hd_ddid_sel_ovrd</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> DDI D HD Port select override	Access:	R/W		
	Access:	R/W				
	9:8	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
	7:4	<b>ospare_cri[3:0]</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> reserved	Access:	R/W		
Access:	R/W					
3	<b>o_comp_pwrdown_ovrd</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> Comp Power Down Override	Access:	R/W			
Access:	R/W					
2	<b>o_comp_pwrdown_ovrden</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> Comp Power Down Override Enable	Access:	R/W			
Access:	R/W					
1	<b>o_cri_wake_ovrd</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> CRI Wake Override	Access:	R/W			
Access:	R/W					
0	<b>o_cri_wake_ovrden</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> CRI Wake Override Enable	Access:	R/W			
Access:	R/W					

## PORT\_COMP\_DW0

PORT_COMP_DW0		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	162100h-162103h	
Name:	PORT_COMP_DW0	
ShortName:	PORT_COMP_DW0_A	
Reset:	global	
Address:	6C100h-6C103h	
Name:	PORT_COMP_DW0	
ShortName:	PORT_COMP_DW0_B	
Reset:	global	
Address:	160100h-160103h	
Name:	PORT_COMP_DW0	
ShortName:	PORT_COMP_DW0_C	
Reset:	global	
DWord	Bit	Description
0	31	<b>Comp Init</b> Access: R/W
	30:29	<b>Tx Slew Ctl</b> Access: R/W
	28:27	<b>Tx Drvsw On</b> Access: R/W
	26	<b>Tx Drvsw Ctl</b> Access: R/W
	25:24	<b>Comp Spare</b> Access: R/W
	23	<b>Procmon clock Sel</b> Access: R/W
	22:20	<b>Reserved</b> Access: RO Format: MBZ
	19:8	<b>Periodic Comp Counter</b> Access: R/W Periodic comp programmable counter.



PORT_COMP_DW0			
	Value	Name	Description
	05Fh	1.25ms <b>[Default]</b>	Period of ~ 1.25ms w.r.t sus clock frequency of 19.2MHz.
7:0	<b>Reserved</b>		
	Access:		RO
	Format:		MBZ

## PORT\_COMP\_DW1

PORT_COMP_DW1			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	162104h-162107h		
Name:	PORT_COMP_DW1		
ShortName:	PORT_COMP_DW1_A		
Reset:	global		
Address:	6C104h-6C107h		
Name:	PORT_COMP_DW1		
ShortName:	PORT_COMP_DW1_B		
Reset:	global		
Address:	160104h-160107h		
Name:	PORT_COMP_DW1		
ShortName:	PORT_COMP_DW1_C		
Reset:	global		
DWord	Bit	Description	
0	31	<b>ldo_bypass</b>	
		Default Value:	1b
		Access:	R/W
	30	<b>fcomp_ovrd_en</b>	
		Access:	R/W
	29	<b>fcomp_capratio</b>	
		Access:	R/W
	28	<b>fcomp_bias_sel</b>	
		Access:	R/W
	27:26	<b>fcomp_inputsel_ovrd</b>	
		Access:	R/W
	25	<b>fcomp_polaritysel</b>	
		Access:	R/W
	24	<b>rcomp_en</b>	
Default Value:		1b	
Access:		R/W	

PORT_COMP_DW1		
	23:22	<b>p_ref_highval[9:8]</b>
		Default Value: 01b Access: R/W
	21:20	<b>p_ref_lowval[9:8]</b>
		Access: R/W
	19:18	<b>n_ref_highval[9:8]</b>
		Default Value: 01b Access: R/W
	17:16	<b>n_ref_lowval[9:8]</b>
		Access: R/W
	15:14	<b>phvt_ref_highval[9:8]</b>
		Access: R/W
	13:12	<b>phvt_ref_lowval[9:8]</b>
		Access: R/W
	11:10	<b>nhvt_ref_highval[9:8]</b>
		Default Value: 01h Access: R/W
	9:8	<b>nhvt_ref_lowval[9:8]</b>
		Access: R/W
7:6	<b>plvt_ref_highval[9:8]</b>	
	Default Value: 01b Access: R/W	
5:4	<b>plvt_ref_lowval[9:8]</b>	
	Access: R/W	
3:2	<b>nlvt_ref_highval[9:8]</b>	
	Default Value: 01b Access: R/W	
1:0	<b>nlvt_ref_lowval[9:8]</b>	
	Access: R/W	



## PORT\_COMP\_DW3

PORT_COMP_DW3				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	16210Ch-16210Fh			
Name:	PORT_COMP_DW3			
ShortName:	PORT_COMP_DW3_A			
Reset:	global			
Address:	6C10Ch-6C10Fh			
Name:	PORT_COMP_DW3			
ShortName:	PORT_COMP_DW3_B			
Reset:	global			
Address:	16010Ch-16010Fh			
Name:	PORT_COMP_DW3			
ShortName:	PORT_COMP_DW3_C			
Reset:	global			
DWord	Bit	Description		
0	31:29	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	28:26	28:26	<b>Process Info</b>	
			Access:	RO
			<b>Value</b>	<b>Name</b>
			000b	dot-0
			001b	dot-1
	25:24	25:24	<b>Voltage Info</b>	
			Access:	RO
			<b>Value</b>	<b>Name</b>
			00b	0.85V
01b			0.95V	
23	23	<b>PLL DDI Pwr Ack</b>		
		Access:	RO	

<b>PORT_COMP_DW3</b>		
	22	<b>First Comp Done</b> Access: <span style="float: right;">RO</span>
	21	<b>Procmom Done</b> Access: <span style="float: right;">RO</span>
	20	<b>Icomp Code Maxout</b> Access: <span style="float: right;">RO</span>
	19	<b>Icomp Code Minout</b> Access: <span style="float: right;">RO</span>
	18:15	<b>Reserved</b> Access: <span style="float: right;">RO</span> Format: <span style="float: right;">MBZ</span>
	14:8	<b>Icomp Code</b> Access: <span style="float: right;">RO</span>
	7	<b>Lpdn Code Maxout</b> Access: <span style="float: right;">RO</span>
	6	<b>Lpdn Code Minout</b> Access: <span style="float: right;">RO</span>
	5:0	<b>MIPI Lpdn Code</b> Access: <span style="float: right;">RO</span>

## PORT\_COMP\_DW8

PORT_COMP_DW8			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	162120h-162123h		
Name:	PORT_COMP_DW8		
ShortName:	PORT_COMP_DW8_A		
Reset:	global		
Address:	6C120h-6C123h		
Name:	PORT_COMP_DW8		
ShortName:	PORT_COMP_DW8_B		
Reset:	global		
Address:	160120h-160123h		
Name:	PORT_COMP_DW8		
ShortName:	PORT_COMP_DW8_C		
Reset:	global		
DWord	Bit	Description	
0	31:25	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	24	<b>irefgen</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		1b	Enable
		0b	Disable
	23:15	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	14	<b>prdic_icomp_dis</b>	
		Access:	R/W
		disable periodic icomp	
		<b>Value</b>	<b>Name</b>
		0b	Enable
1b	Disable		



PORT_COMP_DW8			
	13:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ

## PORT\_COMP\_DW9

PORT_COMP_DW9			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	162124h-162127h		
Name:	PORT_COMP_DW9		
ShortName:	PORT_COMP_DW9_A		
Reset:	global		
Address:	6C124h-6C127h		
Name:	PORT_COMP_DW9		
ShortName:	PORT_COMP_DW9_B		
Reset:	global		
Address:	160124h-160127h		
Name:	PORT_COMP_DW9		
ShortName:	PORT_COMP_DW9_C		
Reset:	global		
DWord	Bit	Description	
0	31:24	<b>n_ref_lowval[7:0]</b>	
		Default Value:	11011010b
		Access:	R/W
	23:16	<b>n_ref_highval[7:0]</b>	
		Default Value:	10001100b
		Access:	R/W
	15:8	<b>p_ref_lowval[7:0]</b>	
		Default Value:	11011100b
		Access:	R/W
	7:0	<b>p_ref_highval[7:0]</b>	
		Default Value:	10100101b
		Access:	R/W



## PORT\_COMP\_DW10

<b>PORT_COMP_DW10</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	162128h-16212Bh		
Name:	PORT_COMP_DW10		
ShortName:	PORT_COMP_DW10_A		
Reset:	global		
Address:	6C128h-6C12Bh		
Name:	PORT_COMP_DW10		
ShortName:	PORT_COMP_DW10_B		
Reset:	global		
Address:	160128h-16012Bh		
Name:	PORT_COMP_DW10		
ShortName:	PORT_COMP_DW10_C		
Reset:	global		
DWord	Bit	Description	
0	31:24	<b>nlvt_ref_lowval[7:0]</b>	
		Default Value:	10101010b
		Access:	R/W
	23:16	<b>nlvt_ref_highval[7:0]</b>	
		Default Value:	00111101b
		Access:	R/W
	15:8	<b>plvt_ref_lowval[7:0]</b>	
		Default Value:	10101000b
		Access:	R/W
	7:0	<b>plvt_ref_highval[7:0]</b>	
		Default Value:	01010011b
		Access:	R/W

## PORT\_PCS\_DW1

PORT_PCS_DW1	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	162304h-162307h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_AUX_A
Reset:	global
Address:	162604h-162607h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_GRP_A
Reset:	global
Address:	162804h-162807h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_LN0_A
Reset:	global
Address:	162904h-162907h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_LN1_A
Reset:	global
Address:	162A04h-162A07h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_LN2_A
Reset:	global
Address:	162B04h-162B07h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_LN3_A
Reset:	global
Address:	6C304h-6C307h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_AUX_B
Reset:	global
Address:	6C604h-6C607h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_GRP_B



PORT_PCS_DW1	
Reset:	global
Address:	6C804h-6C807h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_LN0_B
Reset:	global
Address:	6C904h-6C907h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_LN1_B
Reset:	global
Address:	6CA04h-6CA07h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_LN2_B
Reset:	global
Address:	6CB04h-6CB07h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_LN3_B
Reset:	global
Address:	160304h-160307h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_AUX_C
Reset:	global
Address:	160604h-160607h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_GRP_C
Reset:	global
Address:	160804h-160807h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_LN0_C
Reset:	global
Address:	160904h-160907h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_LN1_C
Reset:	global
Address:	160A04h-160A07h
Name:	PORT_PCS_DW1
ShortName:	PORT_PCS_DW1_LN2_C



PORT_PCS_DW1			
Reset:	global		
Address:	160B04h-160B07h		
Name:	PORT_PCS_DW1		
ShortName:	PORT_PCS_DW1_LN3_C		
Reset:	global		
DWord	Bit	Description	
0	31:29	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	28	<b>cmnkeeper_enable_in_pg</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		1b	enable <b>[Default]</b>
	0b	disable	
	27	<b>pg_pwrdownen</b>	
		Access:	R/W
		PG Power Down Enable	
		<b>Value</b>	<b>Name</b>
1b	enable <b>[Default]</b>		
0b	disable		
26	<b>cmnkeeper_enable</b>		
	Access:	R/W	
	Common Keeper Enable		
	<b>Value</b>	<b>Name</b>	
1b	enable <b>[Default]</b>		
0b	disable		
25:24	<b>cmnkeep_biasctr</b>		
	Access:	R/W	
		Common Keeper Bias Control	
23:22	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
21:20	<b>DCC Mode Select</b>		
	Access:	R/W	

## PORT\_PCS\_DW1

		Value	Name
		00b	Run DCC once <b>[Default]</b>
		01b	Run DCC every 100us
		10b	Run DCC every 1ms
		11b	Run DCC continuously
19	<b>reg_dcc_bypass</b>		
	Default Value:	0b	
	Access:	R/W	
	Setting this bit will bypass the DCC calibration and will also bypass the DFX RX calibration since both are triggered using same signal in PCS		
18	<b>reg_dcc_calib_wake_en</b>		
	Default Value:	0b	
	Access:	R/W	
	Asserting this bit will run DCC again during DL wake up from powerdown		
17	<b>tx_dcc_calib_enable</b>		
	Default Value:	0b	
	Access:	R/W	
	Force Tx DCC Calibration Enable (Should be used only after initial boot is done)		
16	<b>Reserved</b>		
	Access:	R/W	
15:14	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
13:12	<b>txhigh</b>		
	Access:	R/W	
11:10	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
9:8	<b>clkreq</b>		
	Access:	R/W	
7	<b>tbc_as_symbolclk</b>		
	Access:	R/W	
	Select tbc clock to be used as symbol clock internal to the data lane		

<b>PORT_PCS_DW1</b>						
6	<b>txfifo_rst_main_ovrden</b> Access: <span style="float: right;">R/W</span> Override enable for Tx main resets					
	<b>txfifo_rst_main_ovrd</b> Access: <span style="float: right;">R/W</span> Reset Main Override for Tx					
	<b>txdeemp</b> Access: <span style="float: right;">R/W</span> Deemphasis Value					
	<b>latencyoptim</b> Default Value: <span style="float: right;">01b</span> Access: <span style="float: right;">R/W</span> Latency Optim					
	<b>softreset_enable</b> Access: <span style="float: right;">R/W</span> Allow soft_reset_n to reset the lanes <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">enable</td> </tr> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">disable</td> </tr> </tbody> </table>	Value	Name	1b	enable	0b
Value	Name					
1b	enable					
0b	disable					
0	<b>soft_reset_n</b> Default Value: <span style="float: right;">1b</span> Access: <span style="float: right;">R/W</span> Active low soft reset override					



## PORT\_PCS\_DW9

PORT_PCS_DW9	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	162324h-162327h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_AUX_A
Reset:	global
Address:	162624h-162627h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_GRP_A
Reset:	global
Address:	162824h-162827h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_LN0_A
Reset:	global
Address:	162924h-162927h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_LN1_A
Reset:	global
Address:	162A24h-162A27h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_LN2_A
Reset:	global
Address:	162B24h-162B27h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_LN3_A
Reset:	global
Address:	6C324h-6C327h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_AUX_B
Reset:	global
Address:	6C624h-6C627h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_GRP_B

<b>PORT_PCS_DW9</b>	
Reset:	global
Address:	6C824h-6C827h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_LN0_B
Reset:	global
Address:	6C924h-6C927h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_LN1_B
Reset:	global
Address:	6CA24h-6CA27h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_LN2_B
Reset:	global
Address:	6CB24h-6CB27h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_LN3_B
Reset:	global
Address:	160324h-160327h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_AUX_C
Reset:	global
Address:	160624h-160627h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_GRP_C
Reset:	global
Address:	160824h-160827h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_LN0_C
Reset:	global
Address:	160924h-160927h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_LN1_C
Reset:	global
Address:	160A24h-160A27h
Name:	PORT_PCS_DW9
ShortName:	PORT_PCS_DW9_LN2_C

## PORT\_PCS\_DW9

Reset: global

Address: 160B24h-160B27h

Name: PORT\_PCS\_DW9

ShortName: PORT\_PCS\_DW9\_LN3\_C

Reset: global

DWord	Bit	Description
0	31:28	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	27:16	<b>Strong CM Count Ovrđ</b>
		Default Value: 301h
	Access: R/W	
	15:11	<b>Reserved</b>
		Access: RO
Format: MBZ		
10:8	<b>Stagger Mult</b>	
	Default Value: 001b	
Access: R/W		
7:6	<b>Reserved</b>	
	Access: RO	
Format: MBZ		
5	<b>Stagger Override</b>	
Access: R/W		
4:0	<b>Stagger</b>	
	Access: R/W	

## PORT\_TX\_DFLEXDPCSSS

PORT_TX_DFLEXDPCSSS		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO
		Format: MBZ
	7	<b>Displayport Phy Mode Status for Type-C Connector 7</b>
		Access: R/W Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 7.
	6	<b>Displayport Phy Mode Status for Type-C Connector 6</b>
		Access: R/W Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 6.
	5	<b>Displayport Phy Mode Status for Type-C Connector 5</b>
		Access: R/W Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 5.
4	<b>Displayport Phy Mode Status for Type-C Connector 4</b>	
	Access: R/W Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 4.	
3	<b>Displayport Phy Mode Status for Type-C Connector 3</b>	
	Access: R/W Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 3.	
2	<b>Displayport Phy Mode Status for Type-C Connector 2</b>	
	Access: R/W Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 2.	
1	<b>Displayport Phy Mode Status for Type-C Connector 1</b>	
	Access: R/W Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 1.	



## PORT\_TX\_DFLEXDPCSSS

		<b>Displayport Phy Mode Status for Type-C Connector 0</b>	
	0	Access:	R/W
		Displayport Phy Mode Status for Type-C Connector 0 (DPPMSTC0):	
		<b>Value</b>	<b>Name</b>
		1b	DP Controller is not in safe state
		0b	DP controller is in safe state



## PORT\_TX\_DFLEXDPMLE1

PORT_TX_DFLEXDPMLE1 - PORT_TX_DFLEXDPMLE1																	
Register Space:	MMIO: 0/2/0																
Access:	R/W																
Size (in bits):	32																
Reset:	soft																
<p>Display Driver writes to these bits to tell FIA hardware which Main Links of the Display Port are enabled on Type-C Connector 0. FIA hardware uses this information for PHY to Controller signal mapping. For example, in DP Pin Assignment C, the register DFLEXDPSP1.DPX4TXLATC0 tells Display Driver that all the 4 TX Lanes in PHY can be used. However, Display Driver may choose to use only x1, i.e. for ML0. Then Display Driver will program 0001b to this register. For x2 and x4, Display Driver will program 0011b and 1111b, respectively.</p> <p><b>Note that display driver should not use its internal lane reversal feature with Type-C ALT connections.</b></p> <p>Display Driver is expected to write to this register when the DDI Interface between DP Controller and FIA is in the Safe Mode, e.g. pllen=pwrreq=lane_enable=0. Display Driver writes to this register and then only it brings up the DP Controller, i.e. to bring the DDI interface out from Safe Mode.</p> <p>A mode set is required to switch the number of DP lanes.</p> <p>This register is applicable in both Type-C connector's Alternate mode and also DP connector mode.</p>																	
DWord	Bit	Description															
0	31:28	<b>Displayport Main Link Enable for Type-C Connector 7</b>															
		Access: <span style="float: right;">R/W</span>															
		Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 7.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0001b</td> <td>ML0</td> <td></td> </tr> <tr> <td>0011b</td> <td>ML[1:0]</td> <td></td> </tr> <tr> <td>1100b</td> <td>ML[3:2]</td> <td>This setting should not be used with Type-C ALT connections.</td> </tr> <tr> <td>1111b</td> <td>ML[3:0]</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	0001b	ML0		0011b	ML[1:0]		1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.	1111b	ML[3:0]	
Value	Name	Description															
0001b	ML0																
0011b	ML[1:0]																
1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.															
1111b	ML[3:0]																
	27:24	<b>Displayport Main Link Enable for Type-C Connector 6</b>															
		Access: <span style="float: right;">R/W</span>															
		Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 6.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0001b</td> <td>ML0</td> <td></td> </tr> <tr> <td>0011b</td> <td>ML[1:0]</td> <td></td> </tr> <tr> <td>1100b</td> <td>ML[3:2]</td> <td>This setting should not be used with Type-C ALT connections.</td> </tr> <tr> <td>1111b</td> <td>ML[3:0]</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	0001b	ML0		0011b	ML[1:0]		1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.	1111b	ML[3:0]	
Value	Name	Description															
0001b	ML0																
0011b	ML[1:0]																
1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.															
1111b	ML[3:0]																
	23:20	<b>Displayport Main Link Enable for Type-C Connector 5</b>															
		Access: <span style="float: right;">R/W</span>															
		Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 5.															

## PORT\_TX\_DFLEXDPMLE1 - PORT\_TX\_DFLEXDPMLE1

		Value	Name	Description
		0001b	ML0	
		0011b	ML[1:0]	
		1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.
		1111b	ML[3:0]	
19:16	<b>Displayport Main Link Enable for Type-C Connector 4</b>			
	Access:			R/W
	Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 4.			
	Value	Name	Description	
	0001b	ML0		
	0011b	ML[1:0]		
1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.		
1111b	ML[3:0]			
15:12	<b>Displayport Main Link Enable for Type-C Connector 3</b>			
	Access:			R/W
	Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 3.			
	Value	Name	Description	
	0001b	ML0		
	0011b	ML[1:0]		
1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.		
1111b	ML[3:0]			
11:8	<b>Displayport Main Link Enable for Type-C Connector 2</b>			
	Access:			R/W
	Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 2.			
	Value	Name	Description	
	0001b	ML0		
	0011b	ML[1:0]		
1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.		
1111b	ML[3:0]			
7:4	<b>Displayport Main Link Enable for Type-C Connector 1</b>			
	Access:			R/W
	Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 1.			
	Value	Name	Description	
	0001b	ML0		
	0011b	ML[1:0]		
1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.		
1111b	ML[3:0]			

## PORT\_TX\_DFLEXDPMLE1 - PORT\_TX\_DFLEXDPMLE1

3:0

### Displayport Main Link Enable for Type-C Connector 0

Access:

R/W

Display Port Main Link Enable for Type-C Connector 0 (DPMLETC0):

4 bits correspond to 4 Main Link in DP Controller. Bit [0] is ML0, bit [1] is ML1 and so on.

The Type-C Connector number is logical number. Its not physical lane numbers. Refer to the SOC block diagram for the mapping of Type-C Connector number to the actual physical lane number of the PHY.

Display Driver writes to these bits to tell FIA hardware which Main Links of the Display Port are enabled on Type-C Connector 0. FIA hardware use this information for PHY to Controller signal mapping.

For example, in DP Pin Assignment C, the register DFLEXDPSP1.DPX4TXLATC0 tells Display Driver that all the 4 TX Lane in PHY can be used. However, Display Driver may choose to use only x1, i.e. for ML0. Then Display Driver will program 0001b to this register. For x2 and x4, Display Driver will program 0011b and 1111b, respectively.

Value	Name	Description
0001b	ML0	
0011b	ML[1:0]	
1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.
1111b	ML[3:0]	



## PORT\_TX\_DFLEXDPPMS

PORT_TX_DFLEXDPPMS - PORT_TX_DFLEXDPPMS			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Reset:	soft		
DWord	Bit	Description	
0	31:16	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	15	<b>Display Port PHY Mode status for Type-C connector 15</b>	
		Access:	R/W
			Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 15.
	14	<b>Display Port PHY Mode status for Type-C connector 14</b>	
		Access:	R/W
			Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 14.
13	<b>Display Port PHY Mode status for Type-C connector 13</b>		
	Access:	R/W	
		Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 13.	
12	<b>Display Port PHY Mode status for Type-C connector 12</b>		
	Access:	R/W	
		Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 12.	
11	<b>Display Port PHY Mode status for Type-C connector 11</b>		
	Access:	R/W	
		Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 11.	
10	<b>Display Port PHY Mode status for Type-C connector 10</b>		
	Access:	R/W	
		Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 10.	
9	<b>Display Port PHY Mode status for Type-C connector 9</b>		
	Access:	R/W	
		Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 9.	

## PORT\_TX\_DFLEXDPPMS - PORT\_TX\_DFLEXDPPMS

8	<p><b>Display Port PHY Mode status for Type-C connector 8</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 8.</p>	Access:	R/W						
Access:	R/W								
7	<p><b>Display Port PHY Mode status for Type-C connector 7</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 7.</p>	Access:	R/W						
Access:	R/W								
6	<p><b>Display Port PHY Mode status for Type-C connector 6</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 6.</p>	Access:	R/W						
Access:	R/W								
5	<p><b>Display Port PHY Mode status for Type-C connector 5</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 5.</p>	Access:	R/W						
Access:	R/W								
4	<p><b>Display Port PHY Mode status for Type-C connector 4</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 4.</p>	Access:	R/W						
Access:	R/W								
3	<p><b>Display Port PHY Mode status for Type-C connector 3</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 3.</p>	Access:	R/W						
Access:	R/W								
2	<p><b>Display Port PHY Mode status for Type-C connector 2</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 2.</p>	Access:	R/W						
Access:	R/W								
1	<p><b>Display Port PHY Mode status for Type-C connector 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 1.</p>	Access:	R/W						
Access:	R/W								
0	<p><b>Display Port PHY Mode status for Type-C connector 0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>DFLEXDPPMS.DPPMSTC0            PD FW writes 1 to this bit to tell DP Driver that PHY is ready.            PD FW writes '0' to this bit to tell DP Driver that PHY is not ready.</p> <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Not Completed</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Completed</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Not Completed	1b	Completed
Access:	R/W								
Value	Name								
0b	Not Completed								
1b	Completed								



## PORT\_TX\_DFLEXDPSP

PORT_TX_DFLEXDPSP - PORT_TX_DFLEXDPSP				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Reset:	soft			
Dynamic FlexIO DP Scratch Pad (Type-C)				
See the TypeC Programming section for information on how the connector number here maps to the port instance.				
DWord	Bit	Description		
0	31:29	<b>TC3 Live State</b>		
		Access:	R/W	
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		000b	No HPD	No HPD connect for TypeC (DP alternate) or TBT
		001b	TypeC HPD	HPD connect for TypeC (DP alternate)
		010b	TBT HPD	HPD connect for TBT
	011b	Invalid	Invalid	
	28	<b>Reserved</b>		
		Access:	RO	
	27:24	27:24	<b>Display Port x4 TX Lane Assignment for Type-C Connector 3</b>	
Access:			R/W	
Same definition as DFLEXDPSP1.DPX4TXLATC0, but this register is for Type-C Connector 3.				
<b>Value</b>			<b>Name</b>	
0001b			PHY TX[0]	
0010b			PHY TX[1]	
0011b			PHY TX[1:0]	
0100b			PHY TX[2]	
0101b			PHY TX[2] TX[0]	
1000b		PHY TX[3]		
1100b	PHY TX[3:2]			
1111b	PHY TX[3:0]			
23:21	<b>TC2 Live State</b>			
	Access:	R/W		

## PORT\_TX\_DFLEXDPSP - PORT\_TX\_DFLEXDPSP

		Value	Name	Description
		000b	No HPD	No HPD connect for TypeC (DP alternate) or TBT
		001b	TypeC HPD	HPD connect for TypeC (DP alternate)
		010b	TBT HPD	HPD connect for TBT
		011b	Invalid	Invalid
20	<b>Reserved</b>			
	Access:	RO		
	Format:	MBZ		
19:16	<b>Display Port x4 TX Lane Assignment for Type-C Connector 2</b>			
	Access:	R/W		
	Same definition as DFLEXDPSP1.DPX4TXLATC0, but this register is for Type-C Connector 2.			
		Value	Name	
		0001b	PHY TX[0]	
		0010b	PHY TX[1]	
		0011b	PHY TX[1:0]	
		0100b	PHY TX[2]	
		0101b	PHY TX[2] TX[0]	
		1000b	PHY TX[3]	
		1100b	PHY TX[3:2]	
		1111b	PHY TX[3:0]	
15:13	<b>TC1 Live State</b>			
	Access:	R/W		
		Value	Name	Description
		000b	No HPD	No HPD connect for TypeC (DP alternate) or TBT
		001b	TypeC HPD	HPD connect for TypeC (DP alternate)
		010b	TBT HPD	HPD connect for TBT
		011b	Invalid	Invalid
12	<b>IOM FW version</b>			
	Access:	R/W		
	This field identifies the IOM firmware that is used.			
		Value	Name	
		0b	old IOM FW	
		1b	IOM FW with MFD Gen2 support	
11:8	<b>Display Port x4 TX Lane Assignment for Type-C Connector 1</b>			
	Access:	R/W		
	Same definition as DFLEXDPSP1.DPX4TXLATC0, but this register is for Type-C Connector 1.			

## PORT\_TX\_DFLEXDPSP - PORT\_TX\_DFLEXDPSP

		Value	Name	
		0001b	PHY TX[0]	
		0010b	PHY TX[1]	
		0011b	PHY TX[1:0]	
		0100b	PHY TX[2]	
		0101b	PHY TX[2] TX[0]	
		1000b	PHY TX[3]	
		1100b	PHY TX[3:2]	
		1111b	PHY TX[3:0]	
7:5	<b>TC0 Live state</b>			
	Access:	R/W		
		Value	Name	Description
		000b	No HPD	No HPD connect for TypeC (DP alternate) or TBT
		001b	TypeC HPD	HPD connect for TypeC (DP alternate)
		010b	TBT HPD	HPD connect for TBT
		011b	Invalid	Invalid
4	<b>Modular FIA (MF)</b>			
	Access:	R/W		
	<b>Description</b>			
	<p>This bit is set by IOM FW and read by Display Driver. It tells the Display Driver if Modular FIA is used in the SOC.</p> <p>If Modular FIA is used in the SOC, then Display Driver will access the additional instances of FIA based on pre-assigned offset in GTTMADDR space.</p> <p>Each Modular FIA instance houses only 2 Type-C Ports.</p> <p>If Modular FIA is not used in the SOC, then a single monolithic FIA is used to house all the Type-C Ports which has only one IOSF Sideband Port ID.</p> <p>Modular FIA is always used. IOM FW will program the MF bit in all FIA instances.</p>			
		Value	Name	
		0b	Monolithic FIA	
		1b	Modular FIA	
3:0	<b>Display Port x4 TX Lane Assignment for Type-C Connector 0</b>			
	Access:	R/W		
	<p>DPX4TXLATC0</p> <p>SOC FW writes to these bits to tell display software the Lane Assignment, which it generates based on the DP Pin Assignment and the Connector Orientation. Display software uses this value to determine the number of lanes that can be enabled, and along with other registers, to</p>			



## PORT\_TX\_DFLEXDPSP - PORT\_TX\_DFLEXDPSP

determine the DP mode programming. See the Typec PHY DDI Buffer page for DP mode programming.

The 4 bits correspond to 4 TX, i.e. TX[3:0] Lane in PHY.

Lower 2 bits correspond to the 2 lower TX lane on the PHY of Type-C connector.

Upper 2 bits correspond to the upper 2 TX lane on the PHY of Type-C connector.

For example, in DP Pin Assignment D (Multi function) and Flip case, the x2 TX lane are on the upper TypeC Lane, hence the value written into this register will be 1100b.

Another example, in DP Pin Assignment B (Multi function) Active Gen2 cable and Flip case, the x1 TX lane is on the 1st TX of upper TypeC Lane, hence the value written into this register will be 0100b.

Value	Name
0001b	PHY TX[0]
0010b	PHY TX[1]
0011b	PHY TX[1:0]
0100b	PHY TX[2]
0101b	PHY TX[2] TX[0]
1000b	PHY TX[3]
1100b	PHY TX[3:2]
1111b	PHY TX[3:0]



## PORT\_TX\_DFLEXNPCPMS

PORT_TX_DFLEXNPCPMS - PORT_TX_DFLEXNPCPMS				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Reset:	soft			
SW writes to these bits to control the Combo Ports mode. This register governs the Phy status tracking handling that could be different for different controllers.				
DWord	Bit	Description		
0	31:28	<b>Combo Port 7 Next Phy Combo Port Mode Select (CP7NPCPMS):</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 7.	Access:	R/W
	Access:	R/W		
	27:24	<b>Combo Port 6 Next Phy Combo Port Mode Select (CP6NPCPMS):</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 6.	Access:	R/W
	Access:	R/W		
	23:20	<b>Combo Port 5 Next Phy Combo Port Mode Select (CP5NPCPMS):</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 5.	Access:	R/W
	Access:	R/W		
	19:16	<b>Combo Port 4 Next Phy Combo Port Mode Select (CP4NPCPMS):</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 4.	Access:	R/W
	Access:	R/W		
15:12	<b>Combo Port 3 Next Phy Combo Port Mode Select (CP3NPCPMS):</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 3.	Access:	R/W	
Access:	R/W			
11:8	<b>Combo Port 2 Next Phy Combo Port Mode Select (CP2NPCPMS):</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 2.	Access:	R/W	
Access:	R/W			
7:4	<b>Combo Port 1 Next Phy Combo Port Mode Select (CP1NPCPMS):</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 1.	Access:	R/W	
Access:	R/W			
3:0	<b>Combo Port 0 Next Phy Combo Port Mode Select (CP0NPCPMS):</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> The Combo Port number is logical. Its not physical lane numbers.	Access:	R/W	
Access:	R/W			

## PORT\_TX\_DFLEXNPCPMS - PORT\_TX\_DFLEXNPCPMS

0h: Port Mode is NoOwner\_USB3. FIA will keep the Lane in Reset state. PhyMode=USB3

1h: Port Mode is Owner 1 (default owner)

2h: Port Mode is Owner 2

3h: Port Mode is Owner 3

4h: Port Mode is Owner 4

5h: Port Mode is Owner 5

6h-Fh: Reserved

Others: Reserved

SW mode:

SW writes to these bits to control the Combo Ports mode. This register governs the Phy status tracking handling that could be different for different controller.

HW mode:

These bits have no impact to HW when written. The reset default is dependent on the internal HW mux select bits though its being indicated as soft-straps. The mux selects bits retain their context across Sx and will be reloaded back into this field.



## PORT\_TX\_DFLEXPA2

PORT_TX_DFLEXPA2 - PORT_TX_DFLEXPA2				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Reset:	soft			
<p>FIA has per Connector register to govern the Pin Assignment of each Type-C Connector. For example, DFLEXPA1.DPPATC0 is used to govern the Pin Assignment of Type-C Connector 0. The Type-C Connector number (e.g. 0 in register DPPATC0) is logical number.</p>				
DWord	Bit	Description		
0	31:28	<b>Displayport Pin Assignment for Type-C Connector 15</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 15.	Access:	R/W
	Access:	R/W		
	27:24	<b>Displayport Pin Assignment for Type-C Connector 14</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 14.	Access:	R/W
	Access:	R/W		
	23:20	<b>Displayport Pin Assignment for Type-C Connector 13</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 13.	Access:	R/W
	Access:	R/W		
	19:16	<b>Displayport Pin Assignment for Type-C Connector 12</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 12.	Access:	R/W
Access:	R/W			
15:12	<b>Displayport Pin Assignment for Type-C Connector 11</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 11.	Access:	R/W	
Access:	R/W			
11:8	<b>Displayport Pin Assignment for Type-C Connector 10</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 10.	Access:	R/W	
Access:	R/W			
7:4	<b>Displayport Pin Assignment for Type-C Connector 9</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 9.	Access:	R/W	
Access:	R/W			

## PORT\_TX\_DFLEXP2 - PORT\_TX\_DFLEXP2

	3:0	<b>Displayport Pin Assignment for Type-C Connector 8</b>	
		Access:	R/W
		Display Port Pin Assignment for Type-C Connector 8 (DPPATC8): 0000 : No Pin Assignment (For Non Type-C DP) 0001 : Pin Assignment A 0010 : Pin Assignment B 0011 : Pin Assignment C 0100 : Pin Assignment D 0101 : Pin Assignment E 0110 : Pin Assignment F 0111-1111 : Reserved	



## PORT\_TX\_DW0

PORT_TX_DW0	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	162380h-162383h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_AUX_A
Reset:	global
Address:	162680h-162683h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_GRP_A
Reset:	global
Address:	162880h-162883h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_LN0_A
Reset:	global
Address:	162980h-162983h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_LN1_A
Reset:	global
Address:	162A80h-162A83h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_LN2_A
Reset:	global
Address:	162B80h-162B83h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_LN3_A
Reset:	global
Address:	6C380h-6C383h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_AUX_B
Reset:	global
Address:	6C680h-6C683h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_GRP_B

<b>PORT_TX_DW0</b>	
Reset:	global
Address:	6C880h-6C883h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_LN0_B
Reset:	global
Address:	6C980h-6C983h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_LN1_B
Reset:	global
Address:	6CA80h-6CA83h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_LN2_B
Reset:	global
Address:	6CB80h-6CB83h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_LN3_B
Reset:	global
Address:	160380h-160383h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_AUX_C
Reset:	global
Address:	160680h-160683h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_GRP_C
Reset:	global
Address:	160880h-160883h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_LN0_C
Reset:	global
Address:	160980h-160983h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_LN1_C
Reset:	global
Address:	160A80h-160A83h
Name:	PORT_TX_DW0
ShortName:	PORT_TX_DW0_LN2_C

## PORT\_TX\_DW0

Reset: global  
 Address: 160B80h-160B83h  
 Name: PORT\_TX\_DW0  
 ShortName: PORT\_TX\_DW0\_LN3\_C  
 Reset: global

This register controls Tx Equalization within the Combo-PHY's AFE.

Restriction : Do not change the default Cursor Coefficient values within this register since that will change the equalization being applied by the PHY

DWord	Bit	Description					
0	31	<b>MIPI EQ Select</b>					
		Access: <span style="float: right;">R/W</span>					
		This bit controls the Tx Equalization level of the PHY This bit is equivalent to the <b>TxEqLevelHS</b> PPI pin, but it is only used by the PHY when both the MIPI EQ Override Enable and MIPI EQ Enable bits are set.					
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Low Level Equalization (3.5 dB)</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>High Level Equalization (7 dB)</td> </tr> </tbody> </table>	Value	Name	0b	Low Level Equalization (3.5 dB)	1b
	Value	Name					
	0b	Low Level Equalization (3.5 dB)					
	1b	High Level Equalization (7 dB)					
	30	<b>MIPI EQ Enable</b>					
		Access: <span style="float: right;">R/W</span>					
		This bit represents the Tx Equalization active state (i.e., enable) This bit is equivalent to the <b>TxEqActiveHS</b> PPI pin, but it is only used by the PHY when the MIPI EQ Override Enable is set					
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Tx Equalization Disabled</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Tx Equalization Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Tx Equalization Disabled	1b
	Value	Name					
0b	Tx Equalization Disabled						
1b	Tx Equalization Enabled						
29:24	<b>Post Cursor Coeff 0</b>						
	Default Value: <span style="float: right;">bh Default post cursor coeff</span>						
	Access: <span style="float: right;">R/W</span>						
		Restriction : Do not change the default value					
23	<b>MIPI EQ Override Enable</b>						
	Access: <span style="float: right;">R/W</span>						
	This bit controls whether the PPI Tx Equalization pins are driving the equalization logic, or the override bits from this register						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>PPI inputs drive EQ logic</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>This register drives EQ logic</td> </tr> </tbody> </table>	Value	Name	0b	PPI inputs drive EQ logic	1b	This register drives EQ logic
Value	Name						
0b	PPI inputs drive EQ logic						
1b	This register drives EQ logic						



<b>PORT_TX_DW0</b>					
22:6	<b>Reserved</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
5:0	<b>Cursor Coeff 0</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>34h Default cursor coeff</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	34h Default cursor coeff	Access:	R/W
	Default Value:	34h Default cursor coeff			
	Access:	R/W			
Restriction: Do not change the default value					



## PORT\_TX\_DW1

PORT_TX_DW1	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	162384h-162387h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_AUX_A
Reset:	global
Address:	162684h-162687h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_GRP_A
Reset:	global
Address:	162884h-162887h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_LN0_A
Reset:	global
Address:	162984h-162987h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_LN1_A
Reset:	global
Address:	162A84h-162A87h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_LN2_A
Reset:	global
Address:	162B84h-162B87h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_LN3_A
Reset:	global
Address:	6C384h-6C387h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_AUX_B
Reset:	global
Address:	6C684h-6C687h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_GRP_B

<b>PORT_TX_DW1</b>	
Reset:	global
Address:	6C884h-6C887h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_LN0_B
Reset:	global
Address:	6C984h-6C987h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_LN1_B
Reset:	global
Address:	6CA84h-6CA87h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_LN2_B
Reset:	global
Address:	6CB84h-6CB87h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_LN3_B
Reset:	global
Address:	160384h-160387h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_AUX_C
Reset:	global
Address:	160684h-160687h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_GRP_C
Reset:	global
Address:	160884h-160887h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_LN0_C
Reset:	global
Address:	160984h-160987h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_LN1_C
Reset:	global
Address:	160A84h-160A87h
Name:	PORT_TX_DW1
ShortName:	PORT_TX_DW1_LN2_C

## PORT\_TX\_DW1

Reset: global  
 Address: 160B84h-160B87h  
 Name: PORT\_TX\_DW1  
 ShortName: PORT\_TX\_DW1\_LN3\_C  
 Reset: global

DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	7	<b>o_iref_config</b>
		Access: R/W ICOMP Config bit from COMP routed to Txana
	6:5	<b>o_iref_ctrl</b>
		Access: R/W control to change the ratio of tx iboost
	4:3	<b>o_tx_slew_ctrl</b>
Access: R/W Used for MIPI HSTX Slew rate control config		
2	<b>o_vref_low_en</b>	
	Access: R/W LDO Feedback path enable for low vref	
1	<b>o_vref_hi_en</b>	
	Access: R/W LDO Feedback path enable for hi vref	
0	<b>o_vref_nom_en</b>	
	Access: R/W LDO Feedback path enable for nominal vref	

## PORT\_TX\_DW2

PORT_TX_DW2	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	162388h-16238Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_AUX_A
Reset:	global
Address:	162688h-16268Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_GRP_A
Reset:	global
Address:	162888h-16288Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_LN0_A
Reset:	global
Address:	162988h-16298Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_LN1_A
Reset:	global
Address:	162A88h-162A8Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_LN2_A
Reset:	global
Address:	162B88h-162B8Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_LN3_A
Reset:	global
Address:	6C388h-6C38Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_AUX_B
Reset:	global
Address:	6C688h-6C68Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_GRP_B



PORT_TX_DW2	
Reset:	global
Address:	6C888h-6C88Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_LN0_B
Reset:	global
Address:	6C988h-6C98Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_LN1_B
Reset:	global
Address:	6CA88h-6CA8Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_LN2_B
Reset:	global
Address:	6CB88h-6CB8Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_LN3_B
Reset:	global
Address:	160388h-16038Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_AUX_C
Reset:	global
Address:	160688h-16068Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_GRP_C
Reset:	global
Address:	160888h-16088Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_LN0_C
Reset:	global
Address:	160988h-16098Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_LN1_C
Reset:	global
Address:	160A88h-160A8Bh
Name:	PORT_TX_DW2
ShortName:	PORT_TX_DW2_LN2_C

<b>PORT_TX_DW2</b>		
Reset:	global	
Address:	160B88h-160B8Bh	
Name:	PORT_TX_DW2	
ShortName:	PORT_TX_DW2_LN3_C	
Reset:	global	
DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	15	<b>swing_sel upper</b>
		Access: R/W Swing_sel bit 3
	14	<b>cmnmode_sel</b>
		Access: R/W Select one of the weak common modes.
13:11	<b>swing_sel lower</b>	
	Default Value: 010b	
	Access: R/W Select the voltage swing level. Note that this field has swing_sel bits 2:0 and bit 3 is in swing_sel upper, which is not adjacent.	
10:8	<b>frclatencyoptim</b>	
	Access: R/W Enables forcing the latency optimized value for the FIFO.	
7:0	<b>Rcomp scalar</b>	
	Default Value: 10011000b	
	Access: R/W Also called Swing Scalar. Scalar to be applied to comp code to get required termination.	



## PORT\_TX\_DW4

PORT_TX_DW4	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	162390h-162393h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_AUX_A
Reset:	global
Address:	162690h-162693h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_GRP_A
Reset:	global
Address:	162890h-162893h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_LN0_A
Reset:	global
Address:	162990h-162993h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_LN1_A
Reset:	global
Address:	162A90h-162A93h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_LN2_A
Reset:	global
Address:	162B90h-162B93h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_LN3_A
Reset:	global
Address:	6C390h-6C393h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_AUX_B
Reset:	global
Address:	6C690h-6C693h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_GRP_B



<b>PORT_TX_DW4</b>	
Reset:	global
Address:	6C890h-6C893h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_LN0_B
Reset:	global
Address:	6C990h-6C993h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_LN1_B
Reset:	global
Address:	6CA90h-6CA93h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_LN2_B
Reset:	global
Address:	6CB90h-6CB93h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_LN3_B
Reset:	global
Address:	160390h-160393h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_AUX_C
Reset:	global
Address:	160690h-160693h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_GRP_C
Reset:	global
Address:	160890h-160893h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_LN0_C
Reset:	global
Address:	160990h-160993h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_LN1_C
Reset:	global
Address:	160A90h-160A93h
Name:	PORT_TX_DW4
ShortName:	PORT_TX_DW4_LN2_C

<b>PORT_TX_DW4</b>					
Reset:	global				
Address:	160B90h-160B93h				
Name:	PORT_TX_DW4				
ShortName:	PORT_TX_DW4_LN3_C				
Reset:	global				
DWord	Bit	Description			
0	31	<b>Loadgen Select</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
	Access:	R/W			
	30:24	<b>Spare</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
	Access:	R/W			
	23	<b>BS Comp Ovrđ</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W	
	Access:	R/W			
	22:18	<b>Rterm Limit</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">10000b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Default Value:	10000b	Access:
Default Value:	10000b				
Access:	R/W				
17:12	<b>Post Cursor 1</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> o_txscaling_coeff[17:12]	Access:	R/W		
Access:	R/W				
11:6	<b>Post Cursor 2</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> o_txscaling_coeff[11:6]	Access:	R/W		
Access:	R/W				
5:0	<b>Cursor Coeff</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">011000b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> o_txscaling_coeff[5:0]	Default Value:	011000b	Access:	R/W
Default Value:	011000b				
Access:	R/W				

## PORT\_TX\_DW5

PORT_TX_DW5	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	162394h-162397h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_AUX_A
Reset:	global
Address:	162694h-162697h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_GRP_A
Reset:	global
Address:	162894h-162897h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_LN0_A
Reset:	global
Address:	162994h-162997h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_LN1_A
Reset:	global
Address:	162A94h-162A97h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_LN2_A
Reset:	global
Address:	162B94h-162B97h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_LN3_A
Reset:	global
Address:	6C394h-6C397h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_AUX_B
Reset:	global
Address:	6C694h-6C697h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_GRP_B



PORT_TX_DW5	
Reset:	global
Address:	6C894h-6C897h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_LN0_B
Reset:	global
Address:	6C994h-6C997h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_LN1_B
Reset:	global
Address:	6CA94h-6CA97h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_LN2_B
Reset:	global
Address:	6CB94h-6CB97h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_LN3_B
Reset:	global
Address:	160394h-160397h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_AUX_C
Reset:	global
Address:	160694h-160697h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_GRP_C
Reset:	global
Address:	160894h-160897h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_LN0_C
Reset:	global
Address:	160994h-160997h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_LN1_C
Reset:	global
Address:	160A94h-160A97h
Name:	PORT_TX_DW5
ShortName:	PORT_TX_DW5_LN2_C

<b>PORT_TX_DW5</b>								
Reset:	global							
Address:	160B94h-160B97h							
Name:	PORT_TX_DW5							
ShortName:	PORT_TX_DW5_LN3_C							
Reset:	global							
DWord	Bit	Description						
0	31	<b>TX Training Enable</b>						
		Access: <span style="float: right;">R/W</span>						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">enable</td> </tr> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">disable</td> </tr> </tbody> </table>	Value	Name	1b	enable	0b	disable
		Value	Name					
	1b	enable						
	0b	disable						
	30	<b>Disable 2tap</b>						
		Access: <span style="float: right;">R/W</span>						
		ospare2[5]						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Enable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Disable</td> </tr> </tbody> </table>	Value	Name	0b	Enable	1b	Disable
	Value	Name						
	0b	Enable						
	1b	Disable						
	29	<b>Disable 3tap</b>						
Access: <span style="float: right;">R/W</span>								
ospare2[5]								
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Enable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Disable</td> </tr> </tbody> </table>		Value	Name	0b	Enable	1b	Disable	
Value	Name							
0b	Enable							
1b	Disable							
28:27	<b>Spare 28 27</b>							
	Access: <span style="float: right;">R/W</span> ospare2[4:3]							
26	<b>Cursor Program</b>							
	Access: <span style="float: right;">R/W</span>							
	ospare2[2]							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Enable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Disable</td> </tr> </tbody> </table>	Value	Name	0b	Enable	1b	Disable	
Value	Name							
0b	Enable							
1b	Disable							
25	<b>Coeff Polarity</b>							
	Access: <span style="float: right;">R/W</span> ospare2[1]							

PORT_TX_DW5		
	Value	Name
	0b	Enable
	1b	Disable
24	<b>Spare 24</b>	
	Access:	R/W
	ospare2[0]	
23:21	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
20:18	<b>Scaling Mode Sel</b>	
	Default Value:	010b
	Access:	R/W
17:16	<b>Decode Timer Sel</b>	
	Default Value:	01b
	Access:	R/W
15:11	<b>CR Scaling Coef</b>	
	Access:	R/W
10:6	<b>Spare 10 6</b>	
	Access:	R/W
	o_tx_vswing[10:6]	
5:3	<b>Rterm Select</b>	
	Access:	R/W
	o_tx_vswing[5:3]	
2:0	<b>Spare 2 0</b>	
	Access:	R/W
	o_tx_vswing[2:0]	

## PORT\_TX\_DW6

<b>PORT_TX_DW6 - PORT_TX_DW6</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	162398h-16239Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_AUX_A
Reset:	global
Address:	162698h-16269Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_GRP_A
Reset:	global
Address:	162898h-16289Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_LN0_A
Reset:	global
Address:	162998h-16299Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_LN1_A
Reset:	global
Address:	162A98h-162A9Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_LN2_A
Reset:	global
Address:	162B98h-162B9Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_LN3_A
Reset:	global
Address:	6C398h-6C39Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_AUX_B
Reset:	global
Address:	6C698h-6C69Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_GRP_B



<b>PORT_TX_DW6 - PORT_TX_DW6</b>	
Reset:	global
Address:	6C898h-6C89Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_LN0_B
Reset:	global
Address:	6C998h-6C99Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_LN1_B
Reset:	global
Address:	6CA98h-6CA9Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_LN2_B
Reset:	global
Address:	6CB98h-6CB9Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_LN3_B
Reset:	global
Address:	160398h-16039Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_AUX_C
Reset:	global
Address:	160698h-16069Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_GRP_C
Reset:	global
Address:	160898h-16089Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_LN0_C
Reset:	global
Address:	160998h-16099Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_LN1_C
Reset:	global
Address:	160A98h-160A9Bh
Name:	PORT_TX_DW6
ShortName:	PORT_TX_DW6_LN2_C



<b>PORT_TX_DW6 - PORT_TX_DW6</b>		
Reset:	global	
Address:	160B98h-160B9Bh	
Name:	PORT_TX_DW6	
ShortName:	PORT_TX_DW6_LN3_C	
Reset:	global	
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	7	<b>o_func_ovrd_en</b>
Access: R/W ovrd enable signal		
6:1	<b>o_ldo_ref_sel_cri</b>	
	Access: R/W ovrd for ldo_ref_sel	
0	<b>o_ldo_bypass_cri</b>	
	Access: R/W ovrd for ldo bypass	



## PORT\_TX\_DW7

PORT_TX_DW7	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	16239Ch-16239Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_AUX_A
Reset:	global
Address:	16269Ch-16269Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_GRP_A
Reset:	global
Address:	16289Ch-16289Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_LN0_A
Reset:	global
Address:	16299Ch-16299Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_LN1_A
Reset:	global
Address:	162A9Ch-162A9Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_LN2_A
Reset:	global
Address:	162B9Ch-162B9Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_LN3_A
Reset:	global
Address:	6C39Ch-6C39Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_AUX_B
Reset:	global
Address:	6C69Ch-6C69Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_GRP_B

<b>PORT_TX_DW7</b>	
Reset:	global
Address:	6C89Ch-6C89Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_LN0_B
Reset:	global
Address:	6C99Ch-6C99Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_LN1_B
Reset:	global
Address:	6CA9Ch-6CA9Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_LN2_B
Reset:	global
Address:	6CB9Ch-6CB9Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_LN3_B
Reset:	global
Address:	16039Ch-16039Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_AUX_C
Reset:	global
Address:	16069Ch-16069Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_GRP_C
Reset:	global
Address:	16089Ch-16089Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_LN0_C
Reset:	global
Address:	16099Ch-16099Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_LN1_C
Reset:	global
Address:	160A9Ch-160A9Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_LN2_C



## PORT\_TX\_DW7

Reset:	global
Address:	160B9Ch-160B9Fh
Name:	PORT_TX_DW7
ShortName:	PORT_TX_DW7_LN3_C
Reset:	global

DWord	Bit	Description
0	31	<b>Spare 31</b>
		Access: <span style="float: right;">R/W</span>
	30:24	<b>N Scalar</b>
		Default Value: <span style="float: right;">7Fh</span>
		Access: <span style="float: right;">R/W</span>
	23:0	<b>Spare 23 0</b>
	Access: <span style="float: right;">R/W</span>	

## PORT\_TX\_DW8

<b>PORT_TX_DW8</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	1623A0h-1623A3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_AUX_A
Reset:	global
Address:	1626A0h-1626A3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_GRP_A
Reset:	global
Address:	1628A0h-1628A3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_LN0_A
Reset:	global
Address:	1629A0h-1629A3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_LN1_A
Reset:	global
Address:	162AA0h-162AA3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_LN2_A
Reset:	global
Address:	162BA0h-162BA3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_LN3_A
Reset:	global
Address:	6C3A0h-6C3A3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_AUX_B
Reset:	global
Address:	6C6A0h-6C6A3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_GRP_B



<b>PORT_TX_DW8</b>	
Reset:	global
Address:	6C8A0h-6C8A3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_LN0_B
Reset:	global
Address:	6C9A0h-6C9A3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_LN1_B
Reset:	global
Address:	6CAA0h-6CAA3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_LN2_B
Reset:	global
Address:	6CBA0h-6CBA3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_LN3_B
Reset:	global
Address:	1603A0h-1603A3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_AUX_C
Reset:	global
Address:	1606A0h-1606A3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_GRP_C
Reset:	global
Address:	1608A0h-1608A3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_LN0_C
Reset:	global
Address:	1609A0h-1609A3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_LN1_C
Reset:	global
Address:	160AA0h-160AA3h
Name:	PORT_TX_DW8
ShortName:	PORT_TX_DW8_LN2_C

<b>PORT_TX_DW8</b>												
Reset:	global											
Address:	160BA0h-160BA3h											
Name:	PORT_TX_DW8											
ShortName:	PORT_TX_DW8_LN3_C											
Reset:	global											
DWord	Bit	Description										
0	31	<b>odcc_clkssel</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> DCC clock select	Default Value:	0b	Access:	R/W						
	Default Value:	0b										
	Access:	R/W										
	30:29	<b>odcc_clk_div_sel</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b,01b</td> <td style="text-align: center;">div2</td> </tr> <tr> <td style="text-align: center;">10b</td> <td style="text-align: center;">div4 <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">11b</td> <td style="text-align: center;">div8</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	00b,01b	div2	10b	div4 <b>[Default]</b>	11b	div8
	Access:	R/W										
	Value	Name										
	00b,01b	div2										
	10b	div4 <b>[Default]</b>										
	11b	div8										
	28:24	<b>odcc_code_ovrd</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">10000b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Default Value:	10000b	Access:	R/W						
Default Value:	10000b											
Access:	R/W											
23	<b>odcc_code_ovrd_en</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W									
Access:	R/W											
22	<b>odccfuse_en</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W									
Access:	R/W											
21	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W									
Access:	R/W											
20:16	<b>odcc_lower_limit</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">00011b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Default Value:	00011b	Access:	R/W							
Default Value:	00011b											
Access:	R/W											
15	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Access:	R/W									
Access:	R/W											
14:13	<b>idcc_code_therm_4_3</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">10b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>	Default Value:	10b	Access:	R/W							
Default Value:	10b											
Access:	R/W											

<b>PORT_TX_DW8</b>		
	12:8	<b>idcc_code</b>
		Default Value: 10000b Access: R/W
	7:5	<b>idcc_code_therm_2_0</b>
		Access: R/W
	4:0	<b>odcc_upper_limit</b>
		Default Value: 11100b Access: R/W



## POST\_CSC\_CC2\_DATA

<b>POST_CSC_CC2_DATA</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	4A50Ch-4A50Fh		
Name:	Pipe Post CSC CC2 Data		
ShortName:	POST_CSC_CC2_DATA_A		
Reset:	soft		
Address:	4AD0Ch-4AD0Fh		
Name:	Pipe Post CSC CC2 Data		
ShortName:	POST_CSC_CC2_DATA_B		
Reset:	soft		
<p>These are the precision palette entries used for the 10 bpc and 12 bpc gamma. The Precision Palette Index Value indicates the precision palette location to be accessed through this register.</p>			
<b>Programming Notes</b>			
<p>For 10 bpc, program with the color 10 bit palette entry fraction value. For 12 bpc gamma odd indexes, program with the upper 10 bits of the color palette entry fraction value. For 12 bpc gamma even indexes, program the MSBs with the lower 6 bits of the color palette entry fraction value, then program all 0s in the LSBs.</p>			
<p>For 12 bit Logarithmic Gamma Mode, the first 510 gamma entries are stored in the precision palette with 16 bits per color in a 0.16 format with 0 integer and 16 fractional bits (upper 10 bits in odd indexes, lower 6 bits in even indexes)</p>			
<b>Restriction</b>			
<p>This register must be written only as a full 32 bit dword. Byte or word writes are not supported.</p>			
DWord	Bit	Description	
0	31:30	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	29:20	<b>Red Precision Palette Entry</b>	
		Default Value:	UUUUUUUUUUUb
		Access:	R/W
		Red precision palette entry value.	
	19:10	<b>Green Precision Palette Entry</b>	
		Default Value:	UUUUUUUUUUUb
Access:		R/W	
Green precision palette entry value.			



POST_CSC_CC2_DATA		
	9:0	<b>Blue Precision Palette Entry</b>
		Default Value: UUUUUUUUUUUb
		Access: R/W
		Blue precision palette entry value.

## POST\_CSC\_CC2\_INDEX

POST_CSC_CC2_INDEX				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	4A508h-4A50Bh			
Name:	Pipe Post CSC CC2 Index			
ShortName:	POST_CSC_CC2_INDEX_A			
Reset:	soft			
Address:	4AD08h-4AD0Bh			
Name:	Pipe Post CSC CC2 Index			
ShortName:	POST_CSC_CC2_INDEX_B			
Reset:	soft			
This index controls access to the array of CSC CC2 data values.				
DWord	Bit	Description		
0	31:16	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	15	<b>Index Auto Increment</b>		
		Access:	R/W	
		This field enables the index auto increment.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	No Increment	Do not automatically increment the index value.
	1b	Auto Increment	Increment the index value with each read or write to the data register.	
	14:10	<b>Reserved</b>		
Access:		RO		
Format:		MBZ		
9:0	<b>Index Value</b>			
	Access:	R/W		
	This field indicates the data location to be accessed through the data register. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the current automatically calculated index value can be read here, and the index will roll over to 0 after reaching the end of the allowed range.			
	<b>Value</b>	<b>Name</b>		
	[0,1023]			



## Power Clock State Register

PWR_CLK_STATE - Power Clock State Register						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
_Custom_GTIReset:	DEV					
Address:	020C8h-020CBh					
Name:	PWR_CLK_STATE					
ShortName:	PWR_CLK_STATE_RCSUNIT_BE_COMPUTE					
Address:	1A0C8h-1A0CBh					
Name:	PWR_CLK_STATE					
ShortName:	PWR_CLK_STATE_CCSUNIT_BE_COMPUTE0					
Address:	1C0C8h-1C0CBh					
Name:	PWR_CLK_STATE					
ShortName:	PWR_CLK_STATE_CCSUNIT_BE_COMPUTE1					
Address:	1E0C8h-1E0CBh					
Name:	PWR_CLK_STATE					
ShortName:	PWR_CLK_STATE_CCSUNIT_BE_COMPUTE2					
Address:	260C8h-260CBh					
Name:	PWR_CLK_STATE					
ShortName:	PWR_CLK_STATE_CCSUNIT_BE_COMPUTE3					
<p>This register contains the mode selection for configuring render engine to attain desired performance and power requirements for a given context. This register is render context save/restored. This register must be initialized correctly when the context is submitted for the first time. This register is context save/restored as part of Exec-List context image in both Exec-List and Ring-Buffer mode of scheduling. This register contents are valid only when "Enable" bit [31] of the register is set.</p>						
Programming Notes						
<p>This register is only functional for RenderCS. This register must not be exercised in VideoCS, BlitterCS and VideoEnhancementCS.</p>						
<p>This register must not be programmed directly through CPU MMIO cycle.</p> <p><b>Exec-List Scheduling Mode:</b> Every context can have its own required render engine configuration by programming this register appropriately in the logical render context image in memory (LRCA) before submitting the context to the execlist submit port. This register must not be programmed using MI_LOAD_REGISTER_IMM command in ring buffer or in batch buffer.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>	Access:	R/W	Format:	PBC
Access:	R/W					
Format:	PBC					

## Power Down Delay

POWER_DOWN_DELAY - Power Down Delay								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	0A040h							
DWord	Bit	Description						
0	31:16	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	15:0	<b>Delay</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Default Value:	0	Access:	R/W Lock	_Custom_GTIReset:	BUS
		Default Value:	0					
		Access:	R/W Lock					
_Custom_GTIReset:	BUS							
<p>Number of cuclk to wait after GPM has received Block ack from MGSR and before GPM does Message Channel Flush.            Default: 0000h (0 clk)            Applies to GT C6 entry, Render Power down &amp; Media Power Down.            Notes: MGSR can send posted cycle into GT. To make sure cycle reaches the streamers and BUSY message reaches to GPM , this register can be programmed to add delay to GT/Render/Media Power down flows.            Lock bit for this register is in : A180[31]</p>								



## Power Management Capabilities

PMCAP_0_2_0_PCI - Power Management Capabilities			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	000D2h		
This register provides information on the capabilities of the function related to power management.			
DWord	Bit	Description	
0	15:11	<b>PME Support</b>	
		Default Value:	00000b
		Access:	RO
		_Custom_GTIReset:	BUS
		This field indicates the power states in which the IGD may assert PME#. Hardwired to 0 to indicate that the IGD does not assert the PME# signal.	
10		<b>D2 Support</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
		Hardwired to 0 to indicate the D2 power management state is not supported.	
9		<b>D1 Support</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
		Hardwired to 0 to indicate that the D1 power management state is not supported.	
8:6		<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
5		<b>Device Specific Initialization</b>	
		Default Value:	1b
		Access:	RO
		_Custom_GTIReset:	BUS
		Hardwired to 1 to indicate that special initialization of the IGD is required before generic class device driver is to use it.	

## PMCAP\_0\_2\_0\_PCI - Power Management Capabilities

	4	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	3	<b>PME Clock</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
		Hardwired to 0 to indicate IGD does not support PME# generation.	
	2:0	<b>Version</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
		<b>Description</b>	
	Hardwired to 011b to indicate that there are 4 bytes of power management registers implemented and that this device complies with revision 1.2 of the PCI Power Management Interface Specification.		
	<b>Value</b>	<b>Name</b>	
	011b	<b>[Default]</b>	



## Power Management Capabilities ID

PMCAPID_0_2_0_PCI - Power Management Capabilities ID								
Register Space:	PCI: 0/2/0							
Size (in bits):	16							
Address:	000D0h							
This register contains the PCI Power Management Capability ID and the next capability pointer.								
DWord	Bit	Description						
0	15:8	<b>Next Capability Pointer</b> <table border="1"><tr><td>Default Value:</td><td>00000000b</td></tr><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> <p>This is a hardwired pointer to the next item in the capabilities list.</p>	Default Value:	00000000b	Access:	RO	_Custom_GTIReset:	BUS
	Default Value:	00000000b						
Access:	RO							
_Custom_GTIReset:	BUS							
7:0	<b>Capability Identifier</b> <table border="1"><tr><td>Default Value:</td><td>00000001b</td></tr><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> <p>Hardwired to 01h for power management.</p>	Default Value:	00000001b	Access:	RO	_Custom_GTIReset:	BUS	
Default Value:	00000001b							
Access:	RO							
_Custom_GTIReset:	BUS							



## Power Management Control and Status

PMCS_0_2_0_PCI - Power Management Control and Status			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	000D4h		
DWord	Bit	Description	
0	15	<b>PME Status</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIRreset:	BUS
			This bit is hardwired to 0 to indicate that IGD does not support PME# generation from D3 (cold).
	14:13	<b>Data Scale</b>	
		Default Value:	00b
		Access:	RO
		_Custom_GTIRreset:	BUS
			This field is hardwired to 00 to indicate IGD does not support data register.
	12:9	<b>Data Select</b>	
		Default Value:	0000b
		Access:	RO
		_Custom_GTIRreset:	BUS
			This field is hardwired to 0h to indicate IGD does not support data register.
8	<b>PME Enable</b>		
	Default Value:	0b	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
		This bit is hardwired to 0 to indicate that PME# assertion from D3 (cold) is disabled.	
7:4	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
3	<b>No Soft Reset</b>		
	Default Value:	1	
	Access:	RO	
		When set (1), this bit indicates that devices transitioning from D3hot to D0 because of	

## PMCS\_0\_2\_0\_PCI - Power Management Control and Status

		<p>PowerState commands do not perform an internal reset. Configuration Context is preserved. Upon transition from the D3hot to the D0 Initialized state, no additional operating system intervention is required to preserve Configuration Context beyond writing the PowerState bits. When clear (0), devices do perform an internal reset upon transitioning from D3hot to D0 via software control of the PowerState bits. Configuration Context is lost when performing the soft reset. Upon transition from the D3hot to the D0 state, full reinitialization sequence is needed to return the device to D0 Initialized. Regardless of this bit, devices that transition from D3hot to D0 by a system or bus segment reset will return to the device state D0 Uninitialized with only PME context preserved if PME is supported and enabled.</p>	
	2	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	1:0	<b>Power State</b>	
		Default Value:	00b
		Access:	R/W Variant
		_Custom_GTIReset:	BUS
		<p>This field indicates the current power state of the IGD and can be used to set the IGD into a new power state. If software attempts to write an unsupported state to this field, write operation must complete normally on the bus, but the data is discarded and no state change occurs. Behavior of the graphics controller in supported states is detailed in the power management section of the Bspec. Bits[1:0]Power state00:D0Default01:D1Not Supported10:D2Not Supported11:D3</p>	

## PP\_CONTROL

PP_CONTROL			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	C7204h-C7207h		
Name:	Panel Power Control		
ShortName:	PP_CONTROL		
Reset:	soft		
DWord	Bit	Description	
0	31:16	<b>Reserved</b>	
		Access: R/W	
	15:9	<b>Reserved</b>	
		Access: RO	
		Format: MBZ	
	8:4	<b>Power Cycle Delay</b>	
		Access: R/W	
		This field provides the delay for the eDP T12 time; the shortest time from panel power disable to power enable. If panel power power state target is set to on during this delay, the power on sequence will not commence until the delay is complete. The value should be programmed to (desired delay / 100 milliseconds) + 1. Writing a value of 0 selects no delay or is used to abort the delay if it is active.	
		<b>Value</b>	<b>Name</b>
		00000b	No delay
00101b		400 mS	
<b>Restriction</b>			
A correct value must be programmed before enabling panel power.			
3	<b>VDD Override</b>		
	Access: R/W		
	This bit is used to force on VDD for the embedded DisplayPort panel so AUX transactions can occur without enabling the panel power sequence. This is intended for panels that require VDD to be asserted before accessing AUX port on the receiver.		
	<b>Value</b>	<b>Name</b>	
	0b	Not Force	
	1b	Force	
	<b>Restriction</b>		
When software clears this bit from '1' to '0' (disable VDD override) it must ensure that T4 power			

<b>PP_CONTROL</b>			
	cycle delay is met before setting this bit to '1' again.		
2	<b>Backlight Enable</b>		
	Access:	R/W	
	This field enables the backlight when hardware is in the correct panel power sequence state.		
	<b>Value</b>	<b>Name</b>	
	0b	Disable	
	1b	Enable	
1	<b>Power Down on Reset</b>		
	Access:	R/W	
	This field selects whether the panel will run the power down sequence when a reset is detected		
	<b>Value</b>	<b>Name</b>	
		0b	Do not run power down on reset
		1b	Run power down on reset
<b>Programming Notes</b>			
Setting power down on reset is recommended for panel protection.			
0	<b>Power State Target</b>		
	Access:	R/W	
	This field sets the panel power state target. It can be written at any time and takes effect at the completion of any current power cycle.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	Off
	1b	On	If panel power is currently off, the power on sequence starts immediately. If a power off sequence is currently in progress, the power on sequence starts after the power off state is reached and the power cycle delay is met.
<b>Restriction</b>			
A correct Power Cycle Delay value must be programmed before enabling panel power.			

## PP\_OFF\_DELAYS

PP_OFF_DELAYS		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	C720Ch-C720Fh	
Name:	Panel Power Off Sequencing Delays	
ShortName:	PP_OFF_DELAYS	
Reset:	soft	
DWord	Bit	Description
0	31:29	<b>Reserved</b>
		Access: RO
		Format: MBZ
	28:16	<b>Power Down delay</b>
	Access: R/W	
	<p>This fields provides the delay during power down.            Software programs this field with the time delay for the eDP T10 time value; the time from source ending valid video data to source disabling panel power.            Software controls the source valid video data output.            The time unit is 100us.</p>	
15:13	<b>Reserved</b>	
	Access: RO	
	Format: MBZ	
12:0	<b>Backlight Off to Power Down</b>	
	Access: R/W	
	<p>This field provides the backlight off to power down delay.            Software programs this field with the time delay for the eDP T9 time value; the time from backlight disable to source ending valid video data.            Software controls the backlight disable and source valid video data output.            The time unit is 100us.</p>	



## PP\_ON\_DELAYS

<b>PP_ON_DELAYS</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	C7208h-C720Bh	
Name:	Panel Power On Sequencing Delays	
ShortName:	PP_ON_DELAYS	
Reset:	soft	
DWord	Bit	Description
0	31:29	<b>Reserved</b>
		Access: RO
		Format: MBZ
	28:16	<b>Power Up Delay</b>
Access: R/W		
		<p>This field provides the delay during panel power up. Software programs this field with the delay for eDP T3; the time from enabling panel power to when the sink HPD and AUX channel should be ready. Software controls when AUX channel transactions start. The time unit is 100us.</p>
15:13	<b>Reserved</b>	
	Access: RO	
	Format: MBZ	
12:0	<b>Power On to Backlight On</b>	
	Access: R/W	
		<p>This field provides the power on to backlight enable delay. Software controls the source valid video data output and can enable backlight after this delay has been met. Hardware will not allow the backlight to enable until after the power up delay (eDP T3) and this delay have passed. The time unit is 100us.</p>

## PP\_STATUS

PP_STATUS				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	C7200h-C7203h			
Name:	Panel Power Status			
ShortName:	PP_STATUS			
Reset:	soft			
DWord	Bit	Description		
0	31	<b>Panel Power On Status</b>		
		Access:	RO	
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	Off	Panel power down has completed. A power cycle delay may be currently active.
	1b	On	Panel is currently powered up or is currently in the power down sequence.	
	<b>Programming Notes</b>			
	Software is responsible for enabling the embedded panel display only at the correct point as defined in the mode set sequence.			
	30	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
29:28	<b>Power Sequence Progress</b>			
	Access:	RO		
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	00b	None	Panel is not in a power sequence	
	01b	Power Up	Panel is in a power up sequence (may include power cycle delay)	
	10b	Power Down	Panel is in a power down sequence	
11b	Reserved	Reserved		
27	<b>Power Cycle Delay Active</b>			
	Access:	RO		
	Power cycle delays occur after a panel power down sequence or after a hardware reset.			
	<b>Value</b>	<b>Name</b>		
	0b	Not Active <b>[Default]</b>		
1b	Active			

PP_STATUS		
	26:4	<b>Reserved</b>
		Access: RO
		Format: MBZ
	3:0	<b>Reserved</b>
Access: RO		



## PPPR

PPPR - PPPR								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	124824h							
GT uses this register to post pending page requests to software, such as x86 page faults. A write to this register triggers an MSI per the registers PRESTS, PRECTL, PREDATA, PREADR, and PREUADR.								
DWord	Bit	Description						
0	31:1	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	0	<b>POST PENDING PAGE REQUEST</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>WO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Default Value:	0h	Access:	WO	_Custom_GTIReset:	BUS
		Default Value:	0h					
		Access:	WO					
_Custom_GTIReset:	BUS							
Post Pending Page Request								



## PPRO

PPRO - PPRO		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	124820h	
GT uses this register to post Page Request Queue overflow faults		
DWord	Bit	Description
0	31:1	<b>Reserved</b>
		Access: RO
		Format: MBZ
0	0	<b>POST PAGE REQUEST OVERFLOW FAULT</b>
		Default Value: 0h
		Access: WO
		_Custom_GTIRreset: BUS
Post Page Request overflow fault		

## PRE\_CSC\_CC2\_GAMC\_DATA

PRE_CSC_CC2_GAMC_DATA																																																																			
Register Space:	MMIO: 0/2/0																																																																		
Access:	R/W																																																																		
Size (in bits):	32																																																																		
Address:	4A504h-4A507h																																																																		
Name:	Pipe Pre CSC CC2 Gamma Data																																																																		
ShortName:	PRE_CSC_CC2_GAMC_DATA_A																																																																		
Reset:	soft																																																																		
Address:	4AD04h-4AD07h																																																																		
Name:	Pipe Pre CSC CC2 Gamma Data																																																																		
ShortName:	PRE_CSC_CC2_GAMC_DATA_B																																																																		
Reset:	soft																																																																		
Description																																																																			
<p>PRE_CSC_CC2_GAMC_INDEX and PRE_CSC_CC2_GAMC_DATA registers are used to program the values that determine the characteristics of the gamma correction for the pipe pixel data before Color Space Conversion. Additional gamma correction can be done after the Color Space Conversion, if needed.</p> <p>The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1.</p> <p>For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the 129 gamma entries to create the result value. The first 128 entries are stored as 12 bits per color in an unsigned 0.12 format with 0 integer and 12 fractional. The 129th entry is stored as 13 bits per color in a signed 1.12 format with 1 integer and 12 fractional bits.</p> <p>For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.</p> <p>Pre CSC CC2 Gamma correction gets enabled or disabled based on the "Pipe Pre CSC CC2 Gamma Enable" bit in the GAMMA_MODE register. The same set of values is used for gamma correction of the red, blue and green channels.</p> <p>See Pipe Gamma for an example gamma curve diagram.</p>																																																																			
Programming Notes																																																																			
<p>To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 1.0. For inputs of 0 to 1.0, multiply the input value by 128 to find the gamma entry number, then store the desired gamma result in that entry.</p> <p>Recommended sRGB degamma programming:</p> <table border="1"> <thead> <tr> <th>Index</th> <th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th> </tr> </thead> <tbody> <tr> <td>Values</td> <td>0</td><td>3</td><td>6</td><td>8</td><td>B</td><td>D</td><td>10</td><td>13</td><td>16</td><td>1A</td><td>1E</td><td>21</td><td>25</td><td>2A</td><td>2F</td><td>35</td><td>3B</td><td>41</td><td>48</td><td>4F</td><td>56</td><td>5E</td><td>66</td><td>6F</td><td>78</td><td>82</td><td>8C</td><td>96</td><td>A1</td><td>AC</td><td>B8</td><td>C4</td> </tr> </tbody> </table>		Index	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	Values	0	3	6	8	B	D	10	13	16	1A	1E	21	25	2A	2F	35	3B	41	48	4F	56	5E	66	6F	78	82	8C	96	A1	AC	B8	C4
Index	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31																																			
Values	0	3	6	8	B	D	10	13	16	1A	1E	21	25	2A	2F	35	3B	41	48	4F	56	5E	66	6F	78	82	8C	96	A1	AC	B8	C4																																			

## PRE\_CSC\_CC2\_GAMC\_DATA

Index	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
Values	D0	D0	E9	F9	107	116	126	136	146	157	168	17A	18C	19F	1B3	1C7	1D0	1F0	206	21C	232	249	261	279	292	2AB	2C5	2E0	2FB	316	333	34F

Index	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
Values	36D	38B	39A	39C	3E8	408	429	44B	46D	48F	49B	4D7	4FB	520	546	56C	593	5BB	5E3	60C	636	660	68B	6BB	6E3	710	73D	76B	79A	7CA	7FA	82B

Index	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	
Values	85C	88E	8C1	8F5	929	95E	994	9CA	A01	A39	A71	AA4	AE8	B1E	B59	B96	BD2	C10	C4E	C8D	CC	CC	D0C	D4D	D8F	DD2	E15	E59	E8D	E93	ED1	F09	F68	1000

### Restriction

Restriction : The gamma curve must be flat or increasing, never decreasing. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

DWord	Bit	Description
0	31:25	<b>Reserved</b>
		Access: RO
		Format: MBZ
	24:13	<b>Reserved</b>
		Access: RO
		Format: MBZ
	12:0	<b>Gamma Value</b>
		Default Value: 000000000000b
		Access: R/W
Format: U1.12		

## PRE\_CSC\_CC2\_GAMC\_INDEX

PRE_CSC_CC2_GAMC_INDEX										
Register Space:	MMIO: 0/2/0									
Size (in bits):	32									
Address:	4A500h-4A503h									
Name:	Pipe Pre CSC CC2 Gamma Index									
ShortName:	PRE_CSC_CC2_GAMC_INDEX_A									
Reset:	soft									
Address:	4AD00h-4AD03h									
Name:	Pipe Pre CSC CC2 Gamma Index									
ShortName:	PRE_CSC_CC2_GAMC_INDEX_B									
Reset:	soft									
DWord	Bit	Description								
0	31:11	<b>Reserved</b>								
		Access: RO								
	Format: MBZ									
	10	<b>Index Auto Increment</b> This field enables the index auto increment. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Increment</td> <td>Do not automatically increment the index value.</td> </tr> <tr> <td>1b</td> <td>Auto Increment [Default]</td> <td>Increment the index value with each read or write to the data register.</td> </tr> </tbody> </table>	Value	Name	Description	0b	No Increment	Do not automatically increment the index value.	1b	Auto Increment [Default]
Value	Name	Description								
0b	No Increment	Do not automatically increment the index value.								
1b	Auto Increment [Default]	Increment the index value with each read or write to the data register.								
9:8	<b>Reserved</b> Access: RO Format: MBZ									
7:0	<b>Index Value</b> Access: Write/Read Status									
	This index controls access to the array of pipe pre color space conversion CC2 gamma values. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the current automatically calculated index value can be read here, and the index will roll over to 0 after reaching the end of the allowed range. While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value.									
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,128]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,128]						
Value	Name									
[0,128]										



## PRE\_CSC\_GAMC\_DATA

PRE_CSC_GAMC_DATA	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	4A488h-4A48Bh
Name:	Pipe Pre CSC Gamma Data
ShortName:	PRE_CSC_GAMC_DATA_A
Reset:	soft
Address:	4AC88h-4AC8Bh
Name:	Pipe Pre CSC Gamma Data
ShortName:	PRE_CSC_GAMC_DATA_B
Reset:	soft
Address:	4B488h-4B48Bh
Name:	Pipe Pre CSC Gamma Data
ShortName:	PRE_CSC_GAMC_DATA_C
Reset:	soft
Address:	4BC88h-4BC8Bh
Name:	Pipe Pre CSC Gamma Data
ShortName:	PRE_CSC_GAMC_DATA_D
Reset:	soft
Description	
<p>PRE_CSC_GAMC_INDEX and PRE_CSC_GAMC_DATA registers are used to program the values that determine the characteristics of the gamma correction for the pipe pixel data before Color Space Conversion. Additional gamma correction can be done after the Color Space Conversion Gamma if desired.</p> <p>The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there are extended gamma entry reference points. All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma calculation.</p> <p>For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 129 gamma entries to create the result value. The first 128 entries are stored as 16 bits per color in an unsigned 0.16 format with 0 integer and 16 fractional. The 129<sup>th</sup>, 130<sup>th</sup> and 131<sup>th</sup> entries are stored as 19 bits per color in an unsigned 3.16 format with 3 integer and 16 fractional bits.</p> <p>For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 129<sup>th</sup> and 130<sup>th</sup> gamma entries to create the result value.</p> <p>For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 130<sup>th</sup> and 131<sup>st</sup> gamma entries to create the result value.</p> <p>For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.</p>	

## PRE\_CSC\_GAMC\_DATA

Pre-CSC Gamma correction gets enabled or disabled based on the "Pipe CSC Enable" bit in the PLANE\_COLOR\_CTL register. The same set of values is used for gamma correction of the red, blue and green channels.

See Pipe Gamma for an example gamma curve diagram.

### Programming Notes

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 7.0. For inputs of 0 to 1.0, multiply the input value by 128 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 129<sup>th</sup> gamma entry. For inputs greater than 3.0 and less than or equal to 7.0, store the result for an input of 7.0 in the 130<sup>th</sup> gamma entry.

### Restriction

The gamma curve must be flat or increasing, never decreasing. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

DWord	Bit	Description	
0	31:27	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	26:19	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	18:0	<b>Gamma Value</b>	
		Default Value:	0000000000000000000b
		Access:	R/W
Format:		U3.16	



## PRE\_CSC\_GAMC\_INDEX

PRE_CSC_GAMC_INDEX				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	4A484h-4A487h			
Name:	Pipe Pre CSC Gamma Index			
ShortName:	PRE_CSC_GAMC_INDEX_A			
Reset:	soft			
Address:	4AC84h-4AC87h			
Name:	Pipe Pre CSC Gamma Index			
ShortName:	PRE_CSC_GAMC_INDEX_B			
Reset:	soft			
Address:	4B484h-4B487h			
Name:	Pipe Pre CSC Gamma Index			
ShortName:	PRE_CSC_GAMC_INDEX_C			
Reset:	soft			
Address:	4BC84h-4BC87h			
Name:	Pipe Pre CSC Gamma Index			
ShortName:	PRE_CSC_GAMC_INDEX_D			
Reset:	soft			
DWord	Bit	Description		
0	31:11	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	10	<b>Index Auto Increment</b>		
		Access:	R/W	
		This field enables the index auto increment.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	No Increment	Do not automatically increment the index value.
	1b	Auto Increment [Default]	Increment the index value with each read or write to the data register.	
	9:8	<b>Reserved</b>		
Access:		RO		
Format:		MBZ		



## PRE\_CSC\_GAMC\_INDEX

	7:0	<b>Index Value</b>	
		Access:	Write/Read Status
		<p>This index controls access to the array of pipe pre color space conversion gamma values. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set.</p> <p>When automatically incrementing, the index will roll over to 0 after writing or reading the entire allowed range.</p> <p>While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value.</p>	
		<b>Value</b>	<b>Name</b>
		[0,130]	



## Predicate Rendering Data Result

<b>MI_PREDICATE_RESULT - Predicate Rendering Data Result</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
DWord	Bit	Description	
0	31:1	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
	0	<b>MI_PREDICATE_RESULT</b>	
Access:	R/W		
This bit is the result of the last MI_PREDICATE.			

## Predicate Rendering Data Result 1

<b>MI_PREDICATE_RESULT_1 - Predicate Rendering Data Result 1</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	0241Ch-0241Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_RCSUNIT_CTX
Address:	2241Ch-2241Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_BCSUNIT_CTX
Address:	1C041Ch-1C041Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT0_CTX
Address:	1C441Ch-1C441Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT1_CTX
Address:	1C841Ch-1C841Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VECSUNIT0_CTX
Address:	1D041Ch-1D041Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT2_CTX
Address:	1D441Ch-1D441Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT3_CTX
Address:	1D841Ch-1D841Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VECSUNIT1_CTX
Address:	1E041Ch-1E041Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT4_CTX
Address:	1E441Ch-1E441Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT5_CTX



## MI\_PREDICATE\_RESULT\_1 - Predicate Rendering Data Result 1

Address:	1E841Ch-1E841Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VECSUNIT2_CTX
Address:	1F041Ch-1F041Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT6_CTX
Address:	1F441Ch-1F441Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT7_CTX
Address:	1F841Ch-1F841Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VECSUNIT3_CTX
Address:	1A41Ch-1A41Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_CCSUNIT0_CTX
Address:	1C41Ch-1C41Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_CCSUNIT1_CTX
Address:	1E41Ch-1E41Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_CCSUNIT2_CTX
Address:	2641Ch-2641Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_CCSUNIT3_CTX

DWord	Bit	Description
0	31:1	<b>Reserved</b>
		Access: <span style="float: right;">R/W</span>
	Format: <span style="float: right;">PBC</span>	
0	0	<b>MI_PREDICATE_RESULT_1</b>
		Access: <span style="float: right;">R/W</span>

## Predicate Rendering Data Result 2

<b>MI_PREDICATE_RESULT_2 - Predicate Rendering Data Result 2</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	023BCh-023BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_RCSUNIT
Address:	223BCh-223BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_BCSUNIT
Address:	1C03BCh-1C03BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VCSUNIT0
Address:	1C43BCh-1C43BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VCSUNIT1
Address:	1C83BCh-1C83BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VECSUNIT0
Address:	1D03BCh-1D03BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VCSUNIT2
Address:	1D43BCh-1D43BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VCSUNIT3
Address:	1D83BCh-1D83BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VECSUNIT1
Address:	1E03BCh-1E03BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VCSUNIT4
Address:	1E43BCh-1E43BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VCSUNIT5



## MI\_PREDICATE\_RESULT\_2 - Predicate Rendering Data Result 2

Address:	1E83BCh-1E83BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VECSUNIT2
Address:	1F03BCh-1F03BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VCSUNIT6
Address:	1F43BCh-1F43BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VCSUNIT7
Address:	1F83BCh-1F83BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VECSUNIT3
Address:	1A3BCh-1A3BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_CCSUNIT0
Address:	1C3BCh-1C3BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_CCSUNIT1
Address:	1E3BCh-1E3BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_CCSUNIT2
Address:	263BCh-263BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_CCSUNIT3

DWord	Bit	Description											
0	31:1	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
Format:	MBZ												
0		<b>MI_PREDICATE_RESULT_2</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W</td> </tr> </table> <p>This bit must be loaded with by SW based on GT mode of operation. This register must be loaded appropriately before using MI_SET_PREDICATE command.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;"><b>[Default]</b></td> <td>Indicates GT2 mode and lower slice is disabled.</td> </tr> <tr> <td style="text-align: center;">1h</td> <td></td> <td>Indicates GT3 mode and lower slice is enabled.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0h	<b>[Default]</b>	Indicates GT2 mode and lower slice is disabled.	1h		Indicates GT3 mode and lower slice is enabled.
Access:	R/W												
Value	Name	Description											
0h	<b>[Default]</b>	Indicates GT2 mode and lower slice is disabled.											
1h		Indicates GT3 mode and lower slice is enabled.											

## Predicate Rendering Data Storage

MI_PREDICATE_DATA - Predicate Rendering Data Storage		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	64	
_Custom_GTIReset:	DEV	
DWord	Bit	Description
0	63:32	<b>MI_PREDICATE_DATA_UDW</b> Access: R/W This register is used either as computed value based off the MI_PREDICATE_SRC0 and MI_PREDICATE_SRC1 or a temporary register. See Predicate Rendering section for more details.
	31:0	<b>MI_PREDICATE_DATA_LDW</b> Access: R/W This register is used either as computed value based off the MI_PREDICATE_SRC0 and MI_PREDICATE_SRC1 or a temporary register. See Predicate Rendering section for more details.



## Predicate Rendering Temporary Register0

<b>MI_PREDICATE_SRC0 - Predicate Rendering Temporary Register0</b>		
Register Space: MMIO: 0/2/0		
Access: R/W		
Size (in bits): 64		
_Custom_GTIReset: DEV		
DWord	Bit	Description
0	63:0	<b>MI_PREDICATE_SRC0</b> Access: R/W This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.



## Predicate Rendering Temporary Register1

<b>MI_PREDICATE_SRC1 - Predicate Rendering Temporary Register1</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	63:0	<p><b>MI_PREDICATE_SRC1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.</p>	Access:	R/W
Access:	R/W			



## Predication Mask Register

<b>PREDICATION_MASK - Predication Mask Register</b>	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	021FCh-021FFh
Name:	Predication Mask Register
ShortName:	PREDICATION_MASK_RCSUNIT_CTX
Address:	221FCh-221FFh
Name:	Predication Mask Register
ShortName:	PREDICATION_MASK_BCSUNIT_CTX
Address:	1C01FCh-1C01FFh
Name:	Predication Mask Register
ShortName:	PREDICATION_MASK_VCSUNIT0_CTX
Address:	1C41FCh-1C41FFh
Name:	Predication Mask Register
ShortName:	PREDICATION_MASK_VCSUNIT1_CTX
Address:	1C81FCh-1C81FFh
Name:	Predication Mask Register
ShortName:	PREDICATION_MASK_VECSUNIT0_CTX
Address:	1D01FCh-1D01FFh
Name:	Predication Mask Register
ShortName:	PREDICATION_MASK_VCSUNIT2_CTX
Address:	1D41FCh-1D41FFh
Name:	Predication Mask Register
ShortName:	PREDICATION_MASK_VCSUNIT3_CTX
Address:	1D81FCh-1D81FFh
Name:	Predication Mask Register
ShortName:	PREDICATION_MASK_VECSUNIT1_CTX
Address:	1E01FCh-1E01FFh
Name:	Predication Mask Register
ShortName:	PREDICATION_MASK_VCSUNIT4_CTX
Address:	1E41FCh-1E41FFh
Name:	Predication Mask Register
ShortName:	PREDICATION_MASK_VCSUNIT5_CTX
Address:	1E81FCh-1E81FFh

## PREDICATION\_MASK - Predication Mask Register

Name:	Predication Mask Register		
ShortName:	PREDICATION_MASK_VECSUNIT2_CTX		
Address:	1F01FCh-1F01FFh		
Name:	Predication Mask Register		
ShortName:	PREDICATION_MASK_VCSUNIT6_CTX		
Address:	1F41FCh-1F41FFh		
Name:	Predication Mask Register		
ShortName:	PREDICATION_MASK_VCSUNIT7_CTX		
Address:	1F81FCh-1F81FFh		
Name:	Predication Mask Register		
ShortName:	PREDICATION_MASK_VECSUNIT3_CTX		
Address:	1A1FCh-1A1FFh		
Name:	Predication Mask Register		
ShortName:	PREDICATION_MASK_CCSUNIT0_CTX		
Address:	1C1FCh-1C1FFh		
Name:	Predication Mask Register		
ShortName:	PREDICATION_MASK_CCSUNIT1_CTX		
Address:	1E1FCh-1E1FFh		
Name:	Predication Mask Register		
ShortName:	PREDICATION_MASK_CCSUNIT2_CTX		
Address:	261FCh-261FFh		
Name:	Predication Mask Register		
ShortName:	PREDICATION_MASK_CCSUNIT3_CTX		
<p>Value programmed in this register is used in computation of predication status on executing MI_SET_PREDICATE command.</p> <p>This is a non-privileged registers and context save/restored on a context switch.</p>			
DWord	Bit	Description	
0	31:0	<b>Predication Mask Value</b>	
		Default Value:	00000000h
		Access:	R/W



## Preemption Status

<b>PREEMPTION_STATUS - Preemption Status</b>	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	025ACh-025AFh
Name:	PREEMPTION_STATUS
ShortName:	PREEMPTION_STATUS_RCSUNIT_CTX
Address:	225ACh-225AFh
Name:	PREEMPTION_STATUS
ShortName:	PREEMPTION_STATUS_BCSUNIT_CTX
Address:	1C05ACh-1C05AFh
Name:	PREEMPTION_STATUS
ShortName:	PREEMPTION_STATUS_VCSUNIT0_CTX
Address:	1C45ACh-1C45AFh
Name:	PREEMPTION_STATUS
ShortName:	PREEMPTION_STATUS_VCSUNIT1_CTX
Address:	1C85ACh-1C85AFh
Name:	PREEMPTION_STATUS
ShortName:	PREEMPTION_STATUS_VECSUNIT0_CTX
Address:	1D05ACh-1D05AFh
Name:	PREEMPTION_STATUS
ShortName:	PREEMPTION_STATUS_VCSUNIT2_CTX
Address:	1D45ACh-1D45AFh
Name:	PREEMPTION_STATUS
ShortName:	PREEMPTION_STATUS_VCSUNIT3_CTX
Address:	1D85ACh-1D85AFh
Name:	PREEMPTION_STATUS
ShortName:	PREEMPTION_STATUS_VECSUNIT1_CTX
Address:	1E05ACh-1E05AFh
Name:	PREEMPTION_STATUS
ShortName:	PREEMPTION_STATUS_VCSUNIT4_CTX
Address:	1E45ACh-1E45AFh
Name:	PREEMPTION_STATUS
ShortName:	PREEMPTION_STATUS_VCSUNIT5_CTX

<b>PREEMPTION_STATUS - Preemption Status</b>					
Address:	1E85ACh-1E85AFh				
Name:	PREEMPTION_STATUS				
ShortName:	PREEMPTION_STATUS_VECSUNIT2_CTX				
Address:	1F05ACh-1F05AFh				
Name:	PREEMPTION_STATUS				
ShortName:	PREEMPTION_STATUS_VCSUNIT6_CTX				
Address:	1F45ACh-1F45AFh				
Name:	PREEMPTION_STATUS				
ShortName:	PREEMPTION_STATUS_VCSUNIT7_CTX				
Address:	1F85ACh-1F85AFh				
Name:	PREEMPTION_STATUS				
ShortName:	PREEMPTION_STATUS_VECSUNIT3_CTX				
Address:	1A5ACh-1A5AFh				
Name:	PREEMPTION_STATUS				
ShortName:	PREEMPTION_STATUS_CCSUNIT0_CTX				
Address:	1C5ACh-1C5AFh				
Name:	PREEMPTION_STATUS				
ShortName:	PREEMPTION_STATUS_CCSUNIT1_CTX				
Address:	1E5ACh-1E5AFh				
Name:	PREEMPTION_STATUS				
ShortName:	PREEMPTION_STATUS_CCSUNIT2_CTX				
Address:	265ACh-265AFh				
Name:	PREEMPTION_STATUS				
ShortName:	PREEMPTION_STATUS_CCSUNIT3_CTX				
<p>This register captures the context switch status on a context switch and gets saved as part of the context image. This register doesn't get restored on a context restore. For all functional purpose this register must be read or sampled from the context image in memory and must not be sampled live from reading to this register. This register is for HW internal purpose and must not be programmed by SW.</p>					
DWord	Bit	Description			
0	31:16	<b>Reserved</b>			
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
15:13	<b>CS Engine ID</b>				
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field holds the EngineID of the command streamer on which the context got recently executed.</p>	Access:	RO		
Access:	RO				

## PREEMPTION\_STATUS - Preemption Status

12:7	<b>CS Instance ID</b>		
Access:		RO	
This field holds the InstanceID of the command streamer on which the context got recently executed.			
6:4	<b>Reserved</b>		
Access:		RO	
Format:		MBZ	
3:2	<b>Context Switch Status</b>		
Access:		RO	
This field indicates the preemption boundary and must be inferred based on the value in "Pipeline Selection" field.			
<b>Value</b>	<b>Name</b>	<b>Description</b>	<b>Exists If</b>
0h		<b>Command Boundary:</b> Context switched out on a clean command boundary with no work pending from the commands executed.	
1h		<b>Thread Group Boundary:</b> Context got switched out in middle of workload (Media/GPGPU Walker) execution in Media or GPGPU mode of operation. Workload got preempted on a thread group boundary. HW will resume from the point it got preempted on resubmission of the context.	//PipelineSelection != 0
1h		<b>Object Boundary:</b> Context got switch out in middle of workload (3DPRIMITIVE) execution in 3D mode of operation. Workload got preempted on an object level boundary. HW will resume from the point it got preempted on resubmission of the context.	//PipelineSelection == 0
2h		<b>Mid Thread Boundary:</b> Context got switched out in middle of workload (Media/GPGPU Walker) execution in Media or GPGPU mode of operation. Workload got preempted in middle of thread execution (mid-thread boundary). HW will resume from the point it got preempted on resubmission of the context.	//PipelineSelection != 0
3h	Reserved		
1:0	<b>Pipeline Selection</b>		
Access:		RO	
Format:		U2	
This bit indicates the pipeline select mode (PIPELINE_SELECT) at the time of context switch.			
<b>Value</b>	<b>Name</b>	<b>Description</b>	
0h		3D mode of operation.	
1h		Media mode of operation.	

PREEMPTION_STATUS - Preemption Status			
		2h	GPGPU mode of operation.
		3h	Reserved



## PRERESETMessagingRegister

MSG_RESET_PRE_GCP - PRERESETMessagingRegister			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	0866Ch		
PRE RESET Messaging Register for Clocking Unit			
DWord	Bit	Description	
0	31:30	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	29	<b>Request to Prepare for GSC Reset</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	Prepare for cgscrst_b Domain Reset (GSC).		
	28:21	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
20	<b>Request to Prepare for VEBox3 Reset</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Prepare for cvrst_b Domain Reset (vecs3unit).			
19	<b>Request to Prepare for VEBox2 Reset</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Prepare for cvrst_b Domain Reset (vecs2unit).			
18	<b>Request to Prepare for VEBox1 Reset</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Prepare for cvrst_b Domain Reset (vecs1unit).			
17	<b>Request to Prepare for VEBox0 Reset</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Prepare for cvrst_b Domain Reset (vecs0unit).			



## MSG\_RESET\_PRE\_GCP - PRERESETMessagingRegister

	16	<b>Request to Prepare for SFC3 Reset</b>	Access:	R/W
			_Custom_GTIReset:	BUS
		Prepare for csfcrst_b Domain Reset (vecs0unit).		
	15	<b>Request to Prepare for SFC2 Reset</b>	Access:	R/W
			_Custom_GTIReset:	BUS
		Prepare for csfcrst_b Domain Reset (vecs0unit).		
	14	<b>Request to Prepare for SFC1 Reset</b>	Access:	R/W
			_Custom_GTIReset:	BUS
	Prepare for csfcrst_b Domain Reset (vecs0unit).			
13	<b>Request to Prepare for SFC0 Reset</b>	Access:	R/W	
		_Custom_GTIReset:	BUS	
	Prepare for csfcrst_b Domain Reset (vecs0unit).			
12	<b>Request to Prepare for Media7 Reset</b>	Access:	R/W	
		_Custom_GTIReset:	BUS	
	Prepare for cmrst_b Domain Reset (vcs7unit).			
11	<b>Request to Prepare for Media6 Reset</b>	Access:	R/W	
		_Custom_GTIReset:	BUS	
	Prepare for cmrst_b Domain Reset (vcs6unit).			
10	<b>Request to Prepare for Media5 Reset</b>	Access:	R/W	
		_Custom_GTIReset:	BUS	
	Prepare for cmrst_b Domain Reset (vcs5unit).			
9	<b>Request to Prepare for Media4 Reset</b>	Access:	R/W	
		_Custom_GTIReset:	BUS	
	Prepare for cmrst_b Domain Reset (vcs4unit).			

## MSG\_RESET\_PRE\_GCP - PRERESETMessagingRegister

	8	<b>Request to Prepare for Media3 Reset</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	Prepare for cmrst_b Domain Reset (vcs3unit).		
	7	<b>Request to Prepare for Media2 Reset</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	Prepare for cmrst_b Domain Reset (vcs2unit).		
6	<b>Request to Prepare for Media1 Reset</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Prepare for cmrst_b Domain Reset (vcs1unit).			
5	<b>Request to Prepare for Media0 Reset</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Prepare for cmrst_b Domain Reset (vcs0unit).			
4	<b>Request to Prepare for Render Reset</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Prepare for crrst_b Domain Reset (csunit).			
3	<b>Reserved</b>		
2	<b>Request to Prepare for Blitter Reset</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Prepare for crblitrst_b Domain Reset (bcsunit).			
1	<b>Request to Prepare for Full Reset</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Prepare for all the soft Domain Reset (csunit).			

## MSG\_RESET\_PRE\_GCP - PRERESETMessagingRegister

	0	<b>Request to Prepare for FLR</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Prepare for devrst_b Domain Reset (FLR) Note: All resets except busrst_b are asserted for an FLR.	



## PRIMARY\_SPI\_ADDRESS

PRIMARY_SPI_ADDRESS - PRIMARY_SPI_ADDRESS		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	102080h	
<b>Programming Notes</b>		
This register is used by software running on the CPU die. This register contains the SPI address offset from the SPI region base ID.		
DWord	Bit	Description
0	31:0	<b>PrimarySPIAddress</b>
		Access: R/W
		_Custom_GTIReset: BUS
		This register contains the SPI address offset from the SPI region base ID.

## PRIMARY\_SPI\_ERASE

PRIMARY_SPI_ERASE - PRIMARY_SPI_ERASE			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	102088h		
Programming Notes			
<p>A write to this register will trigger a SPI Flash controller erase command. The triggered erase command will use the supplied data for Region ID and Erase size.</p> <p>A read will return the data value of the last write. The read does not trigger a SPI access.</p>			
DWord	Bit	Description	
0	31:24	<b>ERASEREGIONID</b>	
		Default Value:	01h
		Access:	RO Variant
		_Custom_GTIReset:	BUS
			This byte is the Erase RegionID for an erase command.
	23:16	<b>SPARE</b>	
		Default Value:	00h
		Access:	RO
		_Custom_GTIReset:	BUS
			This byte is a R/W spare register.
	15:0	<b>EraseSize</b>	
		Default Value:	0000h
Access:		RO Variant	
_Custom_GTIReset:		BUS	
		Erase size value used for Primary initiated accesses targeting SPI Flash controller.	



## PRIMARY\_SPI\_REGIONID

PRIMARY_SPI_REGIONID - PRIMARY_SPI_REGIONID		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	102084h	
Programming Notes		
This register is used by software running on the CPU die. This register contains the SPI RegionID targeted.		
DWord	Bit	Description
0	31:8	<b>Spare</b>
		Access: R/W _Custom_GTIRreset: BUS This register contains spare R/W bits
	7:0	<b>PrimaryRegionID</b>
		Default Value: 01h Access: R/W _Custom_GTIRreset: BUS Primary Region ID value used for Primary initiated accesses targeting SPI Flash controller.

## PRIMARY\_SPI\_TRIGGER

PRIMARY_SPI_TRIGGER - PRIMARY_SPI_TRIGGER						
Register Space:	MMIO: 0/2/0					
Access:	RO					
Size (in bits):	32					
Address:	102040h					
Programming Notes						
This register is used by software running on the CPU die. A register write will trigger a write to the SPI Flash Controller. A register read will trigger a read to the SPI Flash controller.						
DWord	Bit	Description				
0	31:0	<b>SPItrigger</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This register offset is used to trigger SPI R/W accesses from the primary host interface.</p>	Access:	RO	_Custom_GTIReset:	BUS
Access:	RO					
_Custom_GTIReset:	BUS					



## PRIMARY\_SPI\_TRIGGER2

PRIMARY_SPI_TRIGGER2 - PRIMARY_SPI_TRIGGER2		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	102044h	
Programming Notes		
This register is reserved as part of the SPI Flash trigger mechanism, given that a 64 bit access can occur.		
DWord	Bit	Description
0	31:0	<b>SPItrigger</b>
		Access: RO
		_Custom_GTIRreset: BUS
This register is reserved as part of the SPI trigger mechanism, given that a 64 bit access can occur.		



## Primitives Generated By VF

IA_PRIMITIVES_COUNT - Primitives Generated By VF				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02318h-0231Fh			
Name:	Primitives Generated By VF			
ShortName:	IA_PRIMITIVES_COUNT_RCSUNIT_BE_GEOMETRY			
Address:	18318h-1831Fh			
Name:	Primitives Generated By VF			
ShortName:	IA_PRIMITIVES_COUNT_POCSUNIT_BE_GEOMETRY			
This register stores the count of primitives generated by VF. This register is part of the context save and restore. More details about the precise event counted by this register are located in <b>Statistics Gathering</b> .				
DWord	Bit	Description		
0	63:32	<b>IA Primitives Count Report UDW</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Total number of primitives output by the Vertex Fetch (IA) stage. This count is updated for every primitive output by the VF stage, as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)</p>	Access:	R/W
	Access:	R/W		
31:0	<b>IA Primitives Count Report LDW</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Total number of primitives output by the Vertex Fetch (IA) stage. This count is updated for every primitive output by the VF stage, as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)</p>	Access:	R/W	
Access:	R/W			



## PRMRR\_BASE\_LSB

PRMRR_BASE_LSB - PRMRR_BASE_LSB			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	04CD8h		
<p>The PMRR range is used to protect Xucode memory from unauthorized reads and writes. This register controls the location of the PMRR range by indicating its starting address. It functions in tandem with the PMRR mask register.</p> <p>This register is a LOCAL CR register and not an MMIO register</p>			
DWord	Bit	Description	
0	31:12	<b>RANGE_BASE</b>	
		Default Value:	00000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
			This field corresponds to bits 38:12 of the base address memory range which is allocated to EMRR memory.
	11:4	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	3	<b>CONFIGURED</b>	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		This bitfield is required to enable the PMRR range	
2:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

## PRMRR\_BASE\_MSB

PRMRR_BASE_MSB - PRMRR_BASE_MSB			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	04CDCh		
<p>The PMRR range is used to protect Xucode memory from unauthorized reads and writes. This register controls the location of the PRMRR range by indicating its starting address. It functions in tandem with the PRMRR mask register.</p> <p>This register is a LOCAL CR register and not an MMIO register</p>			
DWord	Bit	Description	
0	31:0	<b>RANGE_BASE</b>	
		Default Value:	00h
		Access:	R/W
		_Custom_GTIReset:	BUS
This field corresponds to bits 63:32 of the base address memory range which is allocated to EMRR memory.			



## PRMRR\_MASK\_LSB

PRMRR_MASK_LSB - PRMRR_MASK_LSB			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	04CE0h		
<p>This register controls the size of the PRMRR range by indicating which address bits must match the PRMRR base register value.</p> <p>This register is a LOCAL CR register and not an MMIO register</p>			
DWord	Bit	Description	
0	31:12	<b>RANGE_MASK</b>	
		Default Value:	00000h
		Access:	R/W
		_Custom_GTIRReset:	BUS
	<p>This field indicates which address bits must match PRMRR base in order to qualify as an PRMRR access.</p>		
11	11	<b>RANGE_EN</b>	
		Default Value:	0b
		Access:	R/W
	_Custom_GTIRReset:	BUS	
<p>Indicates whether the EMRR range is enabled and valid.</p>			
10	10	<b>SPARE</b>	
		Default Value:	0b
		Access:	R/W
	_Custom_GTIRReset:	BUS	
<p>This was lock bit.</p>			
9	9	<b>IWB_EN</b>	
		Default Value:	0b
		Access:	R/W
	_Custom_GTIRReset:	BUS	
<p>Implicit Writeback enable. Used by the System agent with memory tracing.</p>			
8	8	<b>Reserved</b>	
7:0	7:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ

## PRMRR\_MASK\_MSB

PRMRR_MASK_MSB - PRMRR_MASK_MSB								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	04CE4h							
<p>This register controls the size of the PRMRR range by indicating which address bits must match the PRMRR base register value.</p> <p>This register is a LOCAL CR register and not an MMIO register</p>								
DWord	Bit	Description						
0	31:0	<p><b>RANGE_MASK</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This field indicates which address bits must match PRMRR base in order to qualify as an PRMRR access.</p>	Default Value:	00h	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	00h							
Access:	R/W							
_Custom_GTIRreset:	BUS							



## ProgramShadow\_2

PROGSHADOW_2 - ProgramShadow_2			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIReset:	BUS		
Address:	00EE8h-00EEBh		
DWord	Bit	Description	
0	31:26	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	25:0	<b>Shadow Address</b>	
		Default Value:	00000h
		Access:	R/W
Programmable shadow register address.			

## ProgramShadow\_3

PROGSHADOW_3 - ProgramShadow_3		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	00EECh-00EEFh	
DWord	Bit	Description
0	31:26	<b>Reserved</b>
		Access: RO
		Format: MBZ
	25:0	<b>Shadow Address</b>
		Default Value: 00000h
		Access: R/W
Programmable shadow register address.		



## PS\_ADAPTIVE\_CTRL

PS_ADAPTIVE_CTRL	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PS_WIN_SZ
_Custom_Display_DoubleBufferUpdatePoint:	Start of horizontal blank after armed
Address:	681A8h-681ABh
Name:	PS Adaptive Control Set 0 1
ShortName:	PS_ADAPTIVE_CTRL_SET_0_1_A
Reset:	soft
Address:	681ACh-681AFh
Name:	PS Adaptive Control Set 1 1
ShortName:	PS_ADAPTIVE_CTRL_SET_1_1_A
Reset:	soft
Address:	682A8h-682ABh
Name:	PS Adaptive Control Set 0 1
ShortName:	PS_ADAPTIVE_CTRL_SET_0_2_A
Reset:	soft
Address:	682ACh-682AFh
Name:	PS Adaptive Control Set 1 1
ShortName:	PS_ADAPTIVE_CTRL_SET_1_2_A
Reset:	soft
Address:	689A8h-689ABh
Name:	PS Adaptive Control Set 0 1
ShortName:	PS_ADAPTIVE_CTRL_SET_0_1_B
Reset:	soft
Address:	689ACh-689AFh
Name:	PS Adaptive Control Set 1 1
ShortName:	PS_ADAPTIVE_CTRL_SET_1_1_B
Reset:	soft
Address:	68AA8h-68AABh
Name:	PS Adaptive Control Set 0 1
ShortName:	PS_ADAPTIVE_CTRL_SET_0_2_B
Reset:	soft
Address:	68AACh-68AAFh



<b>PS_ADAPTIVE_CTRL</b>	
Name:	PS Adaptive Control Set 1 1
ShortName:	PS_ADAPTIVE_CTRL_SET_1_2_B
Reset:	soft
Address:	691A8h-691ABh
Name:	PS Adaptive Control Set 0 1
ShortName:	PS_ADAPTIVE_CTRL_SET_0_1_C
Reset:	soft
Address:	691ACh-691AFh
Name:	PS Adaptive Control Set 1 1
ShortName:	PS_ADAPTIVE_CTRL_SET_1_1_C
Reset:	soft
Address:	692A8h-692ABh
Name:	PS Adaptive Control Set 0 1
ShortName:	PS_ADAPTIVE_CTRL_SET_0_2_C
Reset:	soft
Address:	692ACh-692AFh
Name:	PS Adaptive Control Set 1 1
ShortName:	PS_ADAPTIVE_CTRL_SET_1_2_C
Reset:	soft
Address:	699A8h-699ABh
Name:	PS Adaptive Control Set 0 1
ShortName:	PS_ADAPTIVE_CTRL_SET_0_1_D
Reset:	soft
Address:	699ACh-699AFh
Name:	PS Adaptive Control Set 1 1
ShortName:	PS_ADAPTIVE_CTRL_SET_1_1_D
Reset:	soft
Address:	69AA8h-69AABh
Name:	PS Adaptive Control Set 0 1
ShortName:	PS_ADAPTIVE_CTRL_SET_0_2_D
Reset:	soft
Address:	69AACh-69AAFh
Name:	PS Adaptive Control Set 1 1
ShortName:	PS_ADAPTIVE_CTRL_SET_1_2_D
Reset:	soft
<b>Programming Notes</b>	

## PS\_ADAPTIVE\_CTRL

Recommended threshold programming:

Threshold 1: 1Eh

Threshold 2: 2Dh

Threshold 3: 3Ch

DWord	Bit	Description
0	31:24	<b>Reserved</b>
		Access: RO
		Format: MBZ
	23:16	<b>Threshold 3</b> Access: Double Buffered This field specifies the third threshold value used in adaptive filtering.
15:8	<b>Threshold 2</b> Access: Double Buffered This field specifies the second threshold value used in adaptive filtering.	
7:0	<b>Threshold 1</b> Access: Double Buffered This field specifies the first threshold value used in adaptive filtering.	

## PS\_COEF\_DATA

<b>PS_COEF_DATA</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PS_WIN_SZ
_Custom_Display_DoubleBufferUpdatePoint:	Start of horizontal blank after armed
Address:	6819Ch-6819Fh
Name:	PS Coefficient Set 0 Data 1
ShortName:	PS_COEF_SET_0_DATA_1_A
Reset:	soft
Address:	681A4h-681A7h
Name:	PS Coefficient Set 1 Data 1
ShortName:	PS_COEF_SET_1_DATA_1_A
Reset:	soft
Address:	6829Ch-6829Fh
Name:	PS Coefficient Set 0 Data 1
ShortName:	PS_COEF_SET_0_DATA_2_A
Reset:	soft
Address:	682A4h-682A7h
Name:	PS Coefficient Set 1 Data 1
ShortName:	PS_COEF_SET_1_DATA_2_A
Reset:	soft
Address:	6899Ch-6899Fh
Name:	PS Coefficient Set 0 Data 1
ShortName:	PS_COEF_SET_0_DATA_1_B
Reset:	soft
Address:	689A4h-689A7h
Name:	PS Coefficient Set 1 Data 1
ShortName:	PS_COEF_SET_1_DATA_1_B
Reset:	soft
Address:	68A9Ch-68A9Fh
Name:	PS Coefficient Set 0 Data 1
ShortName:	PS_COEF_SET_0_DATA_2_B
Reset:	soft
Address:	68AA4h-68AA7h



<b>PS_COEF_DATA</b>	
Name:	PS Coefficient Set 1 Data 1
ShortName:	PS_COEF_SET_1_DATA_2_B
Reset:	soft
Address:	6919Ch-6919Fh
Name:	PS Coefficient Set 0 Data 1
ShortName:	PS_COEF_SET_0_DATA_1_C
Reset:	soft
Address:	691A4h-691A7h
Name:	PS Coefficient Set 1 Data 1
ShortName:	PS_COEF_SET_1_DATA_1_C
Reset:	soft
Address:	6929Ch-6929Fh
Name:	PS Coefficient Set 0 Data 1
ShortName:	PS_COEF_SET_0_DATA_2_C
Reset:	soft
Address:	692A4h-692A7h
Name:	PS Coefficient Set 1 Data 1
ShortName:	PS_COEF_SET_1_DATA_2_C
Reset:	soft
Address:	6999Ch-6999Fh
Name:	PS Coefficient Set 0 Data 1
ShortName:	PS_COEF_SET_0_DATA_1_D
Reset:	soft
Address:	699A4h-699A7h
Name:	PS Coefficient Set 1 Data 1
ShortName:	PS_COEF_SET_1_DATA_1_D
Reset:	soft
Address:	69A9Ch-69A9Fh
Name:	PS Coefficient Set 0 Data 1
ShortName:	PS_COEF_SET_0_DATA_2_D
Reset:	soft
Address:	69AA4h-69AA7h
Name:	PS Coefficient Set 1 Data 1
ShortName:	PS_COEF_SET_1_DATA_2_D
Reset:	soft
These are the coefficient values for scaler.	

<b>PS_COEF_DATA</b>					
<p>The scaler coefficient Index indicates the coefficients array location to be accessed through this register. The contents of the coefficient array is uninitialized until Software loads the array (i.e. the array is not resettable). Use of the coefficient array or reading from the coefficient array before Software has initialized it will result in non-deterministic behavior or read back data.</p>					
<b>Restriction</b>					
This register must be written only as a full 32 bit dword. Byte or word writes are not supported.					
DWord	Bit	Description			
0	31:16	<b>Coefficient2</b>			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Access:</td> <td>Double Buffered</td> </tr> <tr> <td>Format:</td> <td><b>SCALER_COEFFICIENT_FORMAT</b></td> </tr> </table> <p>Specifies the value for the second coefficient stored in this dword.</p>	Access:	Double Buffered	Format:
	Access:	Double Buffered			
	Format:	<b>SCALER_COEFFICIENT_FORMAT</b>			
15:0	<b>Coefficient1</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Access:</td> <td>Double Buffered</td> </tr> <tr> <td>Format:</td> <td><b>SCALER_COEFFICIENT_FORMAT</b></td> </tr> </table> <p>Specifies the value for the first coefficient stored in this dword.</p>	Access:	Double Buffered	Format:	<b>SCALER_COEFFICIENT_FORMAT</b>
Access:	Double Buffered				
Format:	<b>SCALER_COEFFICIENT_FORMAT</b>				



## PS\_COEF\_INDEX

PS_COEF_INDEX	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	68198h-6819Bh
Name:	PS Coefficient Set 0 Index 1
ShortName:	PS_COEF_SET_0_INDEX_1_A
Reset:	soft
Address:	681A0h-681A3h
Name:	PS Coefficient Set 1 Index 1
ShortName:	PS_COEF_SET_1_INDEX_1_A
Reset:	soft
Address:	68298h-6829Bh
Name:	PS Coefficient Set 0 Index 1
ShortName:	PS_COEF_SET_0_INDEX_2_A
Reset:	soft
Address:	682A0h-682A3h
Name:	PS Coefficient Set 1 Index 1
ShortName:	PS_COEF_SET_1_INDEX_2_A
Reset:	soft
Address:	68998h-6899Bh
Name:	PS Coefficient Set 0 Index 1
ShortName:	PS_COEF_SET_0_INDEX_1_B
Reset:	soft
Address:	689A0h-689A3h
Name:	PS Coefficient Set 1 Index 1
ShortName:	PS_COEF_SET_1_INDEX_1_B
Reset:	soft
Address:	68A98h-68A9Bh
Name:	PS Coefficient Set 0 Index 1
ShortName:	PS_COEF_SET_0_INDEX_2_B
Reset:	soft
Address:	68AA0h-68AA3h
Name:	PS Coefficient Set 1 Index 1
ShortName:	PS_COEF_SET_1_INDEX_2_B

<b>PS_COEF_INDEX</b>		
Reset:	soft	
Address:	69198h-6919Bh	
Name:	PS Coefficient Set 0 Index 1	
ShortName:	PS_COEF_SET_0_INDEX_1_C	
Reset:	soft	
Address:	691A0h-691A3h	
Name:	PS Coefficient Set 1 Index 1	
ShortName:	PS_COEF_SET_1_INDEX_1_C	
Reset:	soft	
Address:	69298h-6929Bh	
Name:	PS Coefficient Set 0 Index 1	
ShortName:	PS_COEF_SET_0_INDEX_2_C	
Reset:	soft	
Address:	692A0h-692A3h	
Name:	PS Coefficient Set 1 Index 1	
ShortName:	PS_COEF_SET_1_INDEX_2_C	
Reset:	soft	
Address:	69998h-6999Bh	
Name:	PS Coefficient Set 0 Index 1	
ShortName:	PS_COEF_SET_0_INDEX_1_D	
Reset:	soft	
Address:	699A0h-699A3h	
Name:	PS Coefficient Set 1 Index 1	
ShortName:	PS_COEF_SET_1_INDEX_1_D	
Reset:	soft	
Address:	69A98h-69A9Bh	
Name:	PS Coefficient Set 0 Index 1	
ShortName:	PS_COEF_SET_0_INDEX_2_D	
Reset:	soft	
Address:	69AA0h-69AA3h	
Name:	PS Coefficient Set 1 Index 1	
ShortName:	PS_COEF_SET_1_INDEX_2_D	
Reset:	soft	
DWord	Bit	Description
0	31:11	<b>Reserved</b>
		Access: RO

<b>PS_COEF_INDEX</b>		
	Format:	MBZ
10	<b>Index Auto Increment</b>	
	Access:	R/W
	This field enables the index auto increment.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0b	No Increment      Do not automatically increment the index value.
1b	Auto Increment [Default]      Increment the index value with each read or write to the data register.	
9:6	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
5:0	<b>Index Value</b>	
	Access:	R/W
	This index controls access to the array of scaler coefficient values.	
	<b>Value</b>	<b>Name</b>
	[0,59]	



## PS\_CTRL

<b>PS_CTRL</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PS_WIN_SZ
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed
Address:	68180h-68183h
Name:	PS Control 1
ShortName:	PS_CTRL_1_A
Reset:	soft
Address:	68280h-68283h
Name:	PS Control 1
ShortName:	PS_CTRL_2_A
Reset:	soft
Address:	68980h-68983h
Name:	PS Control 1
ShortName:	PS_CTRL_1_B
Reset:	soft
Address:	68A80h-68A83h
Name:	PS Control 1
ShortName:	PS_CTRL_2_B
Reset:	soft
Address:	69180h-69183h
Name:	PS Control 1
ShortName:	PS_CTRL_1_C
Reset:	soft
Address:	69280h-69283h
Name:	PS Control 1
ShortName:	PS_CTRL_2_C
Reset:	soft
Address:	69980h-69983h
Name:	PS Control 1
ShortName:	PS_CTRL_1_D
Reset:	soft
Address:	69A80h-69A83h

<b>PS_CTRL</b>	
Name:	PS Control 1
ShortName:	PS_CTRL_2_D
Reset:	soft
<b>Description</b>	
<p>The pipe scalers are used to scale the output of a display pipe or of a display plane. All pipes have two scalers each.</p> <p>The scaler preserves 8 bits of alpha and 10 bits of each color channel for plane scaling and 12 bits of each color channel for pipe scaling.</p> <p>The scalers can be assigned to any plane (except cursor) output or the output of the display pipe (after blending and color correction, before dithering and color clamping).</p> <p>Downscale usages have scale factor restrictions:</p> <ul style="list-style-type: none"> <li>• All scaler modes support a downscale factor of less than 3.0 in each direction.</li> <li>• Pipe YUV 420 encoding for port output supports Y downscale factor of less than 1.5 in each direction.</li> </ul> <p>Beyond the restrictions of the Scaler output fitting within the destination window size, there are effectively no upscale restrictions except for the following:            (Scale Factor) * 2<sup>15</sup> &gt;= 1.0            Where the Scale Factor = (Source Size) / (Destination Size)</p> <p>The scalers support horizontal source sizes up to 5120 and vertical source sizes up to 4096.</p>	
<b>Programming Notes</b>	
<p>The scalers must not be enabled when the horizontal source sizes are greater than 5120 and the vertical sizes greater than 4320.</p> <p>Driver is responsible for making sure all the plane, pipe, and scaler size registers are programmed appropriately and gets applied atomically to the same frame since hardware does not ensure an atomic update of plane, scaler, and pipe source size registers.</p> <p>When scaling a pipe, the scaler window size and position must fit within the pipe active size. If there is a seam present (i.e. PIPE_SEAM_EXCESS is non-zero), then the pipe's horizontal active size that the scaler sees is the horizontal active size defined within the TRANS_HTOTAL register plus the amount(s) specified within the PIPE_SEAM_EXCESS.</p> <p>Pipe Horizontal Active = Horizontal Active + Left Excess Amount + Right Excess Amount</p> <p>Refer to 'YUV 420 Support' page for scaler restrictions with YUV 420 pipe output.</p>	
<b>Restriction</b>	
<p>Down scaling (scaler input size is larger than scaler window size) can reduce the maximum supported pixel rate for a pipe as well as increase the watermark and data buffer requirements. Refer to the Display Resolution Support page and Watermark Calculations page for detailed calculations.</p> <p>Scaler 1 and 2 must not be both scaling the same plane output.</p> <p>When scaling a pipe, the scaler window size and position must fit within the pipe active size.</p> <p>When scaling a plane, the plane position must be programmed to 0 and the scaler window size and position must fit within the pipe source size.</p> <p>When scaling is enabled, the scaler input width should be a minimum of 8 pixels and the height should be minimum of 8 scanlines.</p>	

## PS\_CTRL

When the plane scaling is used with YUV 420 planar formats, the height should be a minimum of 16 scanlines. When using down scaling (scaler input size is larger than scaler output size) the maximum supported pixel rate will be reduced by the down scale amount.

DWord	Bit	Description													
0	31	<b>Enable Scaler</b>													
		Access: Double Buffered													
		This field enables the scaler.													
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable							
	Value	Name													
	0b	Disable													
	1b	Enable													
	30	<b>Reserved</b>													
		Access: Double Buffered													
	29	<b>Reserved</b>													
		Access: RO													
		Format: MBZ													
28	<b>Adaptive Filtering</b>														
	Access: Double Buffered														
	This field enables the scaler adaptive vertical and horizontal filtering. When adaptive filtering is enabled, the adaptive threshold values must be programmed in the PS_ADAPTIVE_CTRL register and the Filter Set Select bits should be programmed.														
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> </tr> <tr> <td>1h</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0h	Disable	1h	Enable								
	Value	Name													
0h	Disable														
1h	Enable														
27:25	<b>Scaler Binding</b>														
	Access: Double Buffered														
	This field selects the where the scaling operation is done. When scaling a pipe, the pipe source size specifies the input size to the scaler. When scaling a plane, the PLANE_SIZE specifies the input size to the scaler. Any border around a scaled plane window will become transparent at the plane blender.														
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>Pipe Scaler</td> </tr> <tr> <td>001b</td> <td>Plane 1 Scaler</td> </tr> <tr> <td>010b</td> <td>Plane 2 Scaler</td> </tr> <tr> <td>011b</td> <td>Plane 3 Scaler</td> </tr> <tr> <td>100b</td> <td>Plane 4 Scaler</td> </tr> <tr> <td>101b</td> <td>Plane 5 Scaler</td> </tr> </tbody> </table>	Value	Name	000b	Pipe Scaler	001b	Plane 1 Scaler	010b	Plane 2 Scaler	011b	Plane 3 Scaler	100b	Plane 4 Scaler	101b	Plane 5 Scaler
	Value	Name													
	000b	Pipe Scaler													
	001b	Plane 1 Scaler													
	010b	Plane 2 Scaler													
011b	Plane 3 Scaler														
100b	Plane 4 Scaler														
101b	Plane 5 Scaler														

## PS\_CTRL

Programming Notes		
When plane scaling is enabled on planes 1 through 3, make sure that the <i>PLANE_CUS_CTL</i> . <i>Plane Scaling Enabled</i> (bit 30) is programmed correctly.		
Restriction		
The scaler input size should be at least 8 scanlines. Plane/Pipe scaling is not compatible with interlaced fetch mode. Plane up and down scaling is not compatible with keying. Keying can be enabled with 1:1 plane scaling. Plane scaling is not compatible with the Indexed 8-bit, XR_BIAS, or any pixel values less than 0 or greater than 1.		
24:23	<b>FILTER SELECT</b>	
Access:		Double Buffered
This field selects filter coefficients. The medium coefficients will provide an unfiltered image when the scale factor is 1:1.		
In the programmed mode, the filter coefficients must be programmed using the PS_COEF_INDEX and PS_COEF_DATA registers and the Filter Set Select bits should be programmed.		
<b>Value</b>		<b>Name</b>
00b		Medium
01b		Programmed
10b		Edge Enhance
11b		Bilinear
22	<b>ADAPTIVE FILTER SELECT</b>	
Access:		Double Buffered
This field selects the filter coefficients used for adaptive filtering. The field is ignored when adaptive filtering is not enabled.		
<b>Value</b>		<b>Name</b>
0b		Medium
1b		Edge Enhance
21	<b>Pipe Scaler Location</b>	
Access:		Double Buffered
This field selects where the pipe scaling is done in the pipe.		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0b	After Output CSC	This is a non-linear tap point
1b	After CSC	This is a linear tap point

<b>PS_CTRL</b>											
	<table border="1" style="width: 100%;"> <tr> <th colspan="2" style="text-align: center; background-color: #e1eef6;">Restriction</th> </tr> <tr> <td colspan="2">The HDR Mode cannot be enabled for the Pipe(PIPE_MISC[23] = 0), when the Scaler is bound to the linear tap point</td> </tr> </table>	Restriction		The HDR Mode cannot be enabled for the Pipe(PIPE_MISC[23] = 0), when the Scaler is bound to the linear tap point							
Restriction											
The HDR Mode cannot be enabled for the Pipe(PIPE_MISC[23] = 0), when the Scaler is bound to the linear tap point											
20	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered								
Access:	Double Buffered										
19	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered								
Access:	Double Buffered										
18	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO										
Format:	MBZ										
17	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered								
Access:	Double Buffered										
16	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO										
Format:	MBZ										
15	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered								
Access:	Double Buffered										
14	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO										
Format:	MBZ										
13:12	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered								
Access:	Double Buffered										
11:10	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO										
Format:	MBZ										
9	<b>Allow DB Stall</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This field controls whether double buffer updates are allowed to be stalled for this scaler.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0b</td> <td>Not Allowed</td> </tr> <tr> <td>1b</td> <td>Allowed <b>[Default]</b></td> </tr> </table>	Access:	R/W	This field controls whether double buffer updates are allowed to be stalled for this scaler.		Value	Name	0b	Not Allowed	1b	Allowed <b>[Default]</b>
Access:	R/W										
This field controls whether double buffer updates are allowed to be stalled for this scaler.											
Value	Name										
0b	Not Allowed										
1b	Allowed <b>[Default]</b>										
8	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered								
Access:	Double Buffered										
7:5	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO										
Format:	MBZ										

<b>PS_CTRL</b>									
4	<b>Y Vert Filter Set Sel</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field selects the programmed coefficient set and/or the adaptive threshold set used by the Y component vertical filter when filtering YUV planar formats. This field is ignored with other formats.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Set 0 <b>[Default]</b></td> </tr> <tr> <td>1b</td> <td>Set 1</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Set 0 <b>[Default]</b>	1b	Set 1
	Access:	Double Buffered							
	Value	Name							
	0b	Set 0 <b>[Default]</b>							
1b	Set 1								
3	<b>Y Horz Filter Set Sel</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field selects the programmed coefficient set and/or the adaptive threshold set used by the Y component horizontal filter when filtering YUV hybrid planar formats. This field is ignored with other formats.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Set 0 <b>[Default]</b></td> </tr> <tr> <td>1b</td> <td>Set 1</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Set 0 <b>[Default]</b>	1b	Set 1
	Access:	Double Buffered							
	Value	Name							
	0b	Set 0 <b>[Default]</b>							
1b	Set 1								
2	<b>UV Vert Filter Set Sel</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field selects the programmed coefficient set and/or the adaptive threshold set used by the UV component vertical filter when filtering YUV hybrid planar formats. With other formats, this field selects the coefficient set and/or the adaptive threshold set used by the vertical filter.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Set 0 <b>[Default]</b></td> </tr> <tr> <td>1b</td> <td>Set 1</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Set 0 <b>[Default]</b>	1b	Set 1
	Access:	Double Buffered							
	Value	Name							
	0b	Set 0 <b>[Default]</b>							
1b	Set 1								
1	<b>UV Horz Filter Set Sel</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field selects the programmed coefficient set and/or the adaptive threshold set used by the UV component horizontal filter when filtering YUV hybrid planar formats. With other formats, this field selects the coefficient set and/or the adaptive threshold set used by the horizontal filter.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Set 0 <b>[Default]</b></td> </tr> <tr> <td>1b</td> <td>Set 1</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	0b	Set 0 <b>[Default]</b>	1b	Set 1
	Access:	Double Buffered							
	Value	Name							
	0b	Set 0 <b>[Default]</b>							
1b	Set 1								
0	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
	Access:	RO							
Format:	MBZ								

## PS\_ECC\_STAT

PS_ECC_STAT	
Register Space:	MMIO: 0/2/0
Access:	R/WC
Size (in bits):	32
Address:	681D0h-681D3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_1_A
Reset:	soft
Address:	682D0h-682D3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_2_A
Reset:	soft
Address:	689D0h-689D3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_1_B
Reset:	soft
Address:	68AD0h-68AD3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_2_B
Reset:	soft
Address:	691D0h-691D3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_1_C
Reset:	soft
Address:	692D0h-692D3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_2_C
Reset:	soft
Address:	699D0h-699D3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_1_D
Reset:	soft
Address:	69AD0h-69AD3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_2_D





## PS\_HPHASE

<b>PS_HPHASE</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PS_WIN_SZ
_Custom_Display_DoubleBufferUpdatePoint:	Start of horizontal blank after armed
Address:	68194h-68197h
Name:	PS Horizontal Phase 1
ShortName:	PS_HPHASE_1_A
Reset:	soft
Address:	68294h-68297h
Name:	PS Horizontal Phase 1
ShortName:	PS_HPHASE_2_A
Reset:	soft
Address:	68994h-68997h
Name:	PS Horizontal Phase 1
ShortName:	PS_HPHASE_1_B
Reset:	soft
Address:	68A94h-68A97h
Name:	PS Horizontal Phase 1
ShortName:	PS_HPHASE_2_B
Reset:	soft
Address:	69194h-69197h
Name:	PS Horizontal Phase 1
ShortName:	PS_HPHASE_1_C
Reset:	soft
Address:	69294h-69297h
Name:	PS Horizontal Phase 1
ShortName:	PS_HPHASE_2_C
Reset:	soft
Address:	69994h-69997h
Name:	PS Horizontal Phase 1
ShortName:	PS_HPHASE_1_D
Reset:	soft
Address:	69A94h-69A97h

## PS\_HPHASE

Name: PS Horizontal Phase 1  
 ShortName: PS\_HPHASE\_2\_D  
 Reset: soft

### Description

This register programs the scaler horizontal filtering initial phase. The initial phase within the -0.5 to 1.5 range is supported. Refer to PS\_VPHASE for programming details.

The programming of this register is ignored by the pipe scaler when the pipe is in the Full Blend YUV420 mode. The scaler hardware is responsible for calculating and applying the appropriate horizontal phase when encoding the YUV420 format.

DWord	Bit	Description							
0	31:30	<p><b>Y Initial HPhase Int</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the integer part of the Y horizontal filtering initial phase when the scaler is operating on YUV420 hybrid planar formats. This field is ignored for non-YUV420 pixel formats.</p>	Access:	Double Buffered					
	Access:	Double Buffered							
	29:17	<p><b>Y Initial HPhase Frac</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the most significant 13 bits of the fractional part of the Y horizontal filtering initial phase when the scaler is operating on YUV420 hybrid planar formats. This field should be programmed with the fractional portion of the initial phase multiplied by <math>2^{13}</math>. This field is ignored for non-YUV420 pixel formats.</p>	Access:	Double Buffered					
	Access:	Double Buffered							
	16	<p><b>Y Initial HPhase Trip</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies whether the initial trip, that may occur while applying the initial phase, is used in Y horizontal filtering. This field is ignored for non-YUV420 pixel formats.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Enable</td> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	1b	Enable	0b
Access:	Double Buffered								
Value	Name								
1b	Enable								
0b	Disable								
15:14	<p><b>UV or RGB Initial HPhase Int</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the integer part of the UV or RGB horizontal filtering initial phase.</p>	Access:	Double Buffered						
Access:	Double Buffered								
13:1	<p><b>UV or RGB Initial HPhase Frac</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the most significant 13 bits of the fractional part of the UV or RGB horizontal filtering initial phase. This field should be programmed with the fractional portion of the initial phase multiplied by <math>2^{13}</math>.</p>	Access:	Double Buffered						
Access:	Double Buffered								

<b>PS_HPHASE</b>		
0	<b>UV or RGB Initial HPhase Trip</b>	
	Access:	Double Buffered
	This field specifies whether the initial trip, that may occur while applying the initial phase, is used in UV or RGB horizontal filtering.	
	<b>Value</b>	<b>Name</b>
	1b	Enable
	0b	Disable



## PS\_HSCALE

PS_HSCALE	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
Address:	68190h-68193h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_1_A
Reset:	soft
Address:	68290h-68293h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_2_A
Reset:	soft
Address:	68990h-68993h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_1_B
Reset:	soft
Address:	68A90h-68A93h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_2_B
Reset:	soft
Address:	69190h-69193h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_1_C
Reset:	soft
Address:	69290h-69293h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_2_C
Reset:	soft
Address:	69990h-69993h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_1_D
Reset:	soft
Address:	69A90h-69A93h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_2_D

<b>PS_HSCALE</b>		
Reset:		soft
DWord	Bit	Description
0	31:18	<b>Reserved</b>
		Access: RO
		Format: MBZ
	17:15	<b>HScale Int</b>
		Access: RO This field gives the integer part of the horizontal scaling factor divided by the oversampling rate. HSCALE_INT = int(src width/dest width)
	14:0	<b>HScale Frac</b>
Access: RO This field gives the fractional part of the horizontal scaling factor divided by the oversampling rate. HSCALE_FRAC = int((((src width/dest width)-HSCALE_INT) * 2 <sup>15</sup> ) + 0.5)		



## PS\_PROG\_HSCALE

PS_PROG_HSCALE	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PS_WIN_SZ
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed
Address:	68168h-6816Bh
Name:	PS Programmed Horizontal Scale 1
ShortName:	PS_PROG_HSCALE_1_A
Reset:	soft
Address:	68268h-6826Bh
Name:	PS Programmed Horizontal Scale 1
ShortName:	PS_PROG_HSCALE_2_A
Reset:	soft
Address:	68968h-6896Bh
Name:	PS Programmed Horizontal Scale 1
ShortName:	PS_PROG_HSCALE_1_B
Reset:	soft
Address:	68A68h-68A6Bh
Name:	PS Programmed Horizontal Scale 1
ShortName:	PS_PROG_HSCALE_2_B
Reset:	soft
Address:	69168h-6916Bh
Name:	PS Programmed Horizontal Scale 1
ShortName:	PS_PROG_HSCALE_1_C
Reset:	soft
Address:	69268h-6926Bh
Name:	PS Programmed Horizontal Scale 1
ShortName:	PS_PROG_HSCALE_2_C
Reset:	soft
Address:	69968h-6996Bh
Name:	PS Programmed Horizontal Scale 1
ShortName:	PS_PROG_HSCALE_1_D
Reset:	soft
Address:	69A68h-69A6Bh

<b>PS_PROG_HSCALE</b>						
Name:	PS Programmed Horizontal Scale 1					
ShortName:	PS_PROG_HSCALE_2_D					
Reset:	soft					
This register is used to specify the horizontal scale factor when Programmable Scale Factor is enabled.						
DWord	Bit	Description				
0	31:18	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
17:15	<b>HScale Int</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field gives the integer part of the horizontal scaling factor divided by the oversampling rate.  <math>HSCALE\_INT = \text{int}(\text{src width}/\text{dest width})</math></p>	Access:	Double Buffered			
Access:	Double Buffered					
14:0	<b>HScale Frac</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field gives the fractional part of the horizontal scaling factor divided by the oversampling rate.  <math>HSCALE\_FRAC = \text{int}(((\text{src width}/\text{dest width}) - HSCALE\_INT) * 2^{15})</math></p>	Access:	Double Buffered			
Access:	Double Buffered					



## PS\_PROG\_VSCALE

PS_PROG_VSCALE	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PS_WIN_SZ
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed
Address:	68164h-68167h
Name:	PS Programmed Vertical Scale 1
ShortName:	PS_PROG_VSCALE_1_A
Reset:	soft
Address:	68264h-68267h
Name:	PS Programmed Vertical Scale 1
ShortName:	PS_PROG_VSCALE_2_A
Reset:	soft
Address:	68964h-68967h
Name:	PS Programmed Vertical Scale 1
ShortName:	PS_PROG_VSCALE_1_B
Reset:	soft
Address:	68A64h-68A67h
Name:	PS Programmed Vertical Scale 1
ShortName:	PS_PROG_VSCALE_2_B
Reset:	soft
Address:	69164h-69167h
Name:	PS Programmed Vertical Scale 1
ShortName:	PS_PROG_VSCALE_1_C
Reset:	soft
Address:	69264h-69267h
Name:	PS Programmed Vertical Scale 1
ShortName:	PS_PROG_VSCALE_2_C
Reset:	soft
Address:	69964h-69967h
Name:	PS Programmed Vertical Scale 1
ShortName:	PS_PROG_VSCALE_1_D
Reset:	soft
Address:	69A64h-69A67h



<b>PS_PROG_VSCALE</b>		
Name:	PS Programmed Vertical Scale 1	
ShortName:	PS_PROG_VSCALE_2_D	
Reset:	soft	
This register is used to specify the vertical scale factor when Programmable Scale Factor is enabled.		
DWord	Bit	Description
0	31:18	<b>Reserved</b>
		Access: RO
		Format: MBZ
	17:15	<b>VScale Int</b>
		Access: Double Buffered This field gives the integer part of the vertical scale factor. $VSCALE\_INT = \text{int}(\text{src height}/(\text{interlace} \times \text{dest height}))$ Interlace = 1/2 in interlace modes, 1 in progressive modes.
	14:0	<b>VScale Frac</b>
Access: Double Buffered This field gives the fractional part of the vertical scale factor. $VSCALE\_FRAC = \text{int}((\text{src height}/(\text{interlace} \times \text{dest height}) - VSCALE\_INT) \times 2^{15})$ Interlace = 1/2 in interlace modes, 1 in progressive modes.		



## PS\_PWR\_GATE

PS_PWR_GATE	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PS_WIN_SZ
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed
Address:	68160h-68163h
Name:	Power Gate Control 1
ShortName:	PS_PWR_GATE_1_A
Reset:	soft
Address:	68260h-68263h
Name:	Power Gate Control 1
ShortName:	PS_PWR_GATE_2_A
Reset:	soft
Address:	68960h-68963h
Name:	Power Gate Control 1
ShortName:	PS_PWR_GATE_1_B
Reset:	soft
Address:	68A60h-68A63h
Name:	Power Gate Control 1
ShortName:	PS_PWR_GATE_2_B
Reset:	soft
Address:	69160h-69163h
Name:	Power Gate Control 1
ShortName:	PS_PWR_GATE_1_C
Reset:	soft
Address:	69260h-69263h
Name:	Power Gate Control 1
ShortName:	PS_PWR_GATE_2_C
Reset:	soft
Address:	69960h-69963h
Name:	Power Gate Control 1
ShortName:	PS_PWR_GATE_1_D
Reset:	soft
Address:	69A60h-69A63h

<b>PS_PWR_GATE</b>								
Name: Power Gate Control 1								
ShortName: PS_PWR_GATE_2_D								
Reset: soft								
DWord	Bit	Description						
0	31	<b>Reserved</b> Access: Double Buffered						
	30	<b>Reserved</b> Access: RO Format: MBZ						
	29:6	<b>Reserved</b> Access: RO Format: MBZ						
	5	<b>Dynamic Pwr Gate Disable</b> Access: Double Buffered Disables the dynamic power gate of unused EBB's when processing low resolution source images. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Do Not Disable <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Disable</td> </tr> </tbody> </table>	Value	Name	0b	Do Not Disable <b>[Default]</b>	1b	Disable
	Value	Name						
	0b	Do Not Disable <b>[Default]</b>						
	1b	Disable						
	4:3	<b>Reserved</b> Access: Double Buffered						
	2	<b>Reserved</b> Access: RO Format: MBZ						
	1:0	<b>Reserved</b> Access: Double Buffered						



## PS\_VPHASE

PS_VPHASE	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PS_WIN_SZ
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed
Address:	68188h-6818Bh
Name:	PS Vertical Phase 1
ShortName:	PS_VPHASE_1_A
Reset:	soft
Address:	68288h-6828Bh
Name:	PS Vertical Phase 1
ShortName:	PS_VPHASE_2_A
Reset:	soft
Address:	68988h-6898Bh
Name:	PS Vertical Phase 1
ShortName:	PS_VPHASE_1_B
Reset:	soft
Address:	68A88h-68A8Bh
Name:	PS Vertical Phase 1
ShortName:	PS_VPHASE_2_B
Reset:	soft
Address:	69188h-6918Bh
Name:	PS Vertical Phase 1
ShortName:	PS_VPHASE_1_C
Reset:	soft
Address:	69288h-6928Bh
Name:	PS Vertical Phase 1
ShortName:	PS_VPHASE_2_C
Reset:	soft
Address:	69988h-6998Bh
Name:	PS Vertical Phase 1
ShortName:	PS_VPHASE_1_D
Reset:	soft
Address:	69A88h-69A8Bh

## PS\_VPHASE

Name: PS Vertical Phase 1  
 ShortName: PS\_VPHASE\_2\_D  
 Reset: soft

### Description

This register programs the scaler vertical filtering initial phase. The programming of this register is ignored in the pipe scaler PF/ID fetch mode, and the pipe scaler is responsible for applying the appropriate vertical phase to the proper frame when interlacing.

The initial phase within the -0.5 to 1.5 range is supported.

Programming +ve initial phase:

- Initial Phase Trip = 1b
- Initial Phase Int = Desired Initial Phase Int
- Initial Phase Frac = Desired Initial Phase Frac

Programming -ve initial phase:

- Initial Phase Trip = 0b
- Initial Phase Int = 00b
- Initial Phase Frac = 1 - Desired Initial Phase Frac

For example, -0.25 initial phase should be programmed as

- Initial Phase Trip = 0b
- Initial Phase Int = 00b
- Initial Phase Frac = 1 - 0.25 = 0.75

The following table shows phase programming for frequently used YUV420 to YUV444 chroma upsampling scenarios (chroma being filtered to the center of the pixel).

YUV 420 Chroma Siting	H Phase	V Phase	Programmed H Initial Phase	Programmed H Initial Trip	Programmed V Initial Phase	Programmed V Initial Trip
Top Left	0.25	0.25	0.25	1	0.25	1
Bottom Right (MPEG-1)	-0.25	-0.25	0.75	0	0.75	0
Bottom Center (MPEG-2)	0	-0.25	0	0	0.75	0

The programming of this register is ignored by a pipe scaler when the pipe is in the Full Blend YUV420 mode. The scaler hardware is responsible for calculating and applying the appropriate vertical phase when encoding the YUV420 format.

DWord	Bit	Description
0	31:30	<b>Y Initial VPhase Int</b> Access: <input type="text"/> Double Buffered This field specifies the integer part of the Y vertical filtering initial phase when the scaler is

## PS\_VPHASE

		operating on YUV420 hybrid planar formats. This field is ignored for non-YUV420 pixel formats.								
29:17	<b>Y Initial VPhase Frac</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the most significant 13 bits of the fractional part of the Y vertical filtering initial phase when the scaler is operating on YUV420 hybrid planar formats. This field should be programmed with the fractional portion of the initial phase multiplied by <math>2^{13}</math>. This field is ignored for non-YUV420 pixel formats.</p>	Access:	Double Buffered						
Access:	Double Buffered									
16	<b>Y Initial VPhase Trip</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies whether the initial trip, that may occur while applying the initial phase, is used in Y vertical filtering. This field is ignored for non-YUV420 pixel formats.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Used</td> </tr> <tr> <td>0b</td> <td>Not Used</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	1b	Used	0b	Not Used
Access:	Double Buffered									
Value	Name									
1b	Used									
0b	Not Used									
15:14	<b>UV or RGB Initial VPhase Int</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the integer part of the UV or RGB vertical filtering initial phase.</p>	Access:	Double Buffered						
Access:	Double Buffered									
13:1	<b>UV or RGB Initial VPhase Frac</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the most significant 13 bits of the fractional part of the UV or RGB vertical filtering initial phase. This field should be programmed with the fractional portion of the initial phase multiplied by <math>2^{13}</math>.</p>	Access:	Double Buffered						
Access:	Double Buffered									
0	<b>UV or RGB Initial VPhase Trip</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies whether the initial trip, that may occur while applying the initial phase, is used in UV or RGB vertical filtering.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Used</td> </tr> <tr> <td>0b</td> <td>Not Used</td> </tr> </tbody> </table>	Access:	Double Buffered	Value	Name	1b	Used	0b	Not Used
Access:	Double Buffered									
Value	Name									
1b	Used									
0b	Not Used									

## PS\_VSCALE

<b>PS_VSCALE</b>	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
Address:	68184h-68187h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_1_A
Reset:	soft
Address:	68284h-68287h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_2_A
Reset:	soft
Address:	68984h-68987h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_1_B
Reset:	soft
Address:	68A84h-68A87h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_2_B
Reset:	soft
Address:	69184h-69187h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_1_C
Reset:	soft
Address:	69284h-69287h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_2_C
Reset:	soft
Address:	69984h-69987h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_1_D
Reset:	soft
Address:	69A84h-69A87h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_2_D

<b>PS_VSCALE</b>		
Reset:		soft
DWord	Bit	Description
0	31:18	<b>Reserved</b>
		Access: RO
		Format: MBZ
	17:15	<b>VScale Int</b>
		Access: RO This field gives the integer part of the vertical scale factor. VSCALE_INT = int(src height/(interlace x dest height)) Interlace = 1/2 in interlace modes, 1 in progressive modes.
	14:0	<b>VScale Frac</b>
Access: RO This field gives the fractional part of the vertical scale factor. VSCALE_FRAC = int(((src height/(interlace x dest height)-VSCALE_INT) * 2 <sup>15</sup> ) + 0.5) Interlace = 1/2 in interlace modes, 1 in progressive modes.		



## PS\_WIN\_POS

<b>PS_WIN_POS</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PS_WIN_SZ
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank after armed
Address:	68170h-68173h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_1_A
Reset:	soft
Address:	68270h-68273h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_2_A
Reset:	soft
Address:	68970h-68973h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_1_B
Reset:	soft
Address:	68A70h-68A73h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_2_B
Reset:	soft
Address:	69170h-69173h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_1_C
Reset:	soft
Address:	69270h-69273h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_2_C
Reset:	soft
Address:	69970h-69973h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_1_D
Reset:	soft
Address:	69A70h-69A73h

## PS\_WIN\_POS

Name: PS Window Position 1  
 ShortName: PS\_WIN\_POS\_2\_D  
 Reset: soft

Coordinates are determined with a value of (0,0) being the upper left corner of the display device (rotation does not affect this).

### Restriction

When scaling a pipe, the scaled output must fit inside the pipe active area, so Pipe active size  $\geq$  PS window position + PS window size. When scaling a plane, the scaled output must fit inside the pipe source area, so Pipe source size  $\geq$  PS window position + PS window size.

DWord	Bit	Description			
0	31:29	<b>Reserved</b>			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
28:16	<b>XPOS</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the horizontal coordinate in pixels of the upper left most pixel of the scaled output window.</p> <p>Restriction : This field must be even when the scaler is delivering YUV420 format for HDMI output.</p>	Access:	Double Buffered		
Access:	Double Buffered				
15:13	<b>Reserved</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
12:0	12:0	<b>YPOS</b>			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the vertical coordinate in lines of the upper left most pixel of the scaled output window.</p>	Access:	Double Buffered	
	Access:	Double Buffered			
	<b>Restriction</b>				
<p>Bit 0 must be zero for interlaced modes.</p> <p>This field must be even when the scaler is delivering YUV420 format for HDMI output.</p>					

## PS\_WIN\_SZ

<b>PS_WIN_SZ</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank	
Address:	68174h-68177h
Name:	PS Window Size 1
ShortName:	PS_WIN_SZ_1_A
Reset:	soft
Address:	68274h-68277h
Name:	PS Window Size 1
ShortName:	PS_WIN_SZ_2_A
Reset:	soft
Address:	68974h-68977h
Name:	PS Window Size 1
ShortName:	PS_WIN_SZ_1_B
Reset:	soft
Address:	68A74h-68A77h
Name:	PS Window Size 1
ShortName:	PS_WIN_SZ_2_B
Reset:	soft
Address:	69174h-69177h
Name:	PS Window Size 1
ShortName:	PS_WIN_SZ_1_C
Reset:	soft
Address:	69274h-69277h
Name:	PS Window Size 1
ShortName:	PS_WIN_SZ_2_C
Reset:	soft
Address:	69974h-69977h
Name:	PS Window Size 1
ShortName:	PS_WIN_SZ_1_D
Reset:	soft
Address:	69A74h-69A77h
Name:	PS Window Size 1

## PS\_WIN\_SZ

ShortName: PS\_WIN\_SZ\_2\_D

Reset: soft

This register specifies the size in pixels of the scaled output window. A programmed value of (100, 100) will result in scaled output window of size 100x100 pixels.

**Writes to this register arm PS registers on this pipe.** After arming, any write to other PS registers will disarm all PS registers. Subsequent write to this register will arm them again.

### Restriction

When scaling a pipe, the scaled output must fit inside the pipe active area, so Pipe active size  $\geq$  PS window position + PS window size. When scaling a plane, the scaled output must fit inside the pipe source area, so Pipe source size  $\geq$  PS window position + PS window size.

DWord	Bit	Description			
0	31:30	<b>Reserved</b>			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
29:16	<b>XSIZE</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td style="text-align: center;">Double Buffered</td> </tr> </table>	Access:	Double Buffered		
	Access:	Double Buffered			
<p>This field specifies the horizontal size in pixels of the scaled output window.</p> <p>Restriction: When the pipe scalar is configured to output YUV 420, the X size must be even.</p>					
15:13	<b>Reserved</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
12:0	<b>YSIZE</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td style="text-align: center;">Double Buffered</td> </tr> </table>	Access:	Double Buffered		
	Access:	Double Buffered			
	<p>This field specifies the vertical size in scan lines of the scaled output window.</p> <p>Restriction : Bit 0 must be zero for interlaced modes.</p>				
	<b>Restriction</b>				
<p>When the pipe scalar is configured to output YUV 420, the Y size must be even.</p>					

## PS Depth Count

PS_DEPTH_COUNT - PS Depth Count				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02350h			
<p>This register stores the value of the count of samples that have passed the depth test. This register is part of the context save and restore. Note that the value of this register can be obtained in a pipeline-synchronous fashion without a pipeline flush by using the 3DCONTROL command. See 3D Overview in the 3D volume.</p> <p>More details about the precise event counted by this register are located <b>Statistics Gathering</b>.</p>				
DWord	Bit	Description		
0..1	63:32	<p><b>Depth Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the total number of samples that have passed the depth test (i.e., will be visible). All samples are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Samples that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>Depth Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the total number of samples that have passed the depth test (i.e., will be visible). All samples are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Samples that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W	
Access:	R/W			



## PS Depth Count for Slice0

PS_DEPTH_COUNT_SLICE0 - PS Depth Count for Slice0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	022D8h			
Name:	PS Depth Count for Slice0			
ShortName:	PS_DEPTH_COUNT_SLICE0			
<p>This register stores the value of the count of pixels that have passed the depth test in Slice0. This register is part of the context save and restore. This register should not be programmed by SW. Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).</p>				
DWord	Bit	Description		
0..1	63:32	<p><b>Depth Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the total number of pixels that have passed the depth test in Slice0(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>Depth Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the total number of pixels that have passed the depth test in Slice0(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W	
Access:	R/W			

## PS Depth Count for Slice1

PS_DEPTH_COUNT_SLICE1 - PS Depth Count for Slice1				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	022F8h			
Name:	PS Depth Count for Slice1			
ShortName:	PS_DEPTH_COUNT_SLICE1			
<p>This register stores the value of the count of pixels that have passed the depth test in Slice1. This register is part of the context save and restore. This register should not be programmed by SW. Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).</p>				
DWord	Bit	Description		
0..1	63:32	<p><b>Depth Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the total number of pixels that have passed the depth test in Slice1(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>Depth Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the total number of pixels that have passed the depth test in Slice1(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W	
Access:	R/W			



## PS Depth Count for Slice2

PS_DEPTH_COUNT_SLICE2 - PS Depth Count for Slice2				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02450h			
Name:	PS Depth Count for Slice2			
ShortName:	PS_DEPTH_COUNT_SLICE2			
<p>This register stores the value of the count of pixels that have passed the depth test in Slice2. This register is part of the render context save and restore. This register should not be programmed by SW.</p>				
DWord	Bit	Description		
0..1	63:32	<p><b>Depth Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the depth test in slice2 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>Depth Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the depth test in slice2 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W	
Access:	R/W			



## PS Depth Count for Slice3

PS_DEPTH_COUNT_SLICE3 - PS Depth Count for Slice3				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02460h			
Name:	PS Depth Count for Slice3			
ShortName:	PS_DEPTH_COUNT_SLICE3			
<p>This register stores the value of the count of pixels that have passed the depth test in Slice3. This register is part of the render context save and restore. This register should not be programmed by SW.</p>				
DWord	Bit	Description		
0..1	63:32	<p><b>Depth Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the depth test in slice3 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>Depth Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the depth test in slice3 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W	
Access:	R/W			



## PS Depth Count for Slice4

PS_DEPTH_COUNT_SLICE4 - PS Depth Count for Slice4				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02470h			
Name:	PS Depth Count for Slice4			
ShortName:	PS_DEPTH_COUNT_SLICE4			
<p>This register stores the value of the count of pixels that have passed the depth test in Slice4. This register is part of the render context save and restore. This register should not be programmed by SW.</p>				
DWord	Bit	Description		
0..1	63:32	<p><b>Depth Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the depth test in slice4 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>Depth Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the depth test in slice4 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W	
Access:	R/W			

## PS Depth Count for Slice5

PS_DEPTH_COUNT_SLICE5 - PS Depth Count for Slice5				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	024A8h			
Name:	PS Depth Count for Slice5			
ShortName:	PS_DEPTH_COUNT_SLICE5			
<p>This register stores the value of the count of pixels that have passed the depth test in Slice5. This register is part of the render context save and restore. This register should not be programmed by SW.</p>				
DWord	Bit	Description		
0..1	63:32	<p><b>Depth Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the depth test in slice5 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>Depth Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the depth test in slice5 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W	
Access:	R/W			



## PS Depth Count for Slice6

PS_DEPTH_COUNT_SLICE6 - PS Depth Count for Slice6				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	025B0h			
Name:	PS Depth Count for Slice6			
ShortName:	PS_DEPTH_COUNT_SLICE6			
<p>This register stores the value of the count of pixels that have passed the depth test in Slice6. This register is part of the render context save and restore. This register should not be programmed by SW.</p>				
DWord	Bit	Description		
0..1	63:32	<p><b>Depth Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the depth test in slice5 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>Depth Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the depth test in slice5 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W	
Access:	R/W			

## PS Depth Count for Slice7

PS_DEPTH_COUNT_SLICE7 - PS Depth Count for Slice7				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	025B8h			
Name:	PS Depth Count for Slice7			
ShortName:	PS_DEPTH_COUNT_SLICE7			
This register stores the value of the count of pixels that have passed the depth test in Slice7. This register is part of the render context save and restore. This register should not be programmed by SW.				
DWord	Bit	Description		
0..1	63:32	<p><b>Depth Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the depth test in slice5 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>Depth Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register reflects the depth test in slice5 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.</p>	Access:	R/W	
Access:	R/W			



## PS Invocation Count

PS_INVOCATION_COUNT - PS Invocation Count				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02348h			
More details about the precise event counted by this register are located <b>Statistics Gathering</b> .				
DWord	Bit	Description		
0..1	63:32	<b>PS Invocation Count UDW</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W
	Access:	R/W		
31:0	<b>PS Invocation Count LDW</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W	
Access:	R/W			

## PS Invocation Count for Slice0

PS_INVOCATION_COUNT_SLICE0 - PS Invocation Count for Slice0				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	022C8h			
Name:	PS Invocation Count for Slice0			
ShortName:	PS_INVOCATION_COUNT_SLICE0			
<p>This register stores the value of the count of pixels that get shaded in Slice0. This register is part of the context save and restore. This register should not be programmed by SW. Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).</p>				
DWord	Bit	Description		
0..1	63:32	<p><b>PS Invocation Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice0. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>PS Invocation Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice0. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W	
Access:	R/W			



## PS Invocation Count for Slice1

PS_INVOCATION_COUNT_SLICE1 - PS Invocation Count for Slice1				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	022F0h			
Name:	PS Invocation Count for Slice1			
ShortName:	PS_INVOCATION_COUNT_SLICE1			
<p>This register stores the value of the count of pixels that get shaded in Slice0. This register is part of the context save and restore. This register should not be programmed by SW. Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).</p>				
DWord	Bit	Description		
0..1	63:32	<p><b>PS Invocation Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice1. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>PS Invocation Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice1. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W	
Access:	R/W			



## PS Invocation Count for Slice2

PS_INVOCATION_COUNT_SLICE2 - PS Invocation Count for Slice2				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02448h			
Name:	PS Invocation Count for Slice2			
ShortName:	PS_INVOCATION_COUNT_SLICE2			
This register stores the value of the count of pixels that get shaded in Slice2. This register is part of the render context save and restore. This register should not be programmed by SW.				
DWord	Bit	Description		
0..1	63:32	<p><b>PS Invocation Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice2. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>PS Invocation Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice2. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W	
Access:	R/W			



## PS Invocation Count for Slice3

PS_INVOCATION_COUNT_SLICE3 - PS Invocation Count for Slice3				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02458h			
Name:	PS Invocation Count for Slice3			
ShortName:	PS_INVOCATION_COUNT_SLICE3			
This register stores the value of the count of pixels that get shaded in Slice3. This register is part of the render context save and restore. This register should not be programmed by SW.				
DWord	Bit	Description		
0..1	63:32	<p><b>PS Invocation Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice3. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>PS Invocation Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice3. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W	
Access:	R/W			

## PS Invocation Count for Slice4

PS_INVOCATION_COUNT_SLICE4 - PS Invocation Count for Slice4				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	02468h			
Name:	PS Invocation Count for Slice4			
ShortName:	PS_INVOCATION_COUNT_SLICE4			
This register stores the value of the count of pixels that get shaded in Slice4. This register is part of the render context save and restore. This register should not be programmed by SW.				
DWord	Bit	Description		
0..1	63:32	<p><b>PS Invocation Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>PS Invocation Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W	
Access:	R/W			



## PS Invocation Count for Slice5

PS_INVOCATION_COUNT_SLICE5 - PS Invocation Count for Slice5				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	024A0h			
Name:	PS Invocation Count for Slice5			
ShortName:	PS_INVOCATION_COUNT_SLICE5			
This register stores the value of the count of pixels that get shaded in Slice5. This register is part of the render context save and restore. This register should not be programmed by SW.				
DWord	Bit	Description		
0..1	63:32	<p><b>PS Invocation Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>PS Invocation Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W	
Access:	R/W			

## PS Invocation Count for Slice6

PS_INVOCATION_COUNT_SLICE6 - PS Invocation Count for Slice6				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	025D0h			
Name:	PS Invocation Count for Slice6			
ShortName:	PS_INVOCATION_COUNT_SLICE6			
This register stores the value of the count of pixels that get shaded in Slice6. This register is part of the render context save and restore. This register should not be programmed by SW.				
DWord	Bit	Description		
0..1	63:32	<b>PS Invocation Count UDW</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W
	Access:	R/W		
31:0	<b>PS Invocation Count LDW</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W	
Access:	R/W			



## PS Invocation Count for Slice7

PS_INVOCATION_COUNT_SLICE7 - PS Invocation Count for Slice7				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	025D8h			
Name:	PS Invocation Count for Slice7			
ShortName:	PS_INVOCATION_COUNT_SLICE7			
This register stores the value of the count of pixels that get shaded in Slice7. This register is part of the render context save and restore. This register should not be programmed by SW.				
DWord	Bit	Description		
0..1	63:32	<p><b>PS Invocation Count UDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>PS Invocation Count LDW</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>	Access:	R/W	
Access:	R/W			

## PSR\_EVENT

<b>PSR_EVENT</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/WC							
Size (in bits):	32							
Address:	60848h-6084Bh							
Name:	Transcoder PSR Event							
ShortName:	PSR_EVENT_A							
Reset:	soft							
Address:	61848h-6184Bh							
Name:	Transcoder PSR Event							
ShortName:	PSR_EVENT_B							
Reset:	soft							
Address:	62848h-6284Bh							
Name:	Transcoder PSR Event							
ShortName:	PSR_EVENT_C							
Reset:	soft							
Address:	63848h-6384Bh							
Name:	Transcoder PSR Event							
ShortName:	PSR_EVENT_D							
Reset:	soft							
<p>This register captures the event that caused an exit from PSR or PSR2. The exit events will be set by hardware. Software will need to clear these events.</p>								
DWord	Bit	Description						
0	31:18	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
17		<b>PSR2 watch dog timer expire</b>						
		<table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>This is a sticky bit which is set when the PSR2 watch dog timer expires, causing PSR exit. Clear by writing with a 1.</p>	Access:	R/WC				
		Access:	R/WC					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Condition Not Detected</td> </tr> <tr> <td>1b</td> <td>Condition Detected</td> </tr> </tbody> </table>	Value	Name	0b	Condition Not Detected	1b	Condition Detected
		Value	Name					
0b	Condition Not Detected							
1b	Condition Detected							
0b	Condition Not Detected							
1b	Condition Detected							

## PSR\_EVENT

16	<b>PSR2 Disable</b>		
	Access:	R/WC	
	This is a sticky bit which is set when the PSR2 is disabled, causing PSR exit. Clear by writing with a 1.		
	<b>Value</b>	<b>Name</b>	
	0b	Condition Not Detected	
	1b	Condition Detected	
	15	<b>Selective Update Dirty FIFO Underrun</b>	
		Access:	R/WC
		This is a sticky bit which is set when the selective update dirty/clean FIFO Underruns, causing PSR exit. Clear by writing with a 1.	
		<b>Value</b>	<b>Name</b>
0b		Condition Not Detected	
14	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
13	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
12	<b>Graphics Reset</b>		
	Access:	R/WC	
	This is a sticky bit which is set when a graphics reset causes PSR exit. Clear by writing with a 1.		
	<b>Value</b>	<b>Name</b>	
	0b	Condition Not Detected	
11	<b>PCH Interrupt</b>		
	Access:	R/WC	
	This is a sticky bit which is set when a PCH Interrupt causes PSR exit. Clear by writing with a 1.		
	<b>Value</b>	<b>Name</b>	
	0b	Condition Not Detected	
10	<b>Memory Up</b>		
	Access:	R/WC	
	This is a sticky bit which is set when a PCU memup up event causes PSR exit. Clear by writing with a 1.		
	<b>Value</b>	<b>Name</b>	
	0b	Condition Not Detected	



## PSR\_EVENT

	1b	Condition Detected
9	<b>Front Buffer Modify</b>	
	Access:	R/WC
	This is a sticky bit which is set when a front buffer modify causes PSR exit. Clear by writing with a 1.	
	<b>Value</b>	<b>Name</b>
	0b	Condition Not Detected
	1b	Condition Detected
8	<b>Watch dog timer expire</b>	
	Access:	R/WC
	This is a sticky bit which is set when the PSR watch dog timer expires, causing PSR exit. Clear by writing with a 1.	
	<b>Value</b>	<b>Name</b>
	0b	Condition Not Detected
	1b	Condition Detected
7	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
6	<b>Pipe Registers Update</b>	
	Access:	R/WC
	This is a sticky bit which is set when a display pipe register update causes PSR exit. Clear by writing with a 1.	
5	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
4	<b>Reserved</b>	
	Access:	R/WC
3	<b>KVMR session enable</b>	
	Access:	R/WC
	This is a sticky bit which is set when a KVMR session is enabled, causing PSR exit. Clear by writing with a 1.	
	<b>Value</b>	<b>Name</b>
	0b	Condition Not Detected
	1b	Condition Detected

## PSR\_EVENT

	2	<b>VBI enable</b>	
		Access:	R/WC
		This is a sticky bit which is set when vblank or vsync interrupt is enabled, causing PSR exit. Clear by writing with a 1.	
		<b>Value</b>	<b>Name</b>
	0b	Condition Not Detected	
	1b	Condition Detected	
	1	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	0	<b>SRD disable</b>	
		Access:	R/WC
		This is a sticky bit which is set when SRD enable is cleared, causing PSR exit. Clear by writing with a 1.	
<b>Value</b>		<b>Name</b>	
0b		Condition Not Detected	
1b	Condition Detected		

## PSR\_IIR

PSR_IIR						
Register Space:	MMIO: 0/2/0					
Access:	R/WC					
Size (in bits):	32					
Address:	60818h-6081Bh					
Name:	Transcoder PSR Interrupt Identity					
ShortName:	PSR_IIR_A					
Reset:	soft					
Address:	61818h-6181Bh					
Name:	Transcoder PSR Interrupt Identity					
ShortName:	PSR_IIR_B					
Reset:	soft					
Address:	62818h-6281Bh					
Name:	Transcoder PSR Interrupt Identity					
ShortName:	PSR_IIR_C					
Reset:	soft					
Address:	63818h-6381Bh					
Name:	Transcoder PSR Interrupt Identity					
ShortName:	PSR_IIR_D					
Reset:	soft					
<p>This register holds the persistent values of the PSR interrupt bits which are unmasked by PSR_IMR. Bits set in this register will propagate to the PSR/SRD interrupt in the Display Engine Miscellaneous Interrupts.</p>						
DWord	Bit	Description				
0	31:4	<b>Reserved</b>				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
3		<b>Push Done</b>				
		<table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>This is a sticky bit which is set after double buffer update or Push done. After this interrupt, Logic is ready to receive another push frame indication. Clear by writing with a 1.</p>	Access:	R/WC		
		Access:	R/WC			
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Condition Not Detected</td> </tr> <tr> <td>1b</td> <td>Condition Detected</td> </tr> </tbody> </table>	Value	Name	0b	Condition Not Detected
Value	Name					
0b	Condition Not Detected					
1b	Condition Detected					

## PSR\_IIR

	2	<b>PSR Aux Error</b>	
		Access: <span style="float: right;">R/WC</span>	
		This is a sticky bit which is set on the rising edge of the PSR Aux error (receive error or timeout) indication. Clear by writing with a 1.	
		<b>Value</b>	<b>Name</b>
	0b	Condition Not Detected	
	1b	Condition Detected	
	1	<b>PSR Exit</b>	
		Access: <span style="float: right;">R/WC</span>	
		This is a sticky bit which is set on the first blank start after PSR exit. Clear by writing with a 1.	
		<b>Value</b>	<b>Name</b>
	0b	Condition Not Detected	
	1b	Condition Detected	
0	<b>PSR PreWarn</b>		
	Access: <span style="float: right;">R/WC</span>		
	This is a sticky bit which is set two display frames prior to entering PSR. Clear by writing with a 1.		
	<b>Value</b>	<b>Name</b>	
0b	Not Detected		
1b	Condition Detected		

## PSR\_IMR

<b>PSR_IMR</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	60814h-60817h			
Name:	Transcoder PSR Interrupt Mask			
ShortName:	PSR_IMR_A			
Reset:	soft			
Address:	61814h-61817h			
Name:	Transcoder PSR Interrupt Mask			
ShortName:	PSR_IMR_B			
Reset:	soft			
Address:	62814h-62817h			
Name:	Transcoder PSR Interrupt Mask			
ShortName:	PSR_IMR_C			
Reset:	soft			
Address:	63814h-63817h			
Name:	Transcoder PSR Interrupt Mask			
ShortName:	PSR_IMR_D			
Reset:	soft			
This register contains a bit mask which selects the PSR events that will be reported in the PSR_IIR.				
DWord	Bit	Description		
0	31:4	<b>Reserved</b>		
		Access: RO		
		Format: MBZ		
	3		<b>Mask Push Done</b>	
			Access: R/W	
			<b>Value</b>	<b>Name</b>
			0b	Not Masked
			1b	Masked <b>[Default]</b>
	2		<b>Mask PSR Aux Error</b>	
			Access: R/W	
			<b>Value</b>	<b>Name</b>
			0b	Not Masked

PSR_IMR			
		1b	Masked <b>[Default]</b>
	1	<b>Mask PSR Exit</b>	
		Access: _____ R/W	
		<b>Value</b>	<b>Name</b>
		0b	Not Masked
	1b	Masked <b>[Default]</b>	
	0	<b>Mask PSR PreWarn</b>	
Access: _____ R/W			
<b>Value</b>		<b>Name</b>	
0b		Not Masked	
1b	Masked <b>[Default]</b>		

## PSR\_MASK

<b>PSR_MASK</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	60860h-60863h			
Name:	Transcoder PSR Event Mask			
ShortName:	PSR_MASK_A			
Reset:	soft			
Address:	61860h-61863h			
Name:	Transcoder PSR Event Mask			
ShortName:	PSR_MASK_B			
Reset:	soft			
Address:	62860h-62863h			
Name:	Transcoder PSR Event Mask			
ShortName:	PSR_MASK_C			
Reset:	soft			
Address:	63860h-63863h			
Name:	Transcoder PSR Event Mask			
ShortName:	PSR_MASK_D			
Reset:	soft			
Some of the masking is controlled here and some in the PIPE_MISC register.				
<b>Restriction</b>				
Only bit 30 (Idle Frame Override) can be changed while PSR or PSR2 is enabled. The other fields must not be changed while PSR or PSR2 is enabled.				
DWord	Bit	Description		
0	31:30	<b>Idle Frame Override</b>		
		Access:	R/W	
		This field overrides the entry/exit conditions to force PSR or PSR2 Deep Sleep entry/exit.		
		Value	Name	Description
		00b,01b	No Override	Do not override. Use regular entry and exit conditions.
		10b	Force Idle Frame	Force Idle Frames to force PSR entry or PSR2 Deep Sleep
11b	Force Non-Idle Frame	Force Non-Idle Frames to force PSR exit or exit from PSR2 Deep Sleep		
	29	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	

## PSR\_MASK

	28	<b>Mask Max Sleep</b>	
	Access:		R/W
	This field controls the mask for the max sleep time event.		
	<b>Value</b>		<b>Name</b>
	0b		Not Masked
	1b		Masked
	27	<b>Reserved</b>	
	Access:		RO
	Format:		MBZ
	26	<b>Mask Memup</b>	
	Access:		R/W
	This field controls the mask for the memory up event.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Not Masked	
	1b	Masked <b>[Default]</b>	Masked - will not be considered in PSR idleness tracking (default)
	25	<b>Mask Hotplug</b>	
	Access:		R/W
	This field controls the mask for the hotplug event .Not used in PSR2 Deep Sleep entry/exit.		
	<b>Value</b>		<b>Name</b>
	0b		Not Masked
	1b		Masked
	24	<b>Mask FBC Modify</b>	
	Access:		R/W
	This field controls the mask for the FBC front buffer modify event.		
	<b>Value</b>		<b>Name</b>
	0b		Not Masked
	1b		Masked
	23:16	<b>Reserved</b>	
Access:		RO	
Format:		MBZ	
15	<b>Exit on Pixel Underrun</b>		
Access:		R/W	
This field controls the mask for exit on pixel underrun.			
<b>Value</b>		<b>Name</b>	
0b		Not Masked	
1b		Masked <b>[Default]</b>	



<b>PSR_MASK</b>				
	14:1	<b>Reserved</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
	0	<b>Global Mask</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
		Access:	R/W	
		This field is no longer used. The global mask function moved to 0x42084 bit 0.		
		<b>Value</b>	<b>Name</b>	
0b	Not Masked			
1b	Masked			



## PSR2\_CTL

<b>PSR2_CTL</b>										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	60900h-60903h									
Name:	PSR2 Control									
ShortName:	PSR2_CTL_A									
Reset:	soft									
<b>Programming Notes</b>										
To use FBC modification tracking for idleness calculations when FBC is disabled, program FBC_CTL CPU Fence Enable, FBC_CONTROL_SA_REGISTER, FBC_CPU_FENCE_OFFSET_REGISTER, FBC_RT_BASE_ADDR_REGISTER, and BLITTER_TRACKING_REGISTER as they are programmed when FBC is enabled.										
<b>Restriction</b>										
PSR needs to be enabled only when at least one plane is enabled.										
PSR2 is limited to 30bpp 10:10:10, even when using the manual tracking mode.										
Only the PSR2 Enable can be changed while PSR2 is enabled. The other fields must not be changed while PSR2 is enabled. Selective Update Tracking Enable must be set before or along with PSR2 enable										
PSR2 is supported for pipe active sizes up to 5120 pixels wide and 3200 lines tall.										
DWord	Bit	Description								
0	31	<p><b>PSR2 Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit enables Revision 2.0 of the Panel Self Refresh function. Updates will take place at the start of the next vertical blank. The port will send PSR2 VDMs while enabled.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Clear the register field SRD_CTL [TP2 TP3 Select] before enabling this bit. Do not set the register field SRD_CTL [TP2 TP3 Select] while PSR2 is enabled.</p> <p style="text-align: center;"><b>Restriction</b></p> <p><b>PSR2 not supported. Do not enable.</b></p> <p>PSR2 must not be enabled when the PSR Setup time from DPCD 00071h is greater than the time for vertical blank minus one line.</p> <p>PSR2 must not be enabled together with Interlacing, Black Frame Insertion (BFI), Compression Mode, or S3D.</p>	Access:	R/W	Value	Name	0b	Disable	1b	Enable
Access:	R/W									
Value	Name									
0b	Disable									
1b	Enable									

PSR2_CTL			
	Disable FBC when PSR2 is enabled.		
30	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
29	<b>Context restore to PSR2 Deep Sleep State</b>		
	Access:	R/W	
	This field restores PSR2 into Deep Sleep State		
	<b>Value</b>	<b>Name</b>	
	0b	Disable	
	1b	Enable	
	<b>Restriction</b>		
	This bit should only be used with context save restore.		
28	<b>Block count number</b>		
	Access:	R/W	
	This field selects block count number before SU turn on sequence		
	<b>Value</b>	<b>Name</b>	
	0b	2 blocks OR 8 lines	
	1b	3 blocks OR 12 lines	
27	<b>Aux Frame Sync Enable</b>		
	Access:	R/W	
	This field selects whether the frame sync will be sent on Aux channel.		
	<b>Value</b>	<b>Name</b>	
	1b	Enable	
	0b	Disable	
	<b>Restriction</b>		
	Must be programmed to match the panel's requirements.		
26	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
25	<b>SU SDP scanline indication</b>		
	Access:	R/W	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	same line	Send the PSR2 start and end SDP on the same line as the SU region start and end lines.

## PSR2\_CTL

	1b	prior line	Send the PSR2 start and end SDP one line prior to the SU region start and end lines.																					
24:20	<b>Max SU Disable Time</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>00000b Disabled</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field is the maximum time to spend in PSR2 Selective update without fetching a full frame. It is programmed in increments of sixty frames. Programming all 1s gives 31x60 frames time.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center;"><b>Restriction</b></td> </tr> </table> <p>Programming all 0s disable the forced fetch of a full frame in SU.</p>			Default Value:	00000b Disabled	Access:	R/W	<b>Restriction</b>																
Default Value:	00000b Disabled																							
Access:	R/W																							
<b>Restriction</b>																								
19	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table>			Access:	R/W																			
Access:	R/W																							
18	<b>PSR2 RAM power state</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> </table>			Access:	RO																			
Access:	RO																							
17:16	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table>			Access:	R/W																			
Access:	R/W																							
15:13	<b>IO buffer Wake</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table> <p>This field selects the number of lines before the Selective Update Region to wake the IO Buffers.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>5 lines</td> </tr> <tr> <td>001b</td> <td>6 lines</td> </tr> <tr> <td>010b</td> <td>7 lines <b>[Default]</b></td> </tr> <tr> <td>011b</td> <td>8 lines</td> </tr> <tr> <td>100b</td> <td>9 lines</td> </tr> <tr> <td>101b</td> <td>10 lines</td> </tr> <tr> <td>110b</td> <td>11 lines</td> </tr> <tr> <td>111b</td> <td>12 lines</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center;"><b>Restriction</b></td> </tr> </table> <p>To program line 9 to 12, block count number bit [28] must be set.</p>			Access:	R/W	Value	Name	000b	5 lines	001b	6 lines	010b	7 lines <b>[Default]</b>	011b	8 lines	100b	9 lines	101b	10 lines	110b	11 lines	111b	12 lines	<b>Restriction</b>
Access:	R/W																							
Value	Name																							
000b	5 lines																							
001b	6 lines																							
010b	7 lines <b>[Default]</b>																							
011b	8 lines																							
100b	9 lines																							
101b	10 lines																							
110b	11 lines																							
111b	12 lines																							
<b>Restriction</b>																								
12:10	<b>Fast Wake</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table> <p>This field selects the number of lines before the Selective Update Region to send the Fast Wake.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>5 lines</td> </tr> <tr> <td>001b</td> <td>6 lines</td> </tr> </tbody> </table>			Access:	R/W	Value	Name	000b	5 lines	001b	6 lines													
Access:	R/W																							
Value	Name																							
000b	5 lines																							
001b	6 lines																							

<b>PSR2_CTL</b>													
	<table border="1"> <tr> <td>010b</td> <td>7 lines <b>[Default]</b></td> </tr> <tr> <td>011b</td> <td>8 lines</td> </tr> <tr> <td>100b</td> <td>9 lines</td> </tr> <tr> <td>101b</td> <td>10 lines</td> </tr> <tr> <td>110b</td> <td>11 lines</td> </tr> <tr> <td>111b</td> <td>12 lines</td> </tr> </table>	010b	7 lines <b>[Default]</b>	011b	8 lines	100b	9 lines	101b	10 lines	110b	11 lines	111b	12 lines
010b	7 lines <b>[Default]</b>												
011b	8 lines												
100b	9 lines												
101b	10 lines												
110b	11 lines												
111b	12 lines												
	<b>Restriction</b>												
	To program line 9 to 12, block count number bit [28] must be set.												
9:8	<p><b>TP2 Time</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field selects the TP2 time when training the link on exit from PSR2 DeepSleep (waking).</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>500us</td> </tr> <tr> <td>01b</td> <td>100us</td> </tr> <tr> <td>10b</td> <td>2.5ms</td> </tr> <tr> <td>11b</td> <td>50us</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	00b	500us	01b	100us	10b	2.5ms	11b	50us
Access:	R/W												
Value	Name												
00b	500us												
01b	100us												
10b	2.5ms												
11b	50us												
7:4	<p><b>Frames Before SU Entry</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0001b 1 Frames Before SU Entry</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field is the number of frames it takes to enter into Selective Update when PSR2 is enabled. Note: HW takes a minimum of 2frames, so '0' and '1' are not valid entries for this field.</p>	Default Value:	0001b 1 Frames Before SU Entry	Access:	R/W								
Default Value:	0001b 1 Frames Before SU Entry												
Access:	R/W												
3:0	<p><b>Idle Frames</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field is the number of idle frames required before entering PSR2 Deep Sleep. Write to this field doesn't cause a PSR2 exit and frame update.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>Deep Sleep Disabled</td> </tr> <tr> <td>0001b</td> <td>1 idle frame <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0000b	Deep Sleep Disabled	0001b	1 idle frame <b>[Default]</b>				
Access:	R/W												
Value	Name												
0000b	Deep Sleep Disabled												
0001b	1 idle frame <b>[Default]</b>												



## PSR2\_MAN\_TRK\_CTL

<b>PSR2_MAN_TRK_CTL</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	60910h-60913h							
Name:	PSR2 Manual Tracking Control							
ShortName:	PSR2_MAN_TRK_CTL_A							
Reset:	soft							
Address:	62910h-62913h							
Name:	PSR2 Manual Tracking Control							
ShortName:	PSR2_MAN_TRK_CTL_C							
Reset:	soft							
Address:	63910h-63913h							
Name:	PSR2 Manual Tracking Control							
ShortName:	PSR2_MAN_TRK_CTL_D							
Reset:	soft							
<b>Description</b>								
This register instances are also used for configuration of <b>Panel Replay</b> feature on all pipes.								
<b>Programming Notes</b>								
<p>The frame is divided into blocks of four scan lines each. The blocks are addressed starting from 1 for the first block of the frame and ending with <math>\text{ROUNDUP}[(\text{TRANS\_VTOTAL Vertical Active} + 1) / 4]</math> for the last block of the frame.</p> <p>Software must provide the starting and ending block address of the selective update region. The SU Region Start Address is programmed to the first block of the selective update region. The SU Region End Address is programmed to the final block of the selective update region + 1. There can be only one selective update region in a frame.</p> <p>To disable selective update, set the selective update region to the full frame by programming SU Region Start Address to the start of the frame and SU Region End Address to the end of the frame.</p>								
DWord	Bit	Description						
0	31	<b>SF partial frame enable</b> Access: R/W This bit enables selective fetch.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
Value	Name							
0b	Disable							
1b	Enable							

## PSR2\_MAN\_TRK\_CTL

	30	<b>Allow DB Stall</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This field controls whether double buffer updates are allowed to be stalled for this register.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 30%;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Not Allowed <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Allowed</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Not Allowed <b>[Default]</b>	1b	Allowed
	Access:	R/W								
	Value	Name								
	0b	Not Allowed <b>[Default]</b>								
	1b	Allowed								
	29	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
	Access:	RO								
Format:	MBZ									
28:16	<b>SU Region Start Address</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This field indicates the starting line address of the selective update region.</p>	Access:	R/W							
Access:	R/W									
15	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO									
Format:	MBZ									
14	<b>SF Single full frame</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W Set</td> </tr> </table> <p>This bit will select for a single a full frame fetch and update when Selective Fetch is enabled. It is cleared on vblank. Do not set this bit to 1 if Selective Fetch is not enabled.</p>	Access:	R/W Set							
Access:	R/W Set									
13	<b>SF Continuous full frame</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This bit will select for full frame fetches and updates continuously when Selective Fetch is enabled, until disabled by software. Do not set this bit to 1 if Selective Fetch is not enabled.</p>	Access:	R/W							
Access:	R/W									
12:0	<b>SU Region End Address</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This field indicates the ending line address of the selective update region.</p>	Access:	R/W							
Access:	R/W									



## PSR2\_STATUS

PSR2_STATUS																																												
Register Space:	MMIO: 0/2/0																																											
Access:	RO																																											
Size (in bits):	32																																											
Address:	60940h-60943h																																											
Name:	PSR2 Status																																											
ShortName:	PSR2_STATUS_A																																											
Reset:	soft																																											
DWord	Bit	Description																																										
0	31:28	<b>PSR2 State</b>																																										
		Access: <span style="float: right;">RO</span>																																										
		This field indicates the live state of PSR2																																										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>IDLE</td> <td>Reset state</td> </tr> <tr> <td>0001b</td> <td>CAPTURE</td> <td>Send capture frame</td> </tr> <tr> <td>0010b</td> <td>CPTURE_FS</td> <td>Fast sleep after capture frame is sent</td> </tr> <tr> <td>0011b</td> <td>SLEEP</td> <td>Selective Update</td> </tr> <tr> <td>0100b</td> <td>BUFON_FW</td> <td>Turn Buffer on and Send Fast wake</td> </tr> <tr> <td>0101b</td> <td>ML_UP</td> <td>Turn Main link up and send SR</td> </tr> <tr> <td>0110b</td> <td>SU_STANDBY</td> <td>Selective update or Standby state</td> </tr> <tr> <td>0111b</td> <td>FAST_SLEEP</td> <td>Send Fast sleep</td> </tr> <tr> <td>1000b</td> <td>DEEP_SLEEP</td> <td>Enter Deep sleep</td> </tr> <tr> <td>1001b</td> <td>BUF_ON</td> <td>Turn ON IO Buffer</td> </tr> <tr> <td>1010b</td> <td>TG_ON</td> <td>Turn ON Timing Generator</td> </tr> <tr> <td>1011b</td> <td>BUFON_FW_2</td> <td>Turn Buffer on and Send Fast wake for 3 Block case</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	0000b	IDLE	Reset state	0001b	CAPTURE	Send capture frame	0010b	CPTURE_FS	Fast sleep after capture frame is sent	0011b	SLEEP	Selective Update	0100b	BUFON_FW	Turn Buffer on and Send Fast wake	0101b	ML_UP	Turn Main link up and send SR	0110b	SU_STANDBY	Selective update or Standby state	0111b	FAST_SLEEP	Send Fast sleep	1000b	DEEP_SLEEP	Enter Deep sleep	1001b	BUF_ON	Turn ON IO Buffer	1010b	TG_ON	Turn ON Timing Generator	1011b	BUFON_FW_2	Turn Buffer on and Send Fast wake for 3 Block case	Others	Reserved	Reserved
		Value	Name	Description																																								
		0000b	IDLE	Reset state																																								
		0001b	CAPTURE	Send capture frame																																								
		0010b	CPTURE_FS	Fast sleep after capture frame is sent																																								
		0011b	SLEEP	Selective Update																																								
		0100b	BUFON_FW	Turn Buffer on and Send Fast wake																																								
		0101b	ML_UP	Turn Main link up and send SR																																								
		0110b	SU_STANDBY	Selective update or Standby state																																								
		0111b	FAST_SLEEP	Send Fast sleep																																								
		1000b	DEEP_SLEEP	Enter Deep sleep																																								
		1001b	BUF_ON	Turn ON IO Buffer																																								
1010b	TG_ON	Turn ON Timing Generator																																										
1011b	BUFON_FW_2	Turn Buffer on and Send Fast wake for 3 Block case																																										
Others	Reserved	Reserved																																										
27:26		<b>Link Status</b>																																										
		Access: <span style="float: right;">RO</span>																																										
		This field indicates the live status of the link.																																										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Full Off</td> <td>Link is fully off</td> </tr> <tr> <td>01b</td> <td>Full On</td> <td>Link is fully on</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	00b	Full Off	Link is fully off	01b	Full On	Link is fully on	11b	Reserved	Reserved																														
		Value	Name	Description																																								
00b	Full Off	Link is fully off																																										
01b	Full On	Link is fully on																																										
11b	Reserved	Reserved																																										
25	<b>Reserved</b>																																											
	Access: <span style="float: right;">RO</span>																																											
	Format: <span style="float: right;">MBZ</span>																																											



## PSR2\_STATUS

24:20	<b>Max Sleep Time Counter</b>	Access:	RO									
This field provides the live status of the sleep time counter.												
19:16	<b>PSR2 Deep Sleep Entry Count</b>	Access:	RO									
The value in this register represents the number of times PSR2 Deep Sleep has been entered. The count will increment with each entry. After reaching the maximum count value the counter will rollover and continue from 0.												
15:12	<b>Reserved</b>	Access:	RO									
		Format:	MBZ									
11:10	<b>Reserved</b>	Access:	RO									
		Format:	MBZ									
9	<b>PSR2 idle frame indication</b>	Access:	RO									
This bit gets set when DP link goes to sleep state and gets reset on PSR2 exit.												
8	<b>Sending TP2</b>	Access:	RO									
<b>Description</b>												
This field indicates if TP2 is currently being sent.												
<b>Recommendation is to not use this status bit.</b>												
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 30%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Not Sending</td> <td style="text-align: center;">Not sending TP2</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Sending</td> <td style="text-align: center;">Sending TP2</td> </tr> </tbody> </table>				Value	Name	Description	0b	Not Sending	Not sending TP2	1b	Sending	Sending TP2
Value	Name	Description										
0b	Not Sending	Not sending TP2										
1b	Sending	Sending TP2										
7:6	<b>Reserved</b>	Access:	RO									
		Format:	MBZ									
5	<b>PSR2 deep Sleep Entry Completion</b>	Access:	R/WC									
This is a sticky bit which is set on PSR2 deep sleep entry completion. Clear this bit by writing a 1b to it.												
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 60%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Not complete</td> </tr> </tbody> </table>				Value	Name	0b	Not complete					
Value	Name											
0b	Not complete											

<b>PSR2_STATUS</b>									
	<table border="1"> <tr> <td style="width: 150px;">1b</td> <td>Complete</td> </tr> </table>	1b	Complete						
1b	Complete								
4	<p><b>PSR2 SU Entry Completion</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>This is a sticky bit which is set on PSR2 SU entry completion. Clear this bit by writing a 1b to it.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not complete</td> </tr> <tr> <td>1b</td> <td>Complete</td> </tr> </tbody> </table>	Access:	R/WC	Value	Name	0b	Not complete	1b	Complete
Access:	R/WC								
Value	Name								
0b	Not complete								
1b	Complete								
3:0	<p><b>Idle Frame Counter</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field provides the live status of the idle frame counter.</p>	Access:	RO						
Access:	RO								

## PSR2\_SU\_STATUS

PSR2_SU_STATUS		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	96	
Address:	60914h-6091Fh	
Name:	PSR2 Selective Update Status	
ShortName:	PSR2_SU_STATUS_A	
Reset:	soft	
A frame is divided into selective update blocks of four scan lines each. This register provides the count of the number of selective update blocks per frame, for the last eight frames		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
		Access: RO
		Format: MBZ
	29:20	<b>Number of SU blocks in frame N - 2</b>
	Access: RO	
	This field indicates the number of selective update blocks in frame N - 1.	
19:10	<b>Number of SU blocks in frame N - 1</b>	
	Access: RO	
	This field indicates the number of selective update blocks in frame N - 1.	
9:0	<b>Number of SU blocks in frame N</b>	
	Access: RO	
	This field indicates the number of selective update blocks in frame N.	
1	31:30	<b>Reserved</b>
		Access: RO
		Format: MBZ
29:20	<b>Number of SU blocks in frame N - 5</b>	
	Access: RO	
	This field indicates the number of selective update blocks in frame N - 1.	
19:10	<b>Number of SU blocks in frame N - 4</b>	
	Access: RO	
	This field indicates the number of selective update blocks in frame N - 1.	

<b>PSR2_SU_STATUS</b>						
	9:0	<b>Number of SU blocks in frame N - 3</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td>RO</td> </tr> </table> <p>This field indicates the number of selective update blocks in frame N.</p>	Access:	RO		
Access:	RO					
2	31:20	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
		Access:	RO			
	Format:	MBZ				
	19:10	<b>Number of SU blocks in frame N - 7</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td>RO</td> </tr> </table> <p>This field indicates the number of selective update blocks in frame N - 1.</p>	Access:	RO		
Access:	RO					
9:0	<b>Number of SU blocks in frame N - 6</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td>RO</td> </tr> </table> <p>This field indicates the number of selective update blocks in frame N.</p>	Access:	RO			
Access:	RO					

## PTE SW Fault Repair High

PTESWC_H - PTE SW Fault Repair High			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	0CEF0h		
DWord	Bit	Description	
0	31:0	<b>Repair Address High</b>	
		Default Value:	00000000h
		Access:	R/W
		Fixed PTE entry is written by SW here.	



## PTE SW Fault Repair Low

PTESWC_L - PTE SW Fault Repair Low				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
_Custom_GTIReset:	DEV			
Address:	0CEF4h			
DWord	Bit	Description		
0	31:0	<b>Repair Address Low</b>		
		Access: <table border="1"><tr><td></td><td>R/W</td></tr></table>		R/W
	R/W			
		Fixed PTE entry is written by SW here.		

## PWR\_WELL\_CTL

<b>PWR_WELL_CTL</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	45400h-45403h	
Name:	Power Well Control 1	
ShortName:	PWR_WELL_CTL1	
Reset:	soft	
CrashLogSaved:	true	
CrashLogPriority:	2	
CrashLogVisibility:	public	
ExternalLongName:	DE Power Well Control 1	
ExternalDescription:	Display engine power well control	
Address:	45404h-45407h	
Name:	Power Well Control 2	
ShortName:	PWR_WELL_CTL2	
Reset:	soft	
<p>This register is used for display power control. There are multiple instances of this register format to allow software components to have parallel control of the display power.</p> <p>PWR_WELL_CTL1 is generally used for BIOS to control power.</p> <p>PWR_WELL_CTL2 is generally used for driver to control power.</p> <p>The power enable requests from all sources are logically ORd together to enable the power, so the power will only disable after all sources have requested the power to disable.</p> <p>When a power well is disabled (powered down), access to any registers in the power well will complete, but write data will be dropped and read data will be all zeroes.</p> <p>The display connections diagram indicates which functional blocks are contained in each power well. The display MMIO register specification has a field for each register to indicate which power well it is in.</p>		
<b>Restriction</b>		
The power request field must not be changed for a resource while a power enable/disable for that resource is currently in progress, as indicated by power well state for that resource.		
Power wells must be enabled and disabled following the display initialization and mode set sequences.		
DWord	Bit	Description
0	31:22	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	21:18	<b>Reserved</b>
Access: RO		
Format: MBZ		

<b>PWR_WELL_CTL</b>								
	17	<b>Power Well D Request</b> Access: <span style="float: right;">R/W</span> This field requests power well to enable or disable. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
	Value	Name						
	0b	Disable						
	1b	Enable						
	16	<b>Power Well D State</b> Access: <span style="float: right;">RO</span> This field indicates the status of power well. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled
	Value	Name						
	0b	Disabled						
	1b	Enabled						
	15	<b>Power Well C Request</b> Access: <span style="float: right;">R/W</span> This field requests power well to enable or disable. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
	Value	Name						
	0b	Disable						
	1b	Enable						
	14	<b>Power Well C State</b> Access: <span style="float: right;">RO</span> This field indicates the status of power well. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled
	Value	Name						
	0b	Disabled						
	1b	Enabled						
	13	<b>Power Well B Request</b> Access: <span style="float: right;">R/W</span> This field requests power well to enable or disable. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
	Value	Name						
	0b	Disable						
	1b	Enable						
12	<b>Power Well B State</b> Access: <span style="float: right;">RO</span> This field indicates the status of power well. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled	
Value	Name							
0b	Disabled							
1b	Enabled							



<b>PWR_WELL_CTL</b>								
	11	<b>Power Well A Request</b> Access: <span style="float: right;">R/W</span> This field requests power well to enable or disable. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
	Value	Name						
	0b	Disable						
	1b	Enable						
	10	<b>Power Well A State</b> Access: <span style="float: right;">RO</span> This field indicates the status of power well. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disabled</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled
	Value	Name						
	0b	Disabled						
	1b	Enabled						
	9:4	<b>Reserved</b> Access: <span style="float: right;">RO</span> Format: <span style="float: right;">MBZ</span>						
	3	<b>Power Well 2 Request</b> Access: <span style="float: right;">R/W</span> This field requests power well to enable or disable. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
	Value	Name						
	0b	Disable						
	1b	Enable						
	2	<b>Power Well 2 State</b> Access: <span style="float: right;">RO</span> This field indicates the status of power well. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disabled</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled
	Value	Name						
	0b	Disabled						
	1b	Enabled						
	1	<b>Power Well 1 Request</b> Access: <span style="float: right;">R/W</span> This field requests power well to enable or disable. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
	Value	Name						
	0b	Disable						
1b	Enable							
0	<b>Power Well 1 State</b> Access: <span style="float: right;">RO</span> This field indicates the status of power well.							



<b>PWR_WELL_CTL</b>		
	<b>Value</b>	<b>Name</b>
	0b	Disabled
	1b	Enabled

## PWR\_WELL\_CTL\_AUX

<b>PWR_WELL_CTL_AUX</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	45440h-45443h	
Name:	Power Well Control AUX 1	
ShortName:	PWR_WELL_CTL_AUX1	
Reset:	soft	
Address:	45444h-45447h	
Name:	Power Well Control AUX 2	
ShortName:	PWR_WELL_CTL_AUX2	
Reset:	soft	
<p>This register is used for display power control. There are multiple instances of this register format to allow software components to have parallel control of the display power. PWR_WELL_CTL_AUX1 is generally used for BIOS to control power. PWR_WELL_CTL_AUX2 is generally used for driver to control power. The power enable requests from all sources are logically ORd together to enable the power, so the power will only disable after all sources have requested the power to disable. When a power well is disabled (powered down), access to any registers in the power well will complete, but write data will be dropped and read data will be all zeroes. The display connections diagram indicates which functional blocks are contained in each power well. The display MMIO register specification has a field for each register to indicate which power well it is in.</p>		
<b>Restriction</b>		
<p>The power request field must not be changed for a resource while a power enable/disable for that resource is currently in progress, as indicated by power well state for that resource.</p>		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:30	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	29:16	<b>Reserved</b>
		Access: RO
	Format: MBZ	
15	<b>AUX D IO Power Request</b>	
	Access: R/W	
	This field requests power for this Aux IO to enable or disable.	
	<b>Value</b>	<b>Name</b>
	0b	Disable

## PWR\_WELL\_CTL\_AUX

	1b	Enable
14	<b>AUX D IO Power State</b>	
	Access:	RO
	This field requests power for this Aux IO to enable or disable.	
	<b>Value</b>	<b>Name</b>
	0b	Disabled
	1b	Enabled
13:8	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
7	<b>USBC1 IO Power Request</b>	
	Access:	R/W
	This field requests power for this USBC Aux IO to enable or disable. This is used for typeC ports that are not in thunderbolt mode.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
6	<b>USBC1 IO Power State</b>	
	Access:	RO
	This field indicates the status of power for this USBC Aux IO.	
	<b>Value</b>	<b>Name</b>
	0b	Disabled
	1b	Enabled
5	<b>AUX C IO Power Request</b>	
	Access:	R/W
	This field requests power for this Aux IO to enable or disable.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
4	<b>AUX C IO Power State</b>	
	Access:	RO
	This field indicates the status of power for this Aux IO.	
	<b>Value</b>	<b>Name</b>
	0b	Disabled
	1b	Enabled

<b>PWR_WELL_CTL_AUX</b>								
	3	<b>AUX B IO Power Request</b> Access: <span style="float: right;">R/W</span> This field requests power for this Aux IO to enable or disable.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
	Value	Name						
	0b	Disable						
	1b	Enable						
	2	<b>AUX B IO Power State</b> Access: <span style="float: right;">RO</span> This field requests power for this Aux IO to enable or disable.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disabled</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled
	Value	Name						
	0b	Disabled						
	1b	Enabled						
	1	<b>AUX A IO Power Request</b> Access: <span style="float: right;">R/W</span> This field requests power for this Aux IO to enable or disable.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
Value	Name							
0b	Disable							
1b	Enable							
0	<b>AUX A IO Power State</b> Access: <span style="float: right;">RO</span> This field indicates the status of power for this Aux IO.							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disabled</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled	
Value	Name							
0b	Disabled							
1b	Enabled							



## PWR\_WELL\_CTL\_DDI

<b>PWR_WELL_CTL_DDI</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	45450h-45453h	
Name:	Power Well Control DDI 1	
ShortName:	PWR_WELL_CTL_DDI1	
Reset:	soft	
Address:	45454h-45457h	
Name:	Power Well Control DDI 2	
ShortName:	PWR_WELL_CTL_DDI2	
Reset:	soft	
<p>This register is used for display power control. There are multiple instances of this register format to allow software components to have parallel control of the display power. PWR_WELL_CTL_DDI1 is generally used for BIOS to control power. PWR_WELL_CTL_DDI2 is generally used for driver to control power. The power enable requests from all sources are logically ORd together to enable the power, so the power will only disable after all sources have requested the power to disable. When a power well is disabled (powered down), access to any registers in the power well will complete, but write data will be dropped and read data will be all zeroes. The display connections diagram indicates which functional blocks are contained in each power well. The display MMIO register specification has a field for each register to indicate which power well it is in.</p>		
<b>Restriction</b>		
<p>The power request field must not be changed for a resource while a power enable/disable for that resource is currently in progress, as indicated by power well state for that resource.</p>		
DWord	Bit	Description
0	31:23	<b>Reserved</b>
		Access: RO
		Format: MBZ
	22:18	<b>Reserved</b>
		Access: RO
		Format: MBZ
	17:16	<b>Reserved</b>
		Access: RO
		Format: MBZ

## PWR\_WELL\_CTL\_DDI

	15	<b>DDI D IO Power Request</b>	
		Access:	R/W
		This field requests power for DDI D IO to enable or disable.	
		<b>Value</b>	<b>Name</b>
		0b	Disable
		1b	Enable
	14	<b>DDI D IO Power State</b>	
		Access:	RO
		This field indicates the status of power for DDI D IO.	
		<b>Value</b>	<b>Name</b>
		0b	Disabled
		1b	Enabled
	13:8	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	7	<b>USBC1 IO Power Request</b>	
		Access:	R/W
		This field requests power for USBC1 IO to enable or disable.	
		<b>Value</b>	<b>Name</b>
		0b	Disable
	1b	Enable	
6	<b>USBC1 IO Power State</b>		
	Access:	RO	
	This field indicates the status of power for USBC1 IO.		
	<b>Value</b>	<b>Name</b>	
	0b	Disabled	
	1b	Enabled	
5	<b>DDI C IO Power Request</b>		
	Access:	R/W	
	This field requests power for DDI C IO to enable or disable.		
	<b>Value</b>	<b>Name</b>	
	0b	Disable	
	1b	Enable	
4	<b>DDI C IO Power State</b>		
	Access:	RO	
This field indicates the status of power for DDI C IO.			

<b>PWR_WELL_CTL_DDI</b>									
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled		
Value	Name								
0b	Disabled								
1b	Enabled								
3	<p><b>DDI B IO Power Request</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field requests power for DDI B IO to enable or disable.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Disable	1b	Enable
Access:	R/W								
Value	Name								
0b	Disable								
1b	Enable								
2	<p><b>DDI B IO Power State</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates the status of power for DDI B IO.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0b	Disabled	1b	Enabled
Access:	RO								
Value	Name								
0b	Disabled								
1b	Enabled								
1	<p><b>DDI A IO Power Request</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field requests power for DDI A IO to enable or disable.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Disable	1b	Enable
Access:	R/W								
Value	Name								
0b	Disable								
1b	Enable								
0	<p><b>DDI A IO Power State</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates the status of power for DDI A IO.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0b	Disabled	1b	Enabled
Access:	RO								
Value	Name								
0b	Disabled								
1b	Enabled								



## PWRCTXSAVE Message Register for Boot Controller Unit

### MSG\_PWRCTXSAVE\_MBC - PWRCTXSAVE Message Register for Boot Controller Unit

Register Space: MMIO: 0/2/0

Size (in bits): 32

Address: 0850Ch

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To **set** bit0, for example, the data would be 0x0001\_0001.

To **clear** bit0, for example, the data would be 0x0001\_0000.

Note that mask bit is the data bit offset + 16.

Message registers are protected from non-GT writes via the Message Channel.

DWord	Bit	Description	
0	31:10	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
9		<b>Power Context Save Request</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
Power Context Save Request 1'b0: Power context save is not being requested (default). 1'b1: Power context save is being requested. Unit needs to self-clear this bit upon sampling.			
8:0		<b>QWord Credits for Power Context Save Request</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
QWord Credits for Power Context Save Request. Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least). Maximum Credits = 511: Unit may send 511 QWord pairs. A QWord pair is defined as a 32-bit register address and the corresponding 32-bitsof register data. Note that the LRI header and END commands are 64-bits each(32-bit command followed by 32-bit NOOP) and consume one QWord credit. Only valid with PWRCTXSAVE_REQ (Bit9).			



## RAWCLK\_FREQ

<b>RAWCLK_FREQ</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	C6204h-C6207h		
Name:	Rawclk Frequency		
ShortName:	RAWCLK_FREQ		
Reset:	soft		
38.4 MHz reference frequency: Integer 38 and fraction 2/5. Program Numerator=2, Denominator=4, Divider=37 decimal.			
These fields are used to generate a divided down clock for miscellaneous timers in display.			
DWord	Bit	Description	
0	31	<b>Reserved</b>	
		Access: R/W	
	30	<b>Reserved</b>	
		Access: RO	
		Format: MBZ	
	29:26	<b>Microsecond Counter Fraction Denominator</b>	
		Access: R/W	
		This field provides the denominator for the fractional part of the microsecond counter divider. Program this field to the denominator of the fractional portion of reference frequency minus one. If the fraction is 0, program to 0.	
		<b>Value</b>	<b>Name</b> <b>Description</b>
		0100b	5 <b>[Default]</b> Denominator 5
0000b	0      No fraction		
25:16	<b>Microsecond Counter Divider</b>		
	Default Value:	0000100101b 38 MHz	
	Access:	R/W	
This field provides the integer part of the microsecond counter divider.			
15:14	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
13:11	<b>Microsecond Counter Fraction Numerator</b>		
	Access: R/W		
This field provides the numerator for the fractional part of the microsecond counter divider. Program this field to the numerator of the fractional portion of reference frequency. If the fraction is 0, program to 0.			

RAWCLK_FREQ			
	Value	Name	Description
	000b	0	No fraction
	001b	1	Numerator 1
	010b	2 <b>[Default]</b>	Numerator 2
10:0	<b>Reserved</b>		
	Access:		RO
	Format:		MBZ



## Ray Tracing Control Register

RT_CTRL - Ray Tracing Control Register		
Register Space:	MMIO: GTTMMADR	
Size (in bits):	32	
Address:	0E530h	
Name:	RT_CTRL_ADDR	
ShortName:	RT_CTRL_ADDR	
Description		
This register defines the functional and performance tuning related controls for Ray Tracing subsystem.		
DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Access: R/W Format: MBZ
	15:14	<b>Reserved</b>
		Access: R/W Format: MBZ
13:12	<b>Memory Backed FIFO Fill Watermark</b>	
	Access: R/W  <b>Description</b> WaterMark for Filling from Memory onto local storage, once local storage occupancy reaches this value. Following is the encoding of the sizes 00 ==> 16; 01 ==> 24; 10 ==> 32; 11 : 48;	
11	<b>Reserved</b>	
10	Access: R/W	<b>Disabling NULL query for Anyhit Shader</b>
		<b>Description</b> When this bit is SET, HW does not perform NULL address check for any hit shader before actually dispatching any hit shader. When HW performs the NULL check and finds that any hit shader is NULL, it trivially accepts the hit. When this bit is set, SW must ensure that callstack handler sends a TraceRay message with TraceRay_COMMIT for any hit shader invocation so that it matches with HW behavior of trivially accepting that hit.
	<b>Value</b>	<b>Name</b>
	0b	Off <b>[Default]</b>
1b	On	

## RT\_CTRL - Ray Tracing Control Register

Programming Notes																													
This bit must be set i.e. Null Query must be disabled and therefore SW must ensure that callstack handler sends a TraceRay message with TraceRay_COMMIT for any hit shader invocation so that it matches with HW behavior of trivially accepting the hit.																													
9:7	<p><b>Compute guardband in terms of ULPs.</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p style="text-align: center; background-color: #e6f2ff; margin-top: 10px;"><b>Description</b></p> <p>This field describes the multiplier in terms of ULPs for conservatism intersection test.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>Conservative guardband = 7*ULP</td></tr> <tr><td>Conservative guardband = 6*ULP</td></tr> <tr><td>Conservative guardband = 5*ULP</td></tr> <tr><td>Conservative guardband = 4*ULP</td></tr> <tr><td>Conservative guardband = 3*ULP</td></tr> <tr><td>Conservative guardband = 2*ULP</td></tr> <tr><td>Conservative guardband = 1*ULP</td></tr> <tr><td>Conservative guardband = 0*ULP</td></tr> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr><td>000b</td><td>7 [Default]</td></tr> <tr><td>001b</td><td>6</td></tr> <tr><td>010b</td><td>5</td></tr> <tr><td>011b</td><td>4</td></tr> <tr><td>100b</td><td>3</td></tr> <tr><td>101b</td><td>2</td></tr> <tr><td>110b</td><td>1</td></tr> <tr><td>111b</td><td>0</td></tr> </tbody> </table>	Access:	R/W	Conservative guardband = 7*ULP	Conservative guardband = 6*ULP	Conservative guardband = 5*ULP	Conservative guardband = 4*ULP	Conservative guardband = 3*ULP	Conservative guardband = 2*ULP	Conservative guardband = 1*ULP	Conservative guardband = 0*ULP	Value	Name	000b	7 [Default]	001b	6	010b	5	011b	4	100b	3	101b	2	110b	1	111b	0
Access:	R/W																												
Conservative guardband = 7*ULP																													
Conservative guardband = 6*ULP																													
Conservative guardband = 5*ULP																													
Conservative guardband = 4*ULP																													
Conservative guardband = 3*ULP																													
Conservative guardband = 2*ULP																													
Conservative guardband = 1*ULP																													
Conservative guardband = 0*ULP																													
Value	Name																												
000b	7 [Default]																												
001b	6																												
010b	5																												
011b	4																												
100b	3																												
101b	2																												
110b	1																												
111b	0																												
6:5	<p><b>Controls the number of stackIDs for Ray Tracing subsystem.</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p style="text-align: center; background-color: #e6f2ff; margin-top: 10px;"><b>Description</b></p> <p>This field allows controlling the number stackIDs (i.e. #unique rays in the Ray Tracing subsystem).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td>Number of stackIDs = 2048</td></tr> <tr><td>Number of stackIDs = 1024</td></tr> <tr><td>Number of stackIDs = 512</td></tr> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> </tbody> </table>	Access:	R/W	Number of stackIDs = 2048	Number of stackIDs = 1024	Number of stackIDs = 512	Value	Name																					
Access:	R/W																												
Number of stackIDs = 2048																													
Number of stackIDs = 1024																													
Number of stackIDs = 512																													
Value	Name																												

## RT\_CTRL - Ray Tracing Control Register

		00b	2K <b>[Default]</b>
		01b	1K
		10b	512
		<b>Programming Notes</b>	
		The number of StackID must $\geq (\text{num\_threads\_in\_tg} * \text{SIMD\_size})$ . Setting this field to a value less than the required value will result in a hang	
		For optimal performance, KMD must program this field to 01b i.e. 1024 StackIDs.	
4	<b>Disables message compaction in RTF</b>		
	Access:	R/W	
	<b>Description</b>		
	When this bit is SET, messages are not compacted in RTFunit.		
	<b>Value</b>	<b>Name</b>	
	0b	Off <b>[Default]</b>	
	1b	On	
3	<b>FIFO mode for RTF</b>		
	Access:	R/W	
	<b>Description</b>		
	When this bit is SET, the RTF will operate on the messages in true FIFO mode. If this bit is RESET, RTF will operate in LIFO mode to the downstream pipeline.		
	<b>Value</b>	<b>Name</b>	
	0b	Off <b>[Default]</b>	
	1b	On	
2	<b>Bypass memory backed FIFO for SPAWN Messages</b>		
	Access:	R/W	
	<b>Description</b>		
	When this bit is SET, HW bypasses the memory backed FIFO for all incoming Spawn messages.		
	<b>Value</b>	<b>Name</b>	
	0b	Off <b>[Default]</b>	
	1b	On	

## RT\_CTRL - Ray Tracing Control Register

1	<b>Bypass memory backed FIFO for TraceRay(Sync)</b>		R/W
		Access:	
<b>Description</b>			
When this bit is SET, HW bypasses the memory backed FIFO for all incoming TraceRay messages with RayQuery bit set.			
<b>Value</b>		<b>Name</b>	
0b		Off <b>[Default]</b>	
1b		On	
<b>Programming Notes</b>			
When this bit is set, it disabled the LIFO mode bug fix.			
0	<b>Bypass memory backed FIFO for TraceRay(Async)</b>		
		Access:	R/W
<b>Description</b>			
When this bit is SET, HW bypasses the memory backed FIFO for all incoming TraceRay messages with RayQuery bit cleared (i.e. 0).			
<b>Value</b>		<b>Name</b>	
0b		Off <b>[Default]</b>	
1b		On	



## RC6 Context Base

RC6CTXBASE - RC6 Context Base		
Register Space:	MMIO: 0/2/0	
Size (in bits):	64	
Address:	00D48h	
RC6 Location		
DWord	Bit	Description
0	31:12	<b>RC6 Memory Base Low</b>
		Access: R/W Lock
		_Custom_GTIReset: BUS
This field is used to set the base of memory where the RC6 power context will be saved This value MUST be above the base and below the top of stolen memory This register is locked (becomes read-only) when RC6MEMLOCK is 1		
11:1	<b>Reserved</b>	Access: RO
		Format: MBZ
0	<b>RC6Context Base Register Lock</b>	Access: R/W Lock
		_Custom_GTIReset: BUS
		1'b0 : All fields of this register are writable (default) 1'b1 : This register is Read Only BIOS must set this bit to prevent further changes
1	31:0	<b>RC6 Memory Base High</b>
		Access: R/W Lock
		_Custom_GTIReset: BUS
This field is used to set the base of memory where the RC6 power context will be saved. This value MUST be above the base and below the top of stolen memory. This High Dword must be written before the low word is written with RC6MEMLOCK of 1. This register is locked (becomes read-only) when RC6MEMLOCK is 1		



## RC6 Context Base Register 1

GPMRC6CTXBASE1 - RC6 Context Base Register 1			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	08674h		
DWord	Bit	Description	
0	31:0	<b>RC6 Memory Base High</b>	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		This field corresponds to bits [63:32] of RC6MEMBASE This register is locked (becomes read-only) when RC6MEMLOCK is 1	



## RC6 LOCATION

RC6LOCATION - RC6 LOCATION			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	00D40h		
RC6 Location			
DWord	Bit	Description	
0	31	<b>RC6Context Location Lock</b>	
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		1'b0 : All fields of this register are writable (default) 1'b1 : This register is Read Only	
	30:1	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	0	<b>RC6Context Location</b>	
		Access:	RO
		_Custom_GTIRreset:	BUS
1'b1 : Send context data to DRAM location specified in RC6MEMBASE (default) This will be tied to 1 with as there is no option to save context to a SRAM			

## Register\_HCPBitstreamOutputCABACInsertionCount

<b>HCP_CABAC_INSERTION_COUNT - Register_HCPBitstreamOutputCABACInsertionCount</b>						
Register Space:	MMIO: GTTMMADR					
Source:	VideoCS1					
Access:	RO					
Size (in bits):	32					
_Custom_GTIReset:	BUS					
<p>This register stores the count in bytes of <b>CABAC ZERO_WORD</b> insertion. It is primarily provided for <b>statistical data gathering</b>.</p>						
DWord	Bit	Description				
0	31:0	<p><b>HCP Cabac Insertion Count</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Total number of bytes in the bitstream output before for the CABAC zero word insertion. This count is updated each time when the insertion count is incremented.</p>	Access:	RO	Format:	U32
Access:	RO					
Format:	U32					



## Register\_HCP\_SFC\_LOCK\_Request

HCP_SFC_LOCK_REQUEST - Register_HCP_SFC_LOCK_Request		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	1C2910h	
ShortName:	HCP_SFC_LOCK_REQUEST_VCS0	
Description:	For VDBox0	
Address:	1C6910h	
ShortName:	HCP_SFC_LOCK_REQUEST_VCS1	
Description:	For VDBox1	
Address:	1D2910h	
ShortName:	HCP_SFC_LOCK_REQUEST_VCS2	
Description:	For VDBox2	
Address:	1D6910h	
ShortName:	HCP_SFC_LOCK_REQUEST_VCS3	
Description:	For VDBox3	
Address:	1E2910h	
ShortName:	HCP_SFC_LOCK_REQUEST_VCS4	
Description:	For VDBox4	
Address:	1E6910h	
ShortName:	HCP_SFC_LOCK_REQUEST_VCS5	
Description:	For VDBox5	
Address:	1F2910h	
ShortName:	HCP_SFC_LOCK_REQUEST_VCS6	
Description:	For VDBox6	
Address:	1F6910h	
ShortName:	HCP_SFC_LOCK_REQUEST_VCS7	
Description:	For VDBox7	
DWord	Bit	Description
0	31:1	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	0	<b>HCP_SFC_Forced_Lock</b>
Access: R/W		
Format: U1		

**HCP\_SFC\_LOCK\_REQUEST - Register\_HCP\_SFC\_LOCK\_REQUEST**

		<p>This bit can only be set by driver and it has to be clear by driver as well. Driver should set this bit before issuing the software (watchdog timer) reset. It tells HCP that a software reset is going to happen. HCP then issues a forced lock to SFC. If SFC is currently locked to HCP, SFC should not unlock itself from HCP. If SFC is NOT currently locked to HCP, SFC should not accept the lock request from HCP. Driver needs to clear this bit after the software reset sequence is complete.</p>
--	--	---



## Register\_HCPSFCLOCKStatus

<b>HCP_SFC_LOCK_STATUS - Register_HCPSFCLOCKStatus</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1C2914h	
ShortName:	HCP_SFC_LOCK_STATUS_VCS0	
Description:	For VDbbox0	
Address:	1C6914h	
ShortName:	HCP_SFC_LOCK_STATUS_VCS1	
Description:	For VDbbox1	
Address:	1D2914h	
ShortName:	HCP_SFC_LOCK_STATUS_VCS2	
Description:	For VDBox2	
Address:	1D6914h	
ShortName:	HCP_SFC_LOCK_STATUS_VCS3	
Description:	For VDBox3	
Address:	1E2914h	
ShortName:	HCP_SFC_LOCK_STATUS_VCS4	
Description:	For VDBox4	
Address:	1E6914h	
ShortName:	HCP_SFC_LOCK_STATUS_VCS5	
Description:	For VDBox5	
Address:	1F2914h	
ShortName:	HCP_SFC_LOCK_STATUS_VCS6	
Description:	For VDBox6	
Address:	1F6914h	
ShortName:	HCP_SFC_LOCK_STATUS_VCS7	
Description:	For VDBox7	
DWord	Bit	Description
0	31:2	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	1	<b>HCP_SFC_Forced_Act</b>
Access: RO		
		Format: U1

## HCP\_SFC\_LOCK\_STATUS - Register\_HCPSFCLOCKStatus

		<p>This bit can only be set by hardware and it has to be clear by hardware as well. This bit is going to be polled by driver. This bit indicates that HCP has received HCP_SFC_Forced_Lock from driver and it has sent that signal to SFC. Once this bit is set, it indicates SFC status (lock or unlock) will not be changed anymore. Driver will be safe to start the reset process after this bit is set. Hardware has to de-assert this bit after driver de-assert HCP_SFC_Forced_Lock as well.</p>					
	0	<p><b>HCP_SFC_Usage</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This bit can only be set by hardware and it has to be clear by hardware as well. This bit indicates SFC is currently locked to HCP. This bit should be set after SFC accepts the lock request from HCP. This bit should be clear once SFC finishes the workload and unlocked from HCP. In case a reset happens on HCP, this bit must be reset once a new workload is received</p>		Access:	RO	Format:	U1
Access:	RO						
Format:	U1						



## Register\_MESHPrimitiveCounter

MESH_PRIMITIVE_COUNT - Register_MESHPrimitiveCounter				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	026D8h			
Name:	MESH Primitive Counter			
ShortName:	MESH_PRIMITIVE_COUNT			
<p>The <b>MESH_PRIMITIVE_COUNT</b> accumulates <u>API-level</u> MeshShader Primitive created by the pipeline. For each MeshShader ThreadGroup, this register is incremented by the number of primitives created. SW shall comprehend that a pipeline flush is required to ensure that preceding MeshShader work is included in the register value.</p>				
DWord	Bit	Description		
0	63:32	<b>MESH Primitive Count UDW</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of primitives created by the MESH stage. Updated only when MESH Enable and MESH Statistics Enable are set in 3DSTATE_MESH	Access:	R/W
	Access:	R/W		
31:0	<b>MESH Primitive Count LDW</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of primitives created by the MESH stage. Updated only when MESH Enable and MESH Statistics Enable are set in 3DSTATE_MESH	Access:	R/W	
Access:	R/W			



## Register\_MESHPrimitiveCounterperSlice

<b>MESH_PRIMITIVE_COUNT_SLICE - Register_MESHPrimitiveCounterperSlice</b>				
Register Space:	MMIO: GTTMMADR			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIAccessProtection:	IA			
_Custom_GTIReset:	DEV			
_Custom_GTISStorage:	FLOP			
<p>The <b>MESH_PRIMITIVE_COUNT</b> accumulates <u>API-level</u> MeshShader Primitive created by the pipeline. For each MeshShader ThreadGroup, this register is incremented by the number of primitives created. SW shall comprehend that a pipeline flush is required to ensure that preceding MeshShader work is included in the register value.</p>				
DWord	Bit	Description		
0..1	63:32	<p><b>MESH Primitive Count UDW in Slice</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Number of primitives created by the MESH stage within the slice. Updated only when MESH Enable and MESH Statistics Enable are set in 3DSTATE_MESH</p>	Access:	R/W
	Access:	R/W		
31:0	<p><b>MESH Primitive Count LDW in Slice</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Number of primitive created by the MESH stage within the slice. Updated only when MESH Enable and MESH Statistics Enable are set in 3DSTATE_MESH</p>	Access:	R/W	
Access:	R/W			



## Register\_OAG Aggregate Perf Counter A36UpperDWord

OAG_OAPERF_A36_UPPER - Register_OAG Aggregate Perf Counter A36UpperDWord								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB24h							
This register reflects the count value of the OA Performance counter A36 Upper Dword. More details about the precise event counted by this register are located in <b>Statistics Gathering</b> .								
DWord	Bit	Description						
0	31:0	<b>Upper Value</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIRreset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							

## Register\_OAG Aggregate Perf Counter A37UpperDword

OAG_OAPERF_A37_UPPER - Register_OAG Aggregate Perf Counter A37UpperDword								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	0DB2Ch							
<p>This register reflects the count value of the OA Performance counter A37 Upper Dword. More details about the precise event counted by this register are located <a href="#">Statistics Gathering</a>.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## Register\_OAM Aggregate Perf Counter A36 Upper DWord

<b>OAM_OAPERF_A36_UPPER - Register_OAM Aggregate Perf Counter A36 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	130C8h-130CBh							
Name:	Aggregate Perf Counter 36 Upper DWord							
ShortName:	AGG_PERF_COUNTER_A36_UPPER_MEDIA_SLICE_0_OA							
Address:	132C8h-132CBh							
Name:	Aggregate Perf Counter 36 Upper DWord							
ShortName:	AGG_PERF_COUNTER_A36_UPPER_MEDIA_SLICE_1_OA							
Address:	134C8h-134CBh							
Name:	Aggregate Perf Counter 36 Upper DWord							
ShortName:	AGG_PERF_COUNTER_A36_UPPER_MEDIA_SLICE_2_OA							
Address:	136C8h-136CBh							
Name:	Aggregate Perf Counter 36 Upper DWord							
ShortName:	AGG_PERF_COUNTER_A36_UPPER_MEDIA_SLICE_3_OA							
<p>This register reflects the count value of the OA Performance counter A36 Upper DWord. More details about the precise event counted by this register are located <a href="#">here</a>.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## Register\_OAM Aggregate Perf Counter A37 Upper DWord

<b>OAM_OAPERF_A37_UPPER - Register_OAM Aggregate Perf Counter A37 Upper DWord</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	130D0h-130D3h							
Name:	Aggregate Perf Counter 37 Upper DWord							
ShortName:	AGG_PERF_COUNTER_A37_UPPER_MEDIA_SLICE_0_OA							
Address:	132D0h-132D3h							
Name:	Aggregate Perf Counter 37 Upper DWord							
ShortName:	AGG_PERF_COUNTER_A37_UPPER_MEDIA_SLICE_1_OA							
Address:	134D0h-134D3h							
Name:	Aggregate Perf Counter 37 Upper DWord							
ShortName:	AGG_PERF_COUNTER_A37_UPPER_MEDIA_SLICE_2_OA							
Address:	136D0h-136D3h							
Name:	Aggregate Perf Counter 37 Upper DWord							
ShortName:	AGG_PERF_COUNTER_A37_UPPER_MEDIA_SLICE_3_OA							
<p>This register reflects the count value of the OA Performance counter A37 Upper DWord. More details about the precise event counted by this register are located <a href="#">here</a>.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Upper Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This 32-bit field returns bits 63:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## Register\_OAR Aggregate Perf Counter A35

<b>OAR_OAPERF_A35 - Register_OAR Aggregate Perf Counter A35</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	029B8h							
This register reflects the count value of the OA Performance counter A35								
DWord	Bit	Description						
0	31:0	<b>Considerations</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>Format:</td><td>U32</td></tr><tr><td>_Custom_GTIReset:</td><td>DEV</td></tr></table> <p>This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## Remote2Root FLR Ack

REM2RTFLRACK - Remote2Root FLR Ack		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	10180Ch	
<p>For a multi-tile configuration, this register will be used by hardware. The remote tile hardware will write the appropriate byte in the root tile to "ack" FLR request/prep completion.</p> <p>This register is for hardware communication purposes only. This register is not intended to be used by software.</p>		
DWord	Bit	Description
0	31:26	<b>Reserved</b>
		Access: RO
		Format: MBZ
	25	<b>Reserved</b>
		Access: RO
		Format: MBZ
	24	<b>REM3ACK</b>
Default Value: 0b		
Access: R/W		
_Custom_GTIRreset: BUS		
Remote tile 3 writes this bit to "ack" FLR has completed. 0 : No remote tile 3 "ack" 1 : Remote tile 3 has "ack'ed" FLR flow Root tile hardware will clear this register		
23:18	<b>Reserved</b>	
	Access: RO	
	Format: MBZ	
17	<b>Reserved</b>	
	Access: RO	
	Format: MBZ	
16	<b>REM2ACK</b>	
	Default Value: 0b	
	Access: R/W	
	_Custom_GTIRreset: BUS	
Remote tile 2 writes this bit to "ack" FLR request has completed. 0 : No remote tile 2 "ack" 1 : Remote tile 2 has "ack'ed" FLR flow Root tile hardware will clear this register		

## REM2RTFLRACK - Remote2Root FLR Ack

	15:10	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	9	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	8	<b>REM1ACK</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
	Remote tile 1 writes this bit to "ack" FLR request has completed. 0 : No remote tile 1 "ack" 1 : Remote tile 1 has "ack'ed" FLR flow Root tile hardware will clear this register		
	7:1	<b>SPARE0</b>	
		Default Value:	00h
		Access:	RO
		_Custom_GTIRreset:	BUS
Reserved			
0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	



## Render and Media Context Restore Needed

<b>RENDER_MEDIA_NEED_RESTORE - Render and Media Context Restore Needed</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	080F0h	
DWord	Bit	Description
0	31:2	<b>Reserved</b>
		Access: RO
	1	<b>Render Context Restore is needed</b>
		Access: RO
		_Custom_GTIRreset: BUS
	Render Context Restore Needed Flag to support Render Powergating Feature This flag will let PM know if Media context need to be restored on C6 exit 1'b0: Do not proceed if Wait for VCR1 is set (default). 1'b1: Proceed to unblocking FIFO.	
0	<b>Media Context Restore is needed</b>	
	Access: RO	
	_Custom_GTIRreset: BUS	
Render Context Restore Needed Flag to support Render Powergating Feature This flag will let PM know if Media context need to be restored on C6 exit 1'b0: Do not proceed if Wait for VCR1 is set (default). 1'b1: Proceed to unblocking FIFO.		



## Render Control Unit Mode Register

RCU_MODE - Render Control Unit Mode Register						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
_Custom_GTIReset:	DEV					
Address:	14800h					
Mode register for Render Control Unit (RCU).						
DWord	Bit	Description				
0	31:16	<b>Mask</b>				
		<table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> <tr> <td>Format:</td> <td>Mask</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Access:	WO	Format:	Mask
	Access:	WO				
	Format:	Mask				
	15:5	<b>Reserved</b>				
<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>		Access:	R/W	Format:	PBC	
Access:	R/W					
Format:	PBC					
4:3	<b>Reserved</b>					
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>	Access:	R/W	Format:	PBC	
Access:	R/W					
Format:	PBC					
2	<b>Reserved</b>					
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>	Access:	R/W	Format:	PBC	
Access:	R/W					
Format:	PBC					
1	<b>Compute Engine Dispatch Mode</b>					
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field is only valid when Compute Engine is enabled i.e. bit[0] of this register is set otherwise ignored.</p> <p>This bit selects the how each of all the ComputeCS fill the various compute slices.</p> <p>RenderCS will always run (dispatch threads) on all the compute slices.</p>	Access:	R/W			
	Access:	R/W				
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Load Balance Slice CCS Mode <b>[Default]</b></td> <td>When only one ComputeCS is active, it will run on all compute slices. When more than one ComputeCS is active, the compute slices are dynamically assigned to each of the ComputeCS, so that each ComputeCS is running simultaneously.</td> </tr> </tbody> </table>	Value	Name	Description	0	Load Balance Slice CCS Mode <b>[Default]</b>
Value	Name	Description				
0	Load Balance Slice CCS Mode <b>[Default]</b>	When only one ComputeCS is active, it will run on all compute slices. When more than one ComputeCS is active, the compute slices are dynamically assigned to each of the ComputeCS, so that each ComputeCS is running simultaneously.				
<p style="text-align: center;"><b>Programming Notes</b></p> <p>CCS_MODE register must be programmed with the required slice allocation to ComputeCS's prior to programming the Compute Engine Dispatch Mode to "Fixed Slice CCS Mode".</p>						

## RCU\_MODE - Render Control Unit Mode Register

<b>Restriction</b>												
<p>When in Load Balance Slice CCSMode, if any slice is disabled in the configuration, the ComputeCS with the same ID cannot be used. For example, CCS2 cannot be used if slice 2 is disabled.</p> <p>When in Fixed Slice CCS Mode, the CCS_MODE register is programmed with the specific ComputeCS ID that are enabled.</p>												
0	<p><b>Compute Engine Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>This bit indicates if Compute Engine (a.k.a Dual Context or Multi Context) is enabled or not. This bit must be treated as global primary control for enabling and disabling of compute engine. Hardware allocates required resources for the compute engine based on this bit.</p> <ul style="list-style-type: none"> <li>Mid Thread Preemption for GPGPU workloads is not supported when compute engine is enabled. Hardware implicitly demotes the GPGPU preemption granularity to Thread Group or lower irrespective of the preemption granularity programmed through GPGPU_PREEMPTION_CONTROL mode bits.</li> </ul> <p>Compute Engine Enable in GT4 mode of operation indicates availability of the compute engines for executing compute contexts. "Compute Engine Dispatch Mode" (bit 1 of this register) and CCS_MODE indicates which contexts can be deployed to various Compute Engines.</p> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td><b>[Default]</b></td> <td>Compute engine is disabled.</td> </tr> <tr> <td>1</td> <td></td> <td>Compute engine is enabled.</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This bit must be programmed when render engine is idle with no contexts getting executed.</p>	Access:	R/W	Value	Name	Description	0	<b>[Default]</b>	Compute engine is disabled.	1		Compute engine is enabled.
Access:	R/W											
Value	Name	Description										
0	<b>[Default]</b>	Compute engine is disabled.										
1		Compute engine is enabled.										



## Render Control Unit Power Clock State Register

<b>RCU_PWR_CLK_STATE - Render Control Unit Power Clock State Register</b>													
Register Space:	MMIO: 0/2/0												
Access:	R/W												
Size (in bits):	32												
_Custom_GTIReset:	DEV												
Address:	148C8h												
<p>This register provides a mechanism to override the PWR_CLK_STATE requested by the RenderCS or ComputeCS. Both ComputeCS and RenderCS make their R_PWR_CLK_STATE request to Render Control Unit (RCU), RCU computes the required PWR_CLK_STATE and interfaces with power management to get the desired state.</p>													
DWord	Bit	Description											
0	31	<b>Power Clock State Enable</b>											
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When enabled (set) RCU will force the PWR_CLK_STATE programmed in the RCU_PWR_CLK_STATE to Power Management instead of the PWR_CLK_STATE received from the RenderCS or ComputeCS.</p> <p>RCU will enforce the updated value of RCU_PWR_CLK_STATE on an engines PWR_CLK_STATE request when the requesting engine is the only active engine in the GPU, i.e. RCU will ensure the other engines are not active and are not impacted on changing the PWR_CLK_STATE. (Example: Updated value in RCU_PWR_CLK_STATE will be used to override the RenderCS PWR_CLK_STATE request when ComputeCS is idle or Vice-Versa).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Power Clock State Disabled</td> <td>No specific power state set, bits[30:0] are ignored.</td> </tr> <tr> <td>1h</td> <td>Power Clock State Enabled</td> <td>Power state is set and bit[30:0] are valid and have the desired state. RCU will use the power state to override the values received from RenderCS or ComputeCS.</td> </tr> </tbody> </table>	Access:	R/W	Format:	U1	Value	Name	Description	0h	Power Clock State Disabled	No specific power state set, bits[30:0] are ignored.	1h
Access:	R/W												
Format:	U1												
Value	Name	Description											
0h	Power Clock State Disabled	No specific power state set, bits[30:0] are ignored.											
1h	Power Clock State Enabled	Power state is set and bit[30:0] are valid and have the desired state. RCU will use the power state to override the values received from RenderCS or ComputeCS.											
	30:0	<b>Render Power Clock State</b>											
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U31</td> </tr> </table>	Access:	R/W	Format:	U31							
Access:	R/W												
Format:	U31												

## RenderCS to LTISEQ Range Based Flush DW1

RCS_LTI_RANGE_FLSH_DW1 - RenderCS to LTISEQ Range Based Flush DW1				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
_Custom_GTIReset:	DEV			
Address:	0B4B4h			
DWord	Bit	Description		
0	31:30	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	29:28	<b>L3 Flush Eviction Policy</b>		
		Access:	R/W	
		This field describes the flush eviction policy for the address ranges being flushed		
		Value	Name	Description
		0h	Flush L3 with eviction - INV <b>[Default]</b>	All modified content written to memory and L3 state is invalid
		1h	Flush L3 with eviction - VLD	All modified content written to memory and L3 state is kept valid (shared state)
		2h	Discard	All modified content is discarded (no write out to memory) and L3 state is invalid
	27:23	<b>Engine ID</b>		
		Access:	R/W	
		Indicates the engine which has generated the Range Based Address Flush to L3 cache.		
		Value	Name	
		0h	GFX (Render Engine)	
1h		VDBox0		
2h		VDBox1		
3h		VEBox0		
4h		Blitter		
9h		VDBox2		
Ah		VDBox3		
Bh		VEBox1		
Ch	ComputeCS0			
Dh	ComputeCS1			
Eh	ComputeCS2			

## RCS\_LTI\_RANGE\_FLSH\_DW1 - RenderCS to LTISEQ Range Based Flush DW1

		Fh	ComputeCS3
		11h	VDBox4
		12h	VDBox5
		13h	VEBox2
		19h	VDBox6
		1Ah	VDBox7
		1Bh	VEBox3
		Others	Reserved
	22:16	<b>Reserved</b>	
		Access:	RO
	Format:	MBZ	
15:0	<b>Address High</b>		
	Access:	R/W	
	Format:	GraphicsAddress[47:32]	
<p>This field describes the starting address page of the address ranges to be flushed by L3\$.</p> <p>This is hardware internal generated message for communication between the units within GT to handle "Address Based Range Flush" for L3\$ as a result of executing L3_CONTROL command.</p>			

## Reported BitRateControl Convergence Status

MFX_VP8_BRC_CONVERGENCE_STATUS - Reported BitRateControl Convergence Status		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	1C928h	
ShortName:	MFX_VP8_BRC_CONVERGENCE_STATUS_VD2	
This register stores BitRateControl Convergence Status.		
DWord	Bit	Description
0	31	<b>Reserved</b> Access: R/W
	30:28	<b>Reserved</b> Access: R/W
	27	<b>Reserved</b> Access: R/W
	26:24	<b>Reserved</b> Access: R/W
	23	<b>Reserved</b> Access: R/W
	22:20	<b>Reserved</b> Access: R/W
	19	<b>Reserved</b> Access: R/W
	18:16	<b>Reserved</b> Access: R/W
	15:12	<b>Reserved</b> Access: RO Format: MBZ
	11:8	<b>Total Num of Pass</b> Access: R/W Format: U4 This bit indicates the number of Multipass including current frame. Note that Initial Pass is not counted.

## MFX\_VP8\_BRC\_CONVERGENCE\_STATUS - Reported BitRateControl Convergence Status

	7:2	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	1	<b>Overflow OR Underflow Flag</b>	
		Access:	R/W
		Format:	U1
	This bit indicates the current frame has BRC overflow OR underflow.		
	0	<b>MB Max. Conformance Flag</b>	
		Access:	R/W
Format:		U1	
This contains flag that indicate Inter MB or Intra MB Max. Conformance is not met. This is legacy support and this feature is not validated.			



## Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01

MFX_VP8_BRC_CUMULATIVE_D_LOOP_FILTER01 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	1C920h	
This register stores per segment Bit Rate Control DeltaLoopFilter.		
DWord	Bit	Description
0	31	<b>Reserved</b>
		Access: RO
		Format: MBZ
	30:24	<b>Segment1 CumulativeDeltaLoopFilter</b>
		Access: R/W
		Format: S6 This contains Segment1 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment1 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.
	23:22	<b>Reserved</b>
		Access: RO
		Format: MBZ
	21:16	<b>Segment1 LoopFilter</b>
Access: R/W		
Format: U6 This contains Segment1 LoopFilter used in current frame. This register is valid after a BRC pass is done.		
15	<b>Reserved</b>	
	Access: RO	
	Format: MBZ	
14:8	<b>Segment0 CumulativeDeltaLoopFilter</b>	
	Access: R/W	
	Format: S6 This contains Segment0 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment0 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects CumulativeDeltaLoopFilter. If Segmentation is enabled, this field reflects Segment0 CumulativeDeltaLoopFilter.	

## MFX\_VP8\_BRC\_CUMULATIVE\_D\_LOOP\_FILTER01 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01

	7:6	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	5:0	<b>Segment0 LoopFilter</b>	
		Access:	R/W
		Format:	U6
<p>This contains Segment0 LoopFilter used in current frame. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects LoopFilter. If Segmentation is enabled, this field reflects Segment0 LoopFilter.</p>			

## Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23

MFX_VP8_BRC_CUMULATIVE_D_LOOP_FILTER23 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	1C924h		
This register stores per segment Bit Rate Control DeltaLoopFilter.			
DWord	Bit	Description	
0	31	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	30:24	<b>Segment3 CumulativeDeltaLoopFilter</b>	
		Access:	R/W
		Format:	S6
			This contains Segment3 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment3 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.
	23:22	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
21:16	<b>Segment3 LoopFilter</b>		
	Access:	R/W	
	Format:	U6	
		This contains Segment3 LoopFilter used in current frame. This register is valid after a BRC pass is done.	
15	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
14:8	<b>Segment2 CumulativeDeltaLoopFilter</b>		
	Access:	R/W	
	Format:	S6	
		This contains Segment2 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment2 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.	

## MFX\_VP8\_BRC\_CUMULATIVE\_D\_LOOP\_FILTER23 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23

	7:6	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	5:0	<b>Segment2 LoopFilter</b>	
		Access:	R/W
		Format:	U6
This contains Segment2 LoopFilter used in current frame. This register is valid after a BRC pass is done.			

## Reported BitRateControl CumulativeDeltaQindex and Qindex 01

<b>MFX_VP8_BRC_CUMULATIVE_DQ_INDEX01 - Reported BitRateControl CumulativeDeltaQindex and Qindex 01</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	12918h	
ShortName:	MFX_VP8_BRC_CUMULATIVE_DQ_INDEX01_VB0	
Address:	1C918h	
ShortName:	MFX_VP8_BRC_CUMULATIVE_DQ_INDEX01_VB1	
This register stores per segment Bit Rate Control CumulativeDeltaQindex.		
DWord	Bit	Description
0	31:24	<b>Segment1 CumulativeDeltaQindex</b>
		Access: R/W
		Format: S7
		This contains Segment1 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment1 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.
23		<b>Reserved</b>
		Access: RO
		Format: MBZ
22:16		<b>Segment1 Qindex</b>
		Access: R/W
		Format: U7
		This contains Segment1 Qindex used in current frame. This register is valid after a BRC pass is done.
15:8		<b>Segment0 CumulativeDeltaQindex</b>
		Access: R/W
		Format: S7
		This contains Segment0 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment0 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects CumulativeDeltaQindex. If Segmentation is enabled, this field reflects Segment0 CumulativeDeltaQindex.
7		<b>Reserved</b>
		Access: RO
		Format: MBZ

## MFX\_VP8\_BRC\_CUMULATIVE\_DQ\_INDEX01 - Reported BitRateControl CumulativeDeltaQindex and Qindex 01

	6:0	<b>Segment0 Qindex</b>	
		Access:	R/W
		Format:	U7
		<p>This contains Segment0 Qindex used in current frame. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects Qindex. If Segmentation is enabled, this field reflects Segment0 Qindex.</p>	

## Reported BitRateControl CumulativeDeltaQindex and Qindex 23

MFX_VP8_BRC_CUMULATIVE_DQ_INDEX23 - Reported BitRateControl CumulativeDeltaQindex and Qindex 23			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	1291Ch		
ShortName:	MFX_VP8_BRC_CUMULATIVE_DQ_INDEX23_VB0		
Address:	1C91Ch		
ShortName:	MFX_VP8_BRC_CUMULATIVE_DQ_INDEX23_VB1		
This register stores per segment Bit Rate Control CumulativeDeltaQindex and Qindex.			
DWord	Bit	Description	
0	31:24	<b>Segment3 CumulativeDeltaQindex</b>	
		Access:	R/W
		Format:	S7
		This contains Segment3 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment3 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.	
		<b>Reserved</b>	
23		Access:	RO
		Format:	MBZ
		<b>Reserved</b>	
22:16		<b>Segment3 Qindex</b>	
		Access:	R/W
		Format:	U7
		This contains Segment3 Qindex used in current frame. This register is valid after a BRC pass is done.	
15:8		<b>Segment2 CumulativeDeltaQindex</b>	
		Access:	R/W
		Format:	S7
		This contains Segment2 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment2 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.	
7		<b>Reserved</b>	
		Access:	RO
		Format:	MBZ

## MFX\_VP8\_BRC\_CUMULATIVE\_DQ\_INDEX23 - Reported BitRateControl CumulativeDeltaQindex and Qindex 23

	6:0	<b>Segment2 Qindex</b>	
		Access:	R/W
		Format:	U7
		This contains Segment2 Qindex used in current frame. This register is valid after a BRC pass is done.	



## Reported BitRateControl DeltaLoopFilter

MFX_VP8_BRC_D_LOOP_FILTER - Reported BitRateControl DeltaLoopFilter			
Register Space:	MMIO: 0/2/0		
Access:	RO		
Size (in bits):	32		
Address:	12914h		
ShortName:	MFX_VP8_BRC_D_LOOP_FILTER_VB0		
Address:	1C914h		
ShortName:	MFX_VP8_BRC_D_LOOP_FILTER_VB1		
This register stores per segment Bit Rate Control DeltaLoopFilter.			
DWord	Bit	Description	
0	31	<b>Reserved</b>	
		Access: RO	
		Format: MBZ	
	30:24	<b>Segment3 DeltaLoopFilter</b>	
		Access: RO	
		Format: S6	
			This contains Segment3 DeltaLoopFilter in Bit Rate Control. This register is valid after a BRC pass is done
	23	<b>Reserved</b>	
		Access: RO	
		Format: MBZ	
22:16	<b>Segment2 DeltaLoopFilter</b>		
	Access: RO		
	Format: S6		
		This contains Segment2 DeltaLoopFilter in Bit Rate Control. This register is valid after a BRC pass is done	
15	<b>Reserved</b>		
	Access: RO		
	Format: MBZ		
14:8	<b>Segment1 DeltaLoopFilter</b>		
	Access: RO		
	Format: S6		
		This contains Segment1 DeltaLoopFilter in Bit Rate Control. This register is valid after a BRC pass is done.	

## MFX\_VP8\_BRC\_D\_LOOP\_FILTER - Reported BitRateControl DeltaLoopFilter

7	<b>Reserved</b>	
	Access:	RO
6:0	Format:	MBZ
	<b>Segment0 DeltaLoopFilter</b>	
	Access:	RO
	Format:	S6
<p>This contains Segment0 DeltaLoopFilter in Bit Rate Control. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects DeltaLoopFilter. If Segmentation is enabled, this field reflects Segment0 DeltaLoopFilter.</p>		

## Reported BitRateControl DeltaQindex

<b>MFX_VP8_BRC_DQ_INDEX - Reported BitRateControl DeltaQindex</b>			
Register Space:	MMIO: 0/2/0		
Access:	RO		
Size (in bits):	32		
Address:	12910h		
ShortName:	MFX_VP8_BRC_DQ_INDEX_VB0		
Address:	1C910h		
ShortName:	MFX_VP8_BRC_DQ_INDEX_VB1		
This register stores per segment Bit Rate Control DeltaQindex.			
DWord	Bit	Description	
0	31:24	<b>Segment3 DeltaQindex</b>	
		Access:	RO
		Format:	S7
		This contains Segment3 DeltaQindex in Bit Rate Control. This register is valid after a BRC pass is done	
23:16		<b>Segment2 DeltaQindex</b>	
		Access:	RO
		Format:	S7
		This contains Segment2 DeltaQindex in Bit Rate Control. This register is valid after a BRC pass is done	
15:8		<b>Segment1 DeltaQindex</b>	
		Access:	RO
		Format:	S7
		This contains Segment1 DeltaQindex in Bit Rate Control. This register is valid after a BRC pass is done.	
7:0		<b>Segment0 DeltaQindex</b>	
		Access:	RO
		Format:	S7
		This contains Segment0 DeltaQindex in Bit Rate Control. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects DeltaQindex. If Segmentation is enabled, this field reflects Segment0 DeltaQindex.	



## Reported BitRateControl parameter Mask

<b>MFX_VP8_CNTRL_MASK - Reported BitRateControl parameter Mask</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	12900h	
ShortName:	MFX_VP8_CNTRL_MASK_VB0	
Address:	1C900h	
ShortName:	MFX_VP8_CNTRL_MASK_VB1	
This register stores the count of bytes of the bitstream output per frame		
DWord	Bit	Description
0	31:6	<b>Reserved</b>
		Access: RO
		Format: MBZ
	5	<b>Final Bitstream Buffer Overrun Mask</b>
		Access: RO
Format: U1 This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit5. This denotes Final bitstream buffer overrun feature is enabled.		
4	<b>Intermediate Bitstream Buffer Overrun Mask</b>	
	Access: RO	
	Format: U1 This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit4. This denotes intermediate bitstream buffer overrun feature is enabled.	
3	<b>Intra MB Bit Count Conformance Mask</b>	
	Access: RO	
	Format: U1 This is legacy support as AVC for Intra MB Bit Count conformance. This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit3. This feature is not validated.	
2	<b>Inter MB Bit Count Conformance Mask</b>	
	Access: RO	
	Format: U1 This is legacy support as AVC for Inter MB Bit Count conformance. This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit2. This feature is not validated.	

## MFX\_VP8\_CNTRL\_MASK - Reported BitRateControl parameter Mask

1	<b>Frame Bit Rate Overflow Mask</b>	
	Access:	RO
0	Format:	U1
	This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit0. It denotes if Frame Bit Rate Overflow is enabled for Bit Rate Control	
1	<b>Frame Bit Rate Underflow Mask</b>	
	Access:	RO
0	Format:	U1
	This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit1. It denotes if Frame Bit Rate Underflow is enabled for Bit Rate Control	



## Reported BitRateControl parameter Status

<b>MFX_VP8_CNTRL_STATUS - Reported BitRateControl parameter Status</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	12904h	
ShortName:	MFX_VP8_CNTRL_STATUS_VB0	
Address:	1C904h	
ShortName:	MFX_VP8_CNTRL_STATUS_VB1	
This register stores the count of bytes of the bitstream output per frame		
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO
		Format: MBZ
	7	<b>QindexClampHigh Status</b>
		Access: RO
Format: U1 This denotes if Qindex is clamped by QindexClampHigh value programmed in MFX_VP8_PIC_STATE.DW7.		
6	<b>QindexClampLow Status</b>	
	Access: RO	
	Format: U1 This denotes if Qindex is clamped by QindexClampLow value programmed in MFX_VP8_PIC_STATE.DW7.	
5	<b>Final Bitstream Buffer Overrun Status</b>	
	Access: RO	
	Format: U1 This denotes if Final bitstream buffer overrun.	
4	<b>Intermediate Bitstream Buffer Overrun Status</b>	
	Access: RO	
	Format: U1 This denotes if any of the Intermediate bitstream buffer overrun. (including FrameHeader, Partition1 to Partition8)	

## MFX\_VP8\_CNTRL\_STATUS - Reported BitRateControl parameter Status

3	<b>Intra MB Bit Count Conformance Status</b>	
	Access:	RO
	Format:	U1
	This is legacy support as AVC for Intra MB Bit Count conformance. It denotes if Intra MB Bit Count meets conformance size. This feature is not validated.	
2	<b>Inter MB Bit Count Conformance Status</b>	
	Access:	RO
	Format:	U1
	This is legacy support as AVC for Inter MB Bit Count conformance. It denotes if Inter MB Bit Count meets conformance size. This feature is not validated.	
1	<b>Frame Bit Rate Overflow Status</b>	
	Access:	RO
	Format:	U1
	It denotes if Frame Bit Rate Overflow in current frame	
0	<b>Frame Bit Rate Underflow Status</b>	
	Access:	RO
	Format:	U1
	It denotes if Frame Bit Rate Underflow in current frame	



## Reported Bitstream Output Bit Count for Syntax Elements Only

<b>HCP_BITSTREAMSE_BITCOUNT_FRAME - Reported Bitstream Output Bit Count for Syntax Elements Only</b>						
Register Space:	MMIO: 0/2/0					
Access:	RO					
Size (in bits):	32					
Address:	1E9A8h					
This register stores the count of number of bits in the bitstream due to syntax elements only. This excludes header/ byte alignment /tail/EMU/CABAC-0word/padding bits but includes the stop-one-bit. This register is part of the context save and restore.						
DWord	Bit	Description				
0	31:0	<b>HCP Bitstream Syntax Element Only Bit Count</b> <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>Format:</td><td>U32</td></tr></table> Total number of bits in the bitstream output due to syntax elements only. It includes the data bytes only. This count is updated for every time the internal bitstream counter is incremented and its reset at image start.	Access:	RO	Format:	U32
Access:	RO					
Format:	U32					



## Reported Bitstream Output Bit Count for Syntax Elements Only Register

<b>MFC_BITSTREAM_SE_BITCOUNT_FRAME - Reported Bitstream Output Bit Count for Syntax Elements Only Register</b>				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	128A4h			
<p>This register stores the count of number of bits in the bitstream due to syntax elements only. This excludes header/ byte alignment /tail/EMU/CABAC-0word/padding bits but includes the stop-one-bit. This register is part of the context save and restore.</p>				
DWord	Bit	Description		
0	31:0	<p><b>MFC Bitstream Syntax Element Only Bit Count</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>Total number of bits in the bitstream output due to syntax elements only. It includes the data bytes only. This count is updated for every time the internal bitstream counter is incremented and its reset at image start.</p>	Access:	RO
Access:	RO			



## Reported Bitstream Output Byte Count per Frame Register

<b>MFC_BITSTREAM_BYTECOUNT_FRAME - Reported Bitstream Output Byte Count per Frame Register</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	128A0h	
This register stores the count of bytes of the bitstream output per frame		
DWord	Bit	Description
0	31:0	<b>MFC Bitstream Byte Count per Frame</b> Access: RO Total number of bytes in the bitstream output per frame from the encoder. This includes header/tail/byte alignment/data bytes/EMU (emulation) bytes/cabac-zero word insertion/padding insertion. This count is updated for every time the internal bitstream counter is incremented and its reset at image start.

## Reported Bitstream Output Byte Count per Tile

<b>HCP_BITSTREAM_BYTECOUNT_TILE - Reported Bitstream Output Byte Count per Tile</b>						
Register Space:	MMIO: 0/2/0					
Access:	RO					
Size (in bits):	32					
Address:	1E9CCh					
This register stores the count of bytes of the bitstream output per tile.						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:0	<b>HCP Bitstream Byte Count per Tile</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Total number of bytes in the bitstream output per Tile from the encoder. This includes header/byte alignment/data bytes/EMU (emulation) bytes/. This count is updated for every time the internal bitstream counter is incremented and it's reset at tile start.</p>	Access:	RO	Format:	U32
Access:	RO					
Format:	U32					



## Reported Bitstream Output CABAC Bin Count Register

<b>MFC_AVC_CABAC_BIN_COUNT_FRAME - Reported Bitstream Output CABAC Bin Count Register</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	128A8h	
This register stores the count of number of bins per frame.		
DWord	Bit	Description
0	31:0	<b>MFC AVC Cabac Bin Count</b> Access: RO Total number of BINs in the bitstream output per frame from the encoder. This count is updated for every time the bin counter is incremented and its reset at image start.

## Reported Final Bitstream Byte Count

<b>MFX_VP8_FRM_BYTE_CNT - Reported Final Bitstream Byte Count</b>						
Register Space:	MMIO: 0/2/0					
Access:	RO					
Size (in bits):	32					
Address:	12908h					
ShortName:	MFX_VP8_FRM_BYTE_CNT_01					
Address:	1C908h					
ShortName:	MFX_VP8_FRM_BYTE_CNT_02					
This register stores the count of bytes of the bitstream output per frame						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:0	<b>Final BitStream Byte Count</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> This register contains Final Bitstream byte count	Access:	RO	Format:	U32
Access:	RO					
Format:	U32					



## Reported Frame Zero Padding Byte Count

MFX_VP8_FRM_ZERO_PAD - Reported Frame Zero Padding Byte Count		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1290Ch	
ShortName:	MFX_VP8_FRM_ZERO_PAD_VB0	
Address:	1C90Ch	
ShortName:	MFX_VP8_FRM_ZERO_PAD_VB1	
This register stores Frame Zero Padding Byte Count		
DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	15:0	<b>Frame Zero Padding Byte Count</b>
Access: RO		
Format: U16		
This register contains Frame Zero Padding byte count This is legacy support. This feature is not validated.		

## Reported Timestamp Count

<b>TIMESTAMP - Reported Timestamp Count</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
_Custom_GTIReset:	DEV
Address:	02358h-0235Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_RCSUNIT
Address:	22358h-2235Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_BCSUNIT
Address:	1C0358h-1C035Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT0
Address:	1C4358h-1C435Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT1
Address:	1C8358h-1C835Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VECSUNIT0
Address:	1D0358h-1D035Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT2
Address:	1D4358h-1D435Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT3
Address:	1D8358h-1D835Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VECSUNIT1
Address:	1E0358h-1E035Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT4
Address:	1E4358h-1E435Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT5



## TIMESTAMP - Reported Timestamp Count

Address:	1E8358h-1E835Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VECSUNIT2
Address:	1F0358h-1F035Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT6
Address:	1F4358h-1F435Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT7
Address:	1F8358h-1F835Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VECSUNIT3
Address:	1A358h-1A35Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_CCSUNIT0
Address:	1C358h-1C35Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_CCSUNIT1
Address:	1E358h-1E35Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_CCSUNIT2
Address:	26358h-2635Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_CCSUNIT3

This register provides an elapsed real-time value that can be used as a timestamp for GPU events over short periods of time. Note that the value of this register can be obtained in a 3D pipeline-synchronous fashion without a pipeline flush by using the PIPE\_CONTROL command. See 3D Geometry Pipeline in the "3D and Media" volume. This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency.

This register provides an elapsed real-time value that can be used as a timestamp. The accumulated value in this register is of the timestamp stamp granularity (base unit) defined in the Time Stamp Bases subsection in Power Management chapter.

This register is *not* reset by a graphics reset. It will maintain its value unless a full chipset reset is performed.

DWord	Bit	Description		
0..1	63:36	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> </table>	Access:	RO
Access:	RO			



<b>TIMESTAMP - Reported Timestamp Count</b>			
	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
35:32	<b>Timestamp Value UN</b>		
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W	
	<table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table>	Format:	U4
Format:	U4		
<p>This register increments for every timestamp base unit. The granularity of the time stamp base unit is defined in the Time Stamp Bases subsection in Power Management chapter.            Note: This is the Upper Nibble of the Timesamp Value, a 36-bit signal.</p>			
31:0	<b>Timestamp Value LDW</b>		
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W	
	<table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table>	Format:	U32
Format:	U32		
<p>This register increments for every timestamp base unit. The granularity of the time stamp base unit is defined in the Time Stamp Bases subsection in Power Management chapter.</p>			



## Report Queue CFG HI

RPTQCFGHI - Report Queue CFG HI			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	098ACh		
Config to MCI and DFT Ring			
DWord	Bit	Description	
0	31	<b>Report fifo cfg hi valid</b>	
		Access: RO	
			_Custom_GTIRreset: BUS
	30:18	<b>RSVD_30_18</b>	
		Access: RO	
			_Custom_GTIRreset: BUS
	17:16	<b>Report fifo cfg hi bits 9_8</b>	
		Access: RO	
			_Custom_GTIRreset: BUS
	15:8	<b>RSVD_15_8</b>	
		Access: RO	
			_Custom_GTIRreset: BUS
	7:0	<b>Report fifo cfg hi bits 0_7</b>	
		Access: RO	
			_Custom_GTIRreset: BUS

## Report Queue CFG LO

RPTQCFGLO - Report Queue CFG LO		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	098A8h	
Config to MCI and DFT Ring		
DWord	Bit	Description
0	31:0	<b>Report fifo cfg low</b>
		Access: RO
		_Custom_GTIReset: BUS



## Reset Control Register

<b>RESET_CTRL - Reset Control Register</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	020D0h-020D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_RCSUNIT
Address:	220D0h-220D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_BCSUNIT
Address:	1C00D0h-1C00D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VCSUNIT0
Address:	1C40D0h-1C40D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VCSUNIT1
Address:	1C80D0h-1C80D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VECSUNIT0
Address:	1D00D0h-1D00D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VCSUNIT2
Address:	1D40D0h-1D40D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VCSUNIT3
Address:	1D80D0h-1D80D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VECSUNIT1
Address:	1E00D0h-1E00D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VCSUNIT4
Address:	1E40D0h-1E40D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VCSUNIT5

## RESET\_CTRL - Reset Control Register

Address: 1E80D0h-1E80D3h  
 Name: Reset Control Register  
 ShortName: RESET\_CTRL\_VECSUNIT2

Address: 1F00D0h-1F00D3h  
 Name: Reset Control Register  
 ShortName: RESET\_CTRL\_VCSUNIT6

Address: 1F40D0h-1F40D3h  
 Name: Reset Control Register  
 ShortName: RESET\_CTRL\_VCSUNIT7

Address: 1F80D0h-1F80D3h  
 Name: Reset Control Register  
 ShortName: RESET\_CTRL\_VECSUNIT3

Address: 1A0D0h-1A0D3h  
 Name: Reset Control Register  
 ShortName: RESET\_CTRL\_CCSUNIT0

Address: 1C0D0h-1C0D3h  
 Name: Reset Control Register  
 ShortName: RESET\_CTRL\_CCSUNIT1

Address: 1E0D0h-1E0D3h  
 Name: Reset Control Register  
 ShortName: RESET\_CTRL\_CCSUNIT2

Address: 260D0h-260D3h  
 Name: Reset Control Register  
 ShortName: RESET\_CTRL\_CCSUNIT3

Soft reset flow for an engine (Render, Blitter, Video, Video Enhancement) is asynchronous to the context execution in HW. SW needs a deterministic way to ensure it resets the context it intends to. One way to achieve this is to ensure HW doesn't switch out the context while SW is doing a soft reset. This is achieved by having an explicit interface between HW-SW to prepare the engine prior to the soft reset. SW sets the Request Reset in RESET\_CTRL register of an engine indicating SW wants to initiate a soft reset flow for the corresponding engine. In response to Request Reset bit set, HW sets Ready for Reset bit of RESET\_CTRL register indicating engine readiness for reset. As part of the reset readiness HW will not allow any context switch to take place and also ensure any ongoing context switch is paused on a clean context boundary (context save in progress is completed, Context Switch Status Buffer updates are allowed to complete).

SW polls for Ready for Reset bit to be set before it does soft reset for the corresponding engine. Reading EXECLIST\_STATUS register at this point provides the active context in HW that will get reset. On engine reset Request Reset bit will get reset with rest of the engine logic.

Upon polling EXECLIST\_STATUS register for active context SW might decide not to reset the engine and can reset the Request Reset in RESET\_CTRL register. On Request Reset getting reset by SW, HW must continue with execution.



## RESET\_CTRL - Reset Control Register

SW setting Ready for Reset bit in RESET\_CTRL register of an engine need not be followed by the corresponding engine reset.

SW writing to Request Reset bit in RESET\_CTRL register is preparing the engine for reset whereas SW writing to GDRST triggers the actual reset flow in HW.

### Programming Notes

SW must not do Reset Readiness Handshake as part of the reset recovery on an CAT error.

DWord	Bit	Description				
0	31:16	<b>Mask</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">WO</td> </tr> <tr> <td>Format:</td> <td>Mask</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Access:	WO	Format:	Mask
		Access:	WO			
		Format:	Mask			
	15:4	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W		
		Access:	R/W			
	3	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>	Access:	R/W	Format:	PBC
		Access:	R/W			
	Format:	PBC				
	2	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W		
		Access:	R/W			
1	<b>Ready for Reset</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When set indicates render engine is ready for reset. This bit gets cleared on engine reset or when Soft Reset In progress is cleared.</p>	Access:	R/W	Format:	U1	
	Access:	R/W				
Format:	U1					
0	<b>Request Reset</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>"Request Reset" bit must be read as "Readiness for Reset".            When set indicates SW wishes to reset the render engine. On seeing this bit set Command Streamer will take appropriate action and set Ready For Reset status bit. This bit gets cleared on engine reset. This bit can also be cleared by writing "0" to this bit.</p>	Access:	R/W	Format:	U1	
	Access:	R/W				
	Format:	U1				

## Reset Flow Control Messages 0

RSTFCTLMSG0 - Reset Flow Control Messages 0			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
CrashLogSaved:	true		
CrashLogVisibility:	cspec		
Address:	08108h		
Soft-Reset and FLR Flow Control Message Registers			
DWord	Bit	Description	
0	31:16	<b>Message Mask</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:3	Reserved	Access:	RO
		_Custom_GTIReset:	BUS
		Reserved	
2	<b>FLR Done ack from Pmunit</b>	Access:	R/W Set
		_Custom_GTIReset:	BUS
		FLR Done ack from Pmunit: 1: PM unit sets this bit to acknowledge the FLR done message has been forwarded to SA through GAM interface. 0: Default Value. If the bit was set by PM then Cpunit hardware clears it once FLR is completed.	
1	<b>Global Resource Arbitration Acknowledgement Messages</b>	Access:	R/W
		_Custom_GTIReset:	BUS
		Global Resource Arbitration Acknowledgement Message from PM: '1' : CP_ARB_REQ_ACK - Acknowledgement for CPunit's global resource arbitration request '0' : CP_ARB_RELEASE_ACK - Acknowledgement to CPunit's release of global resources	



## RSTFCTLMSG0 - Reset Flow Control Messages 0

	0	<b>CP Busy / Idle Status Acknowledgement Messages</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
CP Busy / Idle Status Acknowledgement Message from PM: '0' : CP_NOT_BUSY_ACK - Acknowledgement that the CPunit is idle. '1' : CP_BUSY_ACK - Acknowledgement that the CPunit is busy.			



## Revision Identification and Class Code register

<b>RID2_CC_0_2_0_PCI - Revision Identification and Class Code register</b>			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00008h		
This register contains the revision number. This register also contains the Base Class Code and the function sub-class in relation to the Base Class Code.			
DWord	Bit	Description	
0	31:24	<b>Base Class Code</b>	
		Default Value:	00000011b
		Access:	RO
		_Custom_GTIReset:	BUS
			This is an 8-bit value that indicates the base class code. This code has the value 03h, indicating a Display Controller.
	23:16	<b>Sub-Class Code</b>	
		Default Value:	00000000b
		Access:	RO Variant
		_Custom_GTIReset:	BUS
			The value is based on GTTMMADR Baroffset 0x10100Ch bit 9 (Display_Present). When GU_CNTL_PROTECTED[Display_present] = Display exists, this value is 00h, indicating VGA compatible controller. When GU_CNTL_PROTECTED[Display_present] = No display exists, this value is 80h, indicating other display device.
	15:8	<b>Programming Interface</b>	
		Default Value:	00000000b
		Access:	RO
		_Custom_GTIReset:	BUS
			Value is 00h
	7:0	<b>Revision Identification Number</b>	
Default Value:		00h	
Access:		R/W Variant	
_Custom_GTIReset:		BUS	
		All 8 bits of Revision ID is acquired through fuse pull as per Chassis 2.1 updates	



## RING\_BUFFER\_HEAD\_PREEMPT\_REG

<b>RING_BUFFER_HEAD_PREEMPT_REG - RING_BUFFER_HEAD_PREEMPT_REG</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	0214Ch-0214Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_RCSUNIT_CTX
Address:	2214Ch-2214Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_BCSUNIT_CTX
Address:	1C014Ch-1C014Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT0_CTX
Address:	1C414Ch-1C414Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT1_CTX
Address:	1C814Ch-1C814Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VECSUNIT0_CTX
Address:	1D014Ch-1D014Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT2_CTX
Address:	1D414Ch-1D414Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT3_CTX
Address:	1D814Ch-1D814Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VECSUNIT1_CTX
Address:	1E014Ch-1E014Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT4_CTX
Address:	1E414Ch-1E414Fh

## RING\_BUFFER\_HEAD\_PREEMPT\_REG - RING\_BUFFER\_HEAD\_PREEMPT\_REG

Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT5_CTX
Address:	1E814Ch-1E814Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VECSUNIT2_CTX
Address:	1F014Ch-1F014Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT6_CTX
Address:	1F414Ch-1F414Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT7_CTX
Address:	1F814Ch-1F814Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VECSUNIT3_CTX
Address:	1A14Ch-1A14Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_CCSUNIT0_CTX
Address:	1C14Ch-1C14Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_CCSUNIT1_CTX
Address:	1E14Ch-1E14Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_CCSUNIT2_CTX
Address:	2614Ch-2614Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_CCSUNIT3_CTX

This register contains the Head pointer offset in the ring when the last PREEMPTABLE command was executed and caused the head pointer to move due to the UHPTR register being valid. If the PREEMPTABLE command is executed as part of the batch buffer then the value of the register will be the offset in the ring of the command past the batch buffer start that contained the preemptable command.

This is a global register and context save/restored as part of power context image.

## RING\_BUFFER\_HEAD\_PREEMPT\_REG - RING\_BUFFER\_HEAD\_PREEMPT\_REG

Preemptable Commands	Source
<ul style="list-style-type: none"> <li>• MI_ARB_CHECK</li> <li>• 3D_PRIMITIVE</li> <li>• GPGPU_WALKER</li> <li>• MEDIA_STATE_FLUSH</li> <li>• PIPE_CONTROL (Only in GPGPU mode of pipeline selection)</li> <li>• MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)</li> <li>• MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)</li> </ul>	RenderCS

Preemptable Commands	Source
MI_ARB_CHECK	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS

### Programming Notes

**Programming Restriction:**  
**This register should NEVER be programmed by driver. This is for HW internal use only.**

DWord	Bit	Description													
0	31:21	<b>Last Wrap Count</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table>	Access:	R/W											
	Access:	R/W													
	20:2	<b>Preempted Head Offset</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U19</td> </tr> </table> <p>This field contains the Head pointer offset in the ring when the last MI_ARB_CHECK command was executed and caused the head pointer to move due to the UHPTR register being valid.</p>	Access:	R/W	Format:	U19									
Access:	R/W														
Format:	U19														
1:0	<b>Ring/Batch Indicator</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>Ring</td> <td>Preemptable command was executed in ring and caused head pointer to be updated.</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>Batch</td> <td>Preemptable command was executed in batch and caused head pointer to be updated.</td> </tr> <tr> <td style="text-align: center;">2h</td> <td>2nd level batch</td> <td>Preemptable command was executed in second level batch and caused head pointer to be updated.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0h	Ring	Preemptable command was executed in ring and caused head pointer to be updated.	1h	Batch	Preemptable command was executed in batch and caused head pointer to be updated.	2h	2nd level batch	Preemptable command was executed in second level batch and caused head pointer to be updated.
Access:	R/W														
Value	Name	Description													
0h	Ring	Preemptable command was executed in ring and caused head pointer to be updated.													
1h	Batch	Preemptable command was executed in batch and caused head pointer to be updated.													
2h	2nd level batch	Preemptable command was executed in second level batch and caused head pointer to be updated.													

## Ring Buffer Control

<b>RING_BUFFER_CTL - Ring Buffer Control</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	0203Ch-0203Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_RCSUNIT_CTX
Address:	2203Ch-2203Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_BCSUNIT_CTX
Address:	1C003Ch-1C003Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT0_CTX
Address:	1C403Ch-1C403Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT1_CTX
Address:	1C803Ch-1C803Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VECSUNIT0_CTX
Address:	1D003Ch-1D003Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT2_CTX
Address:	1D403Ch-1D403Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT3_CTX
Address:	1D803Ch-1D803Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VECSUNIT1_CTX
Address:	1E003Ch-1E003Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT4_CTX
Address:	1E403Ch-1E403Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT5_CTX



## RING\_BUFFER\_CTL - Ring Buffer Control

Address:	1E803Ch-1E803Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VECSUNIT2_CTX
Address:	1F003Ch-1F003Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT6_CTX
Address:	1F403Ch-1F403Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT7_CTX
Address:	1F803Ch-1F803Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VECSUNIT3_CTX
Address:	1A03Ch-1A03Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_CCSUNIT0_CTX
Address:	1C03Ch-1C03Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_CCSUNIT1_CTX
Address:	1E03Ch-1E03Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_CCSUNIT2_CTX
Address:	2603Ch-2603Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_CCSUNIT3_CTX

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. These registers can only be updated through a restore of a context thru execution list submission.

DWord	Bit	Description
0	31:21	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	20:12	<b>Buffer Length</b>
Access: R/W		
Format: U9-1		
		This field is written by SW to specify the length of the ring buffer in 4 KB Pages. Range = [0 = 1 page = 4 KB, 1FFh = 512 pages = 2 MB]

## RING\_BUFFER\_CTL - Ring Buffer Control

		Value	Name	Description																	
		0		1 page = 4 KB																	
		1FFh		512 pages = 2 MB																	
11	<b>RBWait</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Indicates that this ring has executed a WAIT_FOR_EVENT instruction and is currently waiting. Software can write a "1" to clear this bit, write of "0" has no effect. When the RB is waiting for an event and this bit is cleared, the wait will be terminated, and the RB will be returned to arbitration.</p>			Access:	R/W															
Access:	R/W																				
10	<b>Semaphore Wait</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Indicates that this ring has executed a MI_SEMAPHORE_WAIT instruction and is currently waiting for wait condition to satisfy. Software can write a "1" to clear this bit, write of "0" has no effect.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> </table> <p>Writing a value of 1 will unconditionally cancel the semaphore wait on the next memory comparison. Memory comparison is triggered in signal mode on receiving a semaphore signal and in poll mode on wait timer getting expired.</p>			Access:	R/W	Programming Notes														
Access:	R/W																				
Programming Notes																					
9:3	<b>Reserved</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>			Access:	RO	Format:	MBZ													
Access:	RO																				
Format:	MBZ																				
2:1	<b>Automatic Report Head Pointer</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field is written by software to control the automatic reporting (write) of this ring buffer's Head Pointer register (register DWord 1) to the corresponding location within the Hardware Status Page. Automatic reporting can either be disabled or enabled at 4KB, 64KB or 128KB boundaries within the ring buffer.</p> <p>When <b>Execlist Enable</b> bit is set the head pointer will be reported to the head pointer location in the Per-Process Hardware Status Page.MI_AUTOREPORT_4KB option.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 30%;">Name</th> <th style="width: 55%;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>MI_AUTOREPORT_OFF</td> <td>Automatic reporting disabled</td> </tr> <tr> <td>1</td> <td>MI_AUTOREPORT_64KB</td> <td>Report every 16 pages (64KB)</td> </tr> <tr> <td>2</td> <td>MI_AUTOREPORT_4KB</td> <td>Report every page (4KB)This mode must not be enabled in Ring Buffer mode of scheduling to minimize the auto reports.</td> </tr> <tr> <td>3</td> <td>MI_AUTO_REPORT_128KB</td> <td>Report every 32 pages (128KB).</td> </tr> </tbody> </table>			Access:	R/W	Value	Name	Description	0	MI_AUTOREPORT_OFF	Automatic reporting disabled	1	MI_AUTOREPORT_64KB	Report every 16 pages (64KB)	2	MI_AUTOREPORT_4KB	Report every page (4KB)This mode must not be enabled in Ring Buffer mode of scheduling to minimize the auto reports.	3	MI_AUTO_REPORT_128KB	Report every 32 pages (128KB).
Access:	R/W																				
Value	Name	Description																			
0	MI_AUTOREPORT_OFF	Automatic reporting disabled																			
1	MI_AUTOREPORT_64KB	Report every 16 pages (64KB)																			
2	MI_AUTOREPORT_4KB	Report every page (4KB)This mode must not be enabled in Ring Buffer mode of scheduling to minimize the auto reports.																			
3	MI_AUTO_REPORT_128KB	Report every 32 pages (128KB).																			

<b>RING_BUFFER_CTL - Ring Buffer Control</b>						
0	<p><b>Ring Buffer Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field is used to enable or disable this ring buffer. It can be enabled or disabled regardless of whether there are valid instructions pending. If disabled and the ring head equals ring tail, all state currently loaded in hardware is considered invalid.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> </table> <p>Ring Buffer Mode of Scheduling: SW must follow the below programming notes during SW initialization phase or while enabling render engine's ring buffer for the first time, this would be coming out of boot, standby, hibernate or reset. This flow must be also followed during ring replay when ring buffer is disabled and enabled.</p> <ul style="list-style-type: none"> <li>• SW must set the Force Wakeup bit to prevent GT from entering C6.</li> <li>• SW must dispatch workload (dummy context) to initialize render engine with default state such that any context switches that occur subsequently (Power Save) will save and restore coherent device state. Indirect pointers used in 3D states must point to valid graphics surface existing in memory. PP_DCLV followed by PP_DIR_BASE register should be programmed as part of initialization workload if PPGTT is enabled in GFX_MODE register.</li> <li>• SW must ensure all the register (MMIO) initialization/programming through CPU happens in this block or latter, this ensures the MMIO state is save/restored on subsequent context switches (Power Sequences).</li> <li>• Once the render engine is programmed with valid state and the configuration, Force Wakeup bit should be reset to enable C6 entry.</li> </ul>	Access:	R/W	Format:	Enable	Programming Notes
Access:	R/W					
Format:	Enable					
Programming Notes						



## Ring Buffer Head

<b>RING_BUFFER_HEAD - Ring Buffer Head</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02034h-02037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_RCSUNIT_CTX
Address:	22034h-22037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_BCSUNIT_CTX
Address:	1C0034h-1C0037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VCSUNIT0_CTX
Address:	1C4034h-1C4037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VCSUNIT1_CTX
Address:	1C8034h-1C8037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VECSUNIT0_CTX
Address:	1D0034h-1D0037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VCSUNIT2_CTX
Address:	1D4034h-1D4037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VCSUNIT3_CTX
Address:	1D8034h-1D8037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VECSUNIT1_CTX
Address:	1E0034h-1E0037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VCSUNIT4_CTX
Address:	1E4034h-1E4037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VCSUNIT5_CTX



<b>RING_BUFFER_HEAD - Ring Buffer Head</b>						
Address:	1E8034h-1E8037h					
Name:	Ring Buffer Head					
ShortName:	RING_BUFFER_HEAD_VECSUNIT2_CTX					
Address:	1F0034h-1F0037h					
Name:	Ring Buffer Head					
ShortName:	RING_BUFFER_HEAD_VCSUNIT6_CTX					
Address:	1F4034h-1F4037h					
Name:	Ring Buffer Head					
ShortName:	RING_BUFFER_HEAD_VCSUNIT7_CTX					
Address:	1F8034h-1F8037h					
Name:	Ring Buffer Head					
ShortName:	RING_BUFFER_HEAD_VECSUNIT3_CTX					
Address:	1A034h-1A037h					
Name:	Ring Buffer Head					
ShortName:	RING_BUFFER_HEAD_CCSUNIT0_CTX					
Address:	1C034h-1C037h					
Name:	Ring Buffer Head					
ShortName:	RING_BUFFER_HEAD_CCSUNIT1_CTX					
Address:	1E034h-1E037h					
Name:	Ring Buffer Head					
ShortName:	RING_BUFFER_HEAD_CCSUNIT2_CTX					
Address:	26034h-26037h					
Name:	Ring Buffer Head					
ShortName:	RING_BUFFER_HEAD_CCSUNIT3_CTX					
<p>These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. These registers can only be updated through a restore of a context thru execution list submission.</p>						
DWord	Bit	Description				
0	31:21	<p><b>Wrap Count</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U11</td> </tr> </table> <p>This field is incremented by 1 whenever the <b>Head Offset</b> wraps from the end of the buffer back to the start (i.e., whenever it wraps back to 0). Appending this field to the <b>Head Offset</b> field effectively creates a virtual 4GB Head "Pointer" which can be used as a tag associated with instructions placed in a ring buffer. The Wrap Count itself will wrap to 0 upon overflow.</p>	Access:	R/W	Format:	U11
Access:	R/W					
Format:	U11					

## RING\_BUFFER\_HEAD - Ring Buffer Head

	20:2	<b>Head Offset</b>	
		Access:	R/W
		Format:	GraphicsAddress[20:2]
		<p>This field indicates the offset of the <i>next</i> instruction DWord to be parsed. Software will initialize this field to select the first DWord to be parsed once the RB is enabled. (Writing the Head Offset while the RB is enabled is UNDEFINED). Subsequently, the device will increment this offset as it executes instructions - until it reaches the QWord specified by the <b>Tail Offset</b>. At this point the ring buffer is considered "empty".</p>	
		<b>Programming Notes</b>	
	A RB can be enabled empty or containing some number of valid instructions.		
	1:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ



## Ring Buffer Start

<b>RING_BUFFER_START - Ring Buffer Start</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02038h-0203Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_RCSUNIT_CTX
Address:	22038h-2203Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_BCSUNIT_CTX
Address:	1C0038h-1C003Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT0_CTX
Address:	1C4038h-1C403Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT1_CTX
Address:	1C8038h-1C803Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VECSUNIT0_CTX
Address:	1D0038h-1D003Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT2_CTX
Address:	1D4038h-1D403Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT3_CTX
Address:	1D8038h-1D803Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VECSUNIT1_CTX
Address:	1E0038h-1E003Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT4_CTX
Address:	1E4038h-1E403Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT5_CTX

<b>RING_BUFFER_START - Ring Buffer Start</b>						
Address:	1E8038h-1E803Bh					
Name:	Ring Buffer Start					
ShortName:	RING_BUFFER_START_VECSUNIT2_CTX					
Address:	1F0038h-1F003Bh					
Name:	Ring Buffer Start					
ShortName:	RING_BUFFER_START_VCSUNIT6_CTX					
Address:	1F4038h-1F403Bh					
Name:	Ring Buffer Start					
ShortName:	RING_BUFFER_START_VCSUNIT7_CTX					
Address:	1F8038h-1F803Bh					
Name:	Ring Buffer Start					
ShortName:	RING_BUFFER_START_VECSUNIT3_CTX					
Address:	1A038h-1A03Bh					
Name:	Ring Buffer Start					
ShortName:	RING_BUFFER_START_CCSUNIT0_CTX					
Address:	1C038h-1C03Bh					
Name:	Ring Buffer Start					
ShortName:	RING_BUFFER_START_CCSUNIT1_CTX					
Address:	1E038h-1E03Bh					
Name:	Ring Buffer Start					
ShortName:	RING_BUFFER_START_CCSUNIT2_CTX					
Address:	26038h-2603Bh					
Name:	Ring Buffer Start					
ShortName:	RING_BUFFER_START_CCSUNIT3_CTX					
<p>These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. These registers can only be updated through a restore of a context thru execution list submission.</p>						
DWord	Bit	Description				
0	31:12	<p><b>Starting Address</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>This field specifies Bits 31:12 of the 4KB-aligned starting Graphics Address of the ring buffer. Address bits 31 down to 29 must be zero. All ring buffer pages must map to Main Memory (uncached) pages. Ring Buffer addresses are always translated through the global GTT.</p>	Access:	R/W	Format:	GraphicsAddress[31:12]
Access:	R/W					
Format:	GraphicsAddress[31:12]					



## RING\_BUFFER\_START - Ring Buffer Start

	11:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ

## Ring Buffer Tail

<b>RING_BUFFER_TAIL - Ring Buffer Tail</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02030h-02033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_RCSUNIT_CTX
Address:	22030h-22033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_BCSUNIT_CTX
Address:	1C0030h-1C0033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT0_CTX
Address:	1C4030h-1C4033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT1_CTX
Address:	1C8030h-1C8033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VECSUNIT0_CTX
Address:	1D0030h-1D0033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT2_CTX
Address:	1D4030h-1D4033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT3_CTX
Address:	1D8030h-1D8033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VECSUNIT1_CTX
Address:	1E0030h-1E0033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT4_CTX
Address:	1E4030h-1E4033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT5_CTX



## RING\_BUFFER\_TAIL - Ring Buffer Tail

Address:	1E8030h-1E8033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VECSUNIT2_CTX
Address:	1F0030h-1F0033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT6_CTX
Address:	1F4030h-1F4033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT7_CTX
Address:	1F8030h-1F8033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VECSUNIT3_CTX
Address:	1A030h-1A033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_CCSUNIT0_CTX
Address:	1C030h-1C033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_CCSUNIT1_CTX
Address:	1E030h-1E033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_CCSUNIT2_CTX
Address:	26030h-26033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_CCSUNIT3_CTX

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. These registers can only be updated through a restore of a context thru execution list submission.

DWord	Bit	Description
0	31	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	30:21	<b>Reserved</b>
Access: RO		
Format: MBZ		



## RING\_BUFFER\_TAIL - Ring Buffer Tail

20:3	<b>Tail Offset</b>	
	Access:	R/W
	Format:	GraphicsAddress[20:3]
<p>This field is written by software to specify where the valid instructions placed in the ring buffer end. The value written points to the QWord past the last valid QWord of instructions. In other words, it can be defined as the next QWord that software will write instructions into. Software must write subsequent instructions to QWords following the Tail Offset, possibly wrapping around to the top of the buffer (i.e., software can't skip around within the buffer). Note that all DWords prior to the location indicated by the <b>Tail Offset</b> must contain valid instruction data - which may require instruction padding by software. See <b>Head Offset</b> for more information.</p>		
2:0	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ



## Ring Context Address Register 0 for GTI Doorbell Unit

DRBCTXADDR0 - Ring Context Address Register 0 for GTI Doorbell Unit			
Register Space:	MMIO: 0/2/0		
Size (in bits):	64		
Address:	01950h		
DWord	Bit	Description	
0..1	63:32	<b>CTX base address 63:32</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
			Bits [63:32] of HPA base address which MDRB will use as the offset for its context save / restore
	31:6	<b>CTX base address 31:6</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
			Bits [31:6] of HPA base address which MDRB will use as the offset for its context save / restore
	5:0	<b>Reserved</b>	
Access:		RO	
Format:		MBZ	

## Ring Context Start Register for GTI Doorbell Unit

### DRBCTXSTART - Ring Context Start Register for GTI Doorbell Unit

Register Space:	MMIO: 0/2/0
Size (in bits):	32
Address:	0194Ch

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

In order to set bit0, for example, the data would be 0x0001\_0001. In order to clear bit0, for example, the data would be 0x0001\_0000.

Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.

DWord	Bit	Description
0	31:16	<b>Context Save Mask</b>
		Access: WO
		_Custom_GTIReset: BUS
This register isn't context save/restored.		
15:2	Reserved	Access: RO
		Format: MBZ
1:0	Context start	Access: R/W Hardware Clear
		_Custom_GTIReset: BUS
		RPM will program these bits to notify MDRB to initiate either a context save or a context restore. MDRB will clear these bits once the context procedure is completed and the ACK is sent back to RPM. 2'b11 = Reserved 2'b10 = Context restore start 2'b01 = Context save start 2'b00 = Normal operation - DEFAULT Programming Note - It is assumed that this value will be static once programmed and not changed until MDRB clears the bits after ACKing the context procedure back to RPM



## RMTIMEOUTREG\_CAPTURE

RMTIMEOUTREG_CAPTURE		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	420E0h-420E3h	
Name:	RM TIMEOUT REGISTER OFFSET	
ShortName:	RMTIMEOUTREG_CAPTURE	
Reset:	soft	
DWord	Bit	Description
0	31:0	<b>REGISTER OFFSET VALUE</b> Access: RO Offset of the Register that caused RM TIMEOUT.

## Root2Remote FLR Trigger

RT2REMFLR - Root2Remote FLR Trigger			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	101808h		
<p>For a multi-tile configuration, this register will be used by hardware. The root tile hardware will trigger a remote tile FLR using this register.</p> <p>This register is for hardware communication purposes only. This register is not intended to be used by software.</p>			
DWord	Bit	Description	
0	31:16	<b>SPARE2</b>	
		Default Value:	0000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
Reserved			
15:8	<b>FLR Function Number</b>	Default Value:	00h
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Indicates which function number to associate FLR with. 00h - Physical Function (PF). 01h - Virtual Function 1 (VF1) 02h - VF2 .. 3Fh - VF63 40h-FFh - undefined	
7:2	<b>SPARE1</b>	Default Value:	000000000000000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Reserved	
1	<b>FLRTYPE</b>	Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Type of FLR to initiated. 0 : FLR 1 : Driver initiated FLR	

## RT2REMFLR - Root2Remote FLR Trigger

	0	<b>HWFLRINIT</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
		<p>Initiate FLR. The root tile hardware will write this register in a remote tile to initiate FLR in a remote tile.</p> <p>0 : (default)No action            1 : Initiate remote FLR</p> <p>Remote tile hardware will clear this bit as part of "ack'ing" complete.</p>	

## RSA for uOS/Soft Scratch

UOS_RSA_SCRATCH - RSA for uOS/Soft Scratch				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Description				
<p>The very first register C200h of the RSA uOS Scratch Space register has the address to the graphics memory location (GGTT Address Space) containing the RSA signature of the uOS code to be loaded on to the GuC.</p> <p><b>Usage:</b> RSA signature data for the uOS code is 96 Dwords in size (3072 bits). RSA signature for the uOS to be loaded on to GuC is programmed by the host in graphics memory (GGTT Address Space) and the address to this memory location is programmed to the very first register (C200h) of the RSA uOS scratch space. Host does this operation prior to triggering the uOS load to the GuC. During the uOS load by the GuC DMA, the onchip Boot ROM code reads the RSA signature from the memory and starts the RSA unwrap. This RSA check is done to ensure that the full HASH check value used for Hash operation of the uOS by Shim, itself is correct. These registers can also be used as Soft Scratch registers defined for use by Code after the RSA operation at Boot.</p>				
DWord	Bit	Description		
0	31:0	<b>RSA/Scratch</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
Access:	R/W			



## RTADDR\_LSB

RTADDR_LSB - RTADDR_LSB			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	124830h		
Register providing the base address of root-entry table.			
DWord	Bit	Description	
0	31:12	<b>RTA</b>	
		Default Value:	0000000h
		Access:	R/W
		_Custom_GTIReset:	BUS
<p>This register points to base of page aligned, 4KB-sized root-entry table in system memory. Hardware ignores and not implements bits 63:HAW, where HAW is the host address width. Software specifies the base address of the root-entry table through this register, and programs it in hardware through the SRTP field in the Global Command register. Reads of this register returns value that was last programmed to it.</p>			
	11	<b>RTT</b>	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIReset:	BUS
<p>This field specifies the type of root-table referenced by the Root Table Address (RTA) field; 0: Root Table1: Extended Root Table</p>			
	10:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ



## RTADDR\_MSB

RTADDR_MSB - RTADDR_MSB								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	124834h							
Register providing the base address of root-entry table.								
DWord	Bit	Description						
0	31:7	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	6:0	<b>RTA</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Default Value:	00h	Access:	R/W	_Custom_GTIRreset:	BUS
		Default Value:	00h					
		Access:	R/W					
_Custom_GTIRreset:	BUS							
<p>This register points to base of page aligned, 4KB-sized root-entry table in system memory. Hardware ignores and not implements bits 63:HAW, where HAW is the host address width. Software specifies the base address of the root-entry table through this register, and programs it in hardware through the SRTP field in the Global Command register. Reads of this register returns value that was last programmed to it.</p>								



## RTT\_CR\_SPARE

<b>RTT_CR_SPARE</b>						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	168B90h-168B93h					
Name:	RTT_CR_SPARE					
ShortName:	RTT_CR_SPARE					
Reset:	global					
Spare registers for RTT Lane						
DWord	Bit	Description				
0	31:0	<b>cfg_rtt_cr_spare</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Default Value:</td> <td>0041000h cfg_rtt_cr_spare_defaultreset</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> PCS_Glue::RTT_CR_SPARE::rtt_cr_spare	Default Value:	0041000h cfg_rtt_cr_spare_defaultreset	Access:	R/W
Default Value:	0041000h cfg_rtt_cr_spare_defaultreset					
Access:	R/W					

## Sampler control register

SAMPLER_CTL - Sampler control register		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0E140h	
DWord	Bit	Description
0	31:16	<b>ECO Reserved 1</b> Access: R/W Reserved: MBZ
	15:8	<b>Reserved</b> Access: R/W
	7	<b>ECO Reseved 7</b> Access: R/W
	6	<b>ECO Reseved 6</b> Access: R/W
	5	<b>ECO Reseved 5</b> Access: R/W
	4	<b>ECO Reseved 4</b> Access: R/W
	3	<b>ECO Reseved 3</b> Access: R/W
	2	<b>ECO Reseved 2</b> Access: R/W
	1	<b>ECO Reseved 1</b> Access: R/W
	0	<b>ECO Reseved 0</b> Access: R/W



## Sampler Dummy Register

<b>SMP_DUMMY - Sampler Dummy Register</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	0E000h	
Name:	Sampler Dummy Address	
ShortName:	Sampler_Dummy_Address	
This register is defined so that a non-posted MMIO cycle to this destination would ensure all cycles are flushed on the message channel between the source and destination. This register is used in the engine context to ensure all state is delivered. The value programmed in this register must not change the behavior of the GPU.		
DWord	Bit	Description
0	31:0	<b>Reserved</b>
		Access: RO
		Format: MBZ

## SAMPLER Mode Register

SAMPLER_MODE - SAMPLER Mode Register		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0E18Ch	
Name:	SAMPLER Mode Register	
ShortName:	SAMPLER_MODE	
<p>This register has bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16]. To set bit0, for example, the data would be 0x0001_0001. To clear bit0, for example, the data would be 0x0001_0000. Note that mask bit is the data bit offset + 16.</p>		
DWord	Bit	Description
0	31:16	<b>Mask</b>
		Access: WO
	Format: Mask	
	15	<b>enble smallPL</b>
Access: R/W		
Format: enable		
<b>Programming Notes</b>		
This bit MUST be set to ensure optimal power in 3D Sampler.		
Must not be enabled if <b>cache_flush</b> message is sent to sampler.		
14	<b>L1 Cache Set Selection</b>	
	Access: R/W	
	This field controls how Set0 and Set1 of the Sampler L1 Cache are selected.	
	<b>Value</b>	<b>Name</b>
0h	Extended_Tag <b>[Default]</b>	When this bit is set to 0h, Sampler will use Bit 8 of the Extended Tag To Control Set selection.
1h	XOR_UVQ	When this bit is set to 1h, Sampler will use an XOR of Various u, v, and q texel coordinate bits to select set
13:12	<b>Sampler Cache Set XOR selection</b>	
	Access: R/W	
	Format: U2	
These bits have an impact only when the Sampler cache is configured in 16 way set associative mode. If the cache is being used for immediate data or for blitter data these bits have no effect.		

## SAMPLER\_MODE - SAMPLER Mode Register

	Value	Name	Description
	00b	None	No XOR.
	01b	Scheme 1	$\text{New\_set\_mask}[3:0] = \text{Tiled\_address}[16:13]$ . $\text{New\_set}[3:0] \text{ less than or } = \text{New\_set\_mask}[3:0] \wedge \text{Old\_set}[3:0]$ . Rationale: These bits can distinguish among 16 different equivalent classes of virtual pages. These bits also represent the lsb for tile rows ranging from a pitch of 1 tile to 16 tiles.
	10b	Scheme 2	$\text{New\_set\_mask}[3] = \text{Tiled\_address}[17] \wedge \text{Tiled\_address}[16]$ . $\text{New\_set\_mask}[2] = \text{Tiled\_address}[16] \wedge \text{Tiled\_address}[15]$ . $\text{New\_set\_mask}[1] = \text{Tiled\_address}[15] \wedge \text{Tiled\_address}[14]$ . $\text{New\_set\_mask}[0] = \text{Tiled\_address}[14] \wedge \text{Tiled\_address}[13]$ . $\text{New\_set}[3:0] \text{ less than or } = \text{New\_set\_mask}[3:0] \wedge \text{Old\_set}[3:0]$ . Rationale: More bits on each XOR can give better statistical uniformity on sets and since two lsbs are taken for each tile row size, it reduces the chance of aliasing on sets.
	11b	Scheme 3 <b>[Default]</b>	$\text{New\_set\_mask}[3] = \text{Tiled\_address}[22] \wedge \text{Tiled\_address}[21] \wedge \text{Tiled\_address}[20] \wedge \text{Tiled\_address}[19]$ . $\text{New\_set\_mask}[2] = \text{Tiled\_address}[18] \wedge \text{Tiled\_address}[17] \wedge \text{Tiled\_address}[16]$ . $\text{New\_set\_mask}[1] = \text{Tiled\_address}[15] \wedge \text{Tiled\_address}[14]$ . $\text{New\_set\_mask}[0] = \text{Tiled\_address}[13]$ . $\text{New\_set}[3:0] \text{ less than or } = \text{New\_set\_mask}[3:0] \wedge \text{Old\_set}[3:0]$ . Rationale: More bits on each XOR can give better statistical uniformity on sets and since each XOR has different bits, it reduces the chance of aliasing on sets even more.
<b>Programming Notes</b>			
This field should be programmed as "00b" corresponding to NO XOR option when 3D map performance fix in MT is enabled using the field "Sampler Set Remapping for 3D Disable" in the SAMPLER Mode Register.			
11:10	<b>ECO Reserved 2b</b>		
	Access:	R/W	
	Format:	MBZ	
9	<b>SC disable power optimization for back to back cache EBB read</b>		
	Access:	R/W	
	Format:	disable	
8	<b>Sampler L2 Disable</b>		
	Access:	R/W	
	Format:	Disable	
Will disable the L2 cache and force all access to be misses			

## SAMPLER\_MODE - SAMPLER Mode Register

7	<b>Disable SC flop stage bypass for HDC read</b>	
	Access:	R/W
	Format:	disable
6	<b>Compressed Overfill disable</b>	
	Access:	R/W
	Format:	disable
5	<b>Headerless Message for Pre-emptable Contexts</b>	
	Access:	R/W
	Format:	Enable
	<p>When set to 1h, this bit enables sampler to support headerless messages for pre-emptable GPGPU contexts. When set to 0h, it reverts to the previous behavior where pre-emptable GPGPU contexts must have headers on all sampler messages.</p>	
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
	0h	Headers must be used on all sampler messages if this bit is programmed to 0h.
	1h	Headerless sampler messages may be used for pre-emptable contexts (this is the default behavior all contexts)
		<b>[Default]</b>
4	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
3	<b>ECO Reserved 5</b>	
	Access:	R/W
	Format:	MBZ
2	<b>Context-Based Cache Invalidation Disable</b>	
	Access:	R/W
	Format:	DISABLE
	<p>This bit will be used to disable context-based invalidation of the State and Texture Cache.</p>	
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
	0h	ENABLE When set to 0h (default) only entries associated with the context requesting the cache invalidation will be invalidated.
	1h	DISABLE When set to 1h context-based invalidation of the state cache is not used. Instead, all entries in the state cache are invalidated regardless of which context it belongs to.
		<b>[Default]</b>
1	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ

## SAMPLER\_MODE - SAMPLER Mode Register

0	<b>Indirect State Base Addr Override</b>	
	Access:	R/W
	Format:	Enable
	<p>This bit is used to control whether Indirect State (Border Color) to be relative to same base address as SAMPLER_STATE or relative to the DYNAMIC_STATE_BASE_ADDR</p> <p>This bit must be set to 1. Border Color must be in the Dynamic State heap in order to allow for resource copy of sampler state to work correctly.</p>	
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
0h	<b>OVERRIDE_DISABLE</b> <b>[Default]</b>	When set to 0h, this bit allows Indirect State (.e.g Border Color) to be stored in the Bindless Sampler State heap. This bit should not be set to 0h by SW as this will prevent resource copies of sampler state from being done correct when border color is required.
1h	OVERRIDE_ENABLE	When set to 1h, this bit allows Indirect State (e.g. Border Color) to be stored in the Dynamic State heap. This bit must be set to 1h by SW to ensure resource copies of sampler state are done correctly when border color is required.



## SAMPLER READ DATA

SAMPLER_RDATA - SAMPLER READ DATA		
Register Space:	MMIO: 0/2/0	
Access:	RO Variant	
Size (in bits):	32	
Address:	0E144h	
DWord	Bit	Description
0	31:0	<b>Reserved</b>
		Access: RO Variant



## SARB-LTISEQ Flush Done Message

SARB_LTISEQ_FLUSH_DONE - SARB-LTISEQ Flush Done Message		
Register Space:	MMIO: 0/2/0	
Access:	R/W Hardware Clear	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B4A4h	
DWord	Bit	Description
0	31:20	<b>Reserved</b>
		Access: RO
		Format: MBZ
	19:16	<b>Mask</b>
		Access: R/W
	15:4	<b>Reserved</b>
		Access: RO
		Format: MBZ
3	<b>SARB3 Flush Done</b>	
	Access: R/W Hardware Clear	
2	<b>SARB2 Flush Done</b>	
	Access: R/W Hardware Clear	
1	<b>SARB1 Flush Done</b>	
	Access: R/W Hardware Clear	
0	<b>SARB0 Flush Done</b>	
	Access: R/W Hardware Clear	

## SBFT Overrides

<b>SBFTOVRD - SBFT Overrides</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
_Custom_GTIReset:	DEV			
Address:	0B184h			
This is a basic register template				
DWord	Bit	Description		
0	31:7	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	6	<b>SBFT Mode Enable</b>		
		Access:	R/W	
		Format:	Enable	
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		1b		When enabled, cycles are forced cacheable based on programming for Bit5 of this register, engine ID is overridden based on bits4:0 of this register, and ctypes that require address translation are converted to non-translation ctypes.
	0	[Default]		
	5	<b>SBFT Force Cacheability Control Enable</b>		
Access:		R/W		
<b>Value</b>		<b>Name</b>	<b>Description</b>	
1b			Make all the cycles as cacheable	
0	[Default]			
4:0	<b>Engine ID</b>			
	Access:	R/W		
EngineID to be programmed by Gdtunit and engine id function in the bank will use this value and override the final EngineID generated towards cache or towards the memory when dt_l3sbftmode is set.				



## SBLC\_PWM\_CTL1

<b>SBLC_PWM_CTL1</b>					
Register Space:	MMIO: 0/2/0				
Access:	R/W				
Size (in bits):	32				
Address:	C8250h-C8253h				
Name:	South BLM Control 1				
ShortName:	SBLC_PWM_CTL1				
Reset:	soft				
DWord	Bit	Description			
0	31	<b>PWM Enable</b>			
		Access:	R/W		
		This bit enables the PWM counter logic. Disabled PWM will drive 0, which can be inverted to 1 with the polarity bit.			
		Value	Name		
		0b	Disable		
		1b	Enable		
		Restriction			
		Program the frequency and duty cycle before enabling PWM.			
		30	Reserved	Access:	RO
				Format:	MBZ
29	<b>Backlight Polarity</b>	Access:	R/W		
		This field controls the polarity of the PWM signal.			
		Value	Name		
		0b	Active High		
		1b	Active Low		
28:3	Reserved	Access:	RO		
		Format:	MBZ		
2	<b>Genlock Direction IO Select</b>	Access:	R/W		
		IO pins are muxed between the backlight and genlock direction control signals. Set this field to switch the mux to allow the genlock direction controls to be driven and to enable the IO output for the genlock signals.			

<b>SBLC_PWM_CTL1</b>									
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Genlock</td> </tr> <tr> <td>0b</td> <td>Backlight</td> </tr> </tbody> </table>	Value	Name	1b	Genlock	0b	Backlight		
Value	Name								
1b	Genlock								
0b	Backlight								
1	<p><b>Genlock Direction Select Pin Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field specifies the value to drive on the genlock direction select pin (shared with backlight PWM). This value is only used when the Genlock Direction IO Select = Genlock.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Genlock Secondary</td> </tr> <tr> <td>0b</td> <td>Genlock Primary</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	1b	Genlock Secondary	0b	Genlock Primary
Access:	R/W								
Value	Name								
1b	Genlock Secondary								
0b	Genlock Primary								
0	<p><b>Genlock Direction Enable Pin Value</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field specifies the value to drive on the genlock direction enable pin (shared with backlight enable). This value is only used when the Genlock Direction IO Select = Genlock.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Enable Motherboard Genlock Circuit</td> </tr> <tr> <td>0b</td> <td>Disable Motherboard Genlock Circuit</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	1b	Enable Motherboard Genlock Circuit	0b	Disable Motherboard Genlock Circuit
Access:	R/W								
Value	Name								
1b	Enable Motherboard Genlock Circuit								
0b	Disable Motherboard Genlock Circuit								



## SBLC\_PWM\_DUTY

SBLC_PWM_DUTY						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	C8258h-C825Bh					
Name:	South Backlight PWM Duty Cycle					
ShortName:	SBLC_PWM_DUTY					
Reset:	soft					
DWord	Bit	Description				
0	31:0	<p><b>Duty Cycle</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the active portion of the backlight PWM duty cycle. The value should be programmed to (SBLC_PWM_FREQ Frequency * desired duty cycle percentage / 100). A value of zero will give a 0% active duty cycle. A value equal to SBLC_PWM_FREQ Frequency will give a 100% active duty cycle. When written, the new value will take affect at the end of the current PWM cycle.</p> <table border="1"> <tr> <th>Restriction</th> </tr> <tr> <td>This should never be larger than SBLC_PWM_FREQ Frequency.</td> </tr> </table>	Access:	R/W	Restriction	This should never be larger than SBLC_PWM_FREQ Frequency.
Access:	R/W					
Restriction						
This should never be larger than SBLC_PWM_FREQ Frequency.						

## SBLC\_PWM\_FREQ

SBLC_PWM_FREQ				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	C8254h-C8257h			
Name:	South Backlight PWM Frequency			
ShortName:	SBLC_PWM_FREQ			
Reset:	soft			
DWord	Bit	Description		
0	31:0	<p><b>Frequency</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the backlight PWM frequency. The value should be programmed to (Reference clock frequency / desired PWM frequency). The reference clock frequency can be found in the RAWCLK_FREQ register.</p>	Access:	R/W
Access:	R/W			



## SCRATCH 1 from LPFCunit

SCRATCH_LPFC1 - SCRATCH 1 from LPFCunit		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0B474h	
DWord	Bit	Description
0	31:0	<b>SCRATCH bits from LPFCunit</b>
		Access: R/W
		_Custom_GTIReset: DEV



## SCRATCH2 Register

SCRATCH2 - SCRATCH2 Register									
Register Space: MMIO: 0/2/0									
Access: R/W									
Size (in bits): 32									
_Custom_GTIReset: DEV									
Address: 0B140h									
DWord	Bit	Description							
0	31:30	<b>SCRATCH31</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W					
	Access:	R/W							
	29:28	<b>SCRATCH29</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W					
	Access:	R/W							
	27	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
	Access:	RO							
	Format:	MBZ							
	26	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
	Access:	RO							
	Format:	MBZ							
25:21	<b>SCRATCH25</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W						
Access:	R/W								
20:15	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
14:9	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
8:4	<b>LTCD EBB Conflict L3-Read Aging count</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit-field will determine the number of EBB conflicts experienced by the L3-read in order to age in the L3 FIFO.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>10</td> <td>[Default]</td> </tr> <tr> <td>[1,31]</td> <td></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	10	[Default]	[1,31]	
Access:	R/W								
Value	Name								
10	[Default]								
[1,31]									
3	<b>LTCD EBB Conflict L3-Read Aging enable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit-field will enable L3-Read aging in LTCD data unit due to EBB conflicts. During EBB conflicts, L3-fill will be preferred over L3-reads, and this aggressive fill selection can hold up the</p>	Access:	R/W						
Access:	R/W								

## SCRATCH2 - SCRATCH2 Register

	reads in L3 FIFO depending on the duration of EBB conflicts. L3-read aging will ensure fairness to an L3-read cycle that has been held back due to EBB conflicts by making the L3-fills ineligible once the read has aged.									
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>[Default]</td> <td>LTCD EBB conflict L3-Read aging is enabled</td> </tr> <tr> <td>0</td> <td></td> <td>LTCD EBB conflict L3-Read aging is disabled</td> </tr> </tbody> </table>	Value	Name	Description	1	[Default]	LTCD EBB conflict L3-Read aging is enabled	0		LTCD EBB conflict L3-Read aging is disabled
Value	Name	Description								
1	[Default]	LTCD EBB conflict L3-Read aging is enabled								
0		LTCD EBB conflict L3-Read aging is disabled								
2	<b>SCRATCH2</b> Access: R/W									
1	<b>LTCD L3 FIFO OOO Disable</b> Access: R/W This bit-field will disable L3 FIFO OOO implementation in LTCD-data unit and revert to implementation where only one L3 FIFO was used. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>LTCD L3 FIFO OOO implementation is enabled</td> </tr> <tr> <td>1</td> <td></td> <td>LTCD L3 FIFO OOO implementation is disabled</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	LTCD L3 FIFO OOO implementation is enabled	1		LTCD L3 FIFO OOO implementation is disabled
Value	Name	Description								
0	[Default]	LTCD L3 FIFO OOO implementation is enabled								
1		LTCD L3 FIFO OOO implementation is disabled								
0	<b>Reserved</b> Access: RO Format: MBZ									

## SCRATCH3 Register

SCRATCH3 - SCRATCH3 Register			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	0B154h		
DWord	Bit	Description	
0	31	<b>Reserved</b>	
	31:13	<b>SPARE FIELDS</b>	
		Access:	R/W
	30:13	<b>SPARE FIELDS</b>	
		Access:	R/W
	12	<b>Merge Disable for non-128B Compressible Writes</b>	
		Default Value:	0
		Access:	R/W
		Format:	Disable
		_Custom_GTIReset:	DEV
By default, if compression partial write merging support is enabled, all compressible writes can serve as mergeable parent cycles. If this bit is set, L3 will limit merging for compressible surfaces to only apply when receiving a 128B write (marked as such by the client).			
11	<b>Force Uncacheable Big Hammer</b>		
	Access:	R/W	
	<b>Value</b>	<b>Name</b>	
	<b>Description</b>		
0	[Default]	All the POR rules for Cacheable vs Uncacheable are applied	
1		<ul style="list-style-type: none"> <li>All the POR rules for C/UC will be overridden and every L3 cycle is made as L3 Uncacheable.</li> <li>Note: This does not apply for URB related transactions.</li> </ul>	
10:8	<b>LTCD TAG ROINV FSM WAIT TIME</b>		
	Access:	R/W	
Used to derive the number of clocks for which the ROINV FSM will wait, in a WAIT state, prior to invalidating the state arrays. Valid values start from 4 to account for time it takes ltcc to receive roinv in progress and stall its pipeline towards LTCD-TAGUNIT, to ensure that any functional cycles that sneaks in TAG for those clocks are serviced gracefully.			

SCRATCH3 - SCRATCH3 Register		
	Value	Name
	4	default <b>[Default]</b>
	[4,7]	range
7:4	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
3:0	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ

## Second Level Batch Buffer Head Pointer Preemption Register

<b>SBB_PREEMPT_ADDR - Second Level Batch Buffer Head Pointer Preemption Register</b>	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	0213Ch-0213Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_RCSUNIT_CTX
Address:	2213Ch-2213Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_BCSUNIT_CTX
Address:	1C013Ch-1C013Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT0_CTX
Address:	1C413Ch-1C413Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT1_CTX
Address:	1C813Ch-1C813Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VECSUNIT0_CTX
Address:	1D013Ch-1D013Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT2_CTX
Address:	1D413Ch-1D413Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT3_CTX
Address:	1D813Ch-1D813Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VECSUNIT1_CTX
Address:	1E013Ch-1E013Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT4_CTX
Address:	1E413Ch-1E413Fh

## SBB\_PREEMPT\_ADDR - Second Level Batch Buffer Head Pointer Preemption Register

Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT5_CTX
Address:	1E813Ch-1E813Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VECSUNIT2_CTX
Address:	1F013Ch-1F013Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT6_CTX
Address:	1F413Ch-1F413Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT7_CTX
Address:	1F813Ch-1F813Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VECSUNIT3_CTX
Address:	1A13Ch-1A13Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_CCSUNIT0_CTX
Address:	1C13Ch-1C13Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_CCSUNIT1_CTX
Address:	1E13Ch-1E13Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_CCSUNIT2_CTX
Address:	2613Ch-2613Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_CCSUNIT3_CTX
Description	
<p>This register gets updated with the DWord-aligned graphics memory address of the PREEMPTABLE command in the second level batch buffer on which preemption has occurred.</p> <p>This register value should be looked at only when the preemption has occurred in the second level batch buffer. This is indicated by "Ring/Batch Indicator" in "RING_BUFFER_HEAD_PREEMPT_REG". This register value retains its previous value and doesn't change when the preemption occurs on a preemptable command in ring buffer or in batch buffer.</p> <p>Preemption is triggered by valid UHPTR in ring buffer mode of scheduling and by a pending execlist in Exec-List mode of scheduling.</p> <p>This is a global register and context save/restored as part of power context image.</p>	

## SBB\_PREEMPT\_ADDR - Second Level Batch Buffer Head Pointer Preemption Register

Refer to **Preemption > ExeCList Scheduling** for a list of preemptible commands.

### Programming Notes

**Programming Restriction:** This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description				
0	31:2	<p><b>Second Level Batch Buffer Head Pointer</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]</td> </tr> </table> <p>This field specifies the DWord-aligned Graphics Memory Address of the PREEMPTABLE command in a batch buffer where the Preemption has occurred.</p>	Access:	RO	Format:	GraphicsAddress[31:2]
Access:	RO					
Format:	GraphicsAddress[31:2]					
	1:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					



## Second Level Batch Buffer Head Pointer Register

<b>SBB_ADDR - Second Level Batch Buffer Head Pointer Register</b>	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02114h-02117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_RCSUNIT_CTX
Address:	22114h-22117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_BCSUNIT_CTX
Address:	1C0114h-1C0117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT0_CTX
Address:	1C4114h-1C4117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT1_CTX
Address:	1C8114h-1C8117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VECSUNIT0_CTX
Address:	1D0114h-1D0117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT2_CTX
Address:	1D4114h-1D4117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT3_CTX
Address:	1D8114h-1D8117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VECSUNIT1_CTX
Address:	1E0114h-1E0117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT4_CTX
Address:	1E4114h-1E4117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT5_CTX



## SBB\_ADDR - Second Level Batch Buffer Head Pointer Register

Address:	1E8114h-1E8117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VECSUNIT2_CTX
Address:	1F0114h-1F0117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT6_CTX
Address:	1F4114h-1F4117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT7_CTX
Address:	1F8114h-1F8117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VECSUNIT3_CTX
Address:	1A114h-1A117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_CCSUNIT0_CTX
Address:	1C114h-1C117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_CCSUNIT1_CTX
Address:	1E114h-1E117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_CCSUNIT2_CTX
Address:	26114h-26117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_CCSUNIT3_CTX

This register contains the current DWord Graphics Memory Address of the last-initiated batch buffer.

### Programming Notes

This register should NEVER be programmed by driver, this is for HW internal use only. This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI\_BATCH\_BUFFER\_START command when initiating a batch buffer. This register is saved and restored with context.

DWord	Bit	Description				
0	31:2	<p><b>Second Level Batch Buffer Head Pointer</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]</td> </tr> </table> <p>This field specifies the DWord-aligned Graphics Memory Address where the last initiated Second Level Batch Buffer is currently fetching commands. This field is meaningful only when Valid field is set to "1".</p>	Access:	RO	Format:	GraphicsAddress[31:2]
Access:	RO					
Format:	GraphicsAddress[31:2]					

## SBB\_ADDR - Second Level Batch Buffer Head Pointer Register

1	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
0	<b>Valid</b>	
	Access:	RO
	Format:	U1
	<b>Value</b>	<b>Name</b>
		<b>Description</b>
	0h	Invalid <b>[Default]</b>
	1h	Valid
		Second Level Batch buffer Invalid
		Second Batch buffer Valid.

## Second Level Batch Buffer State Register

<b>SBB_STATE - Second Level Batch Buffer State Register</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02118h-0211Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_RCSUNIT_CTX
Address:	22118h-2211Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_BCSUNIT_CTX
Address:	1C0118h-1C011Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VCSUNIT0_CTX
Address:	1C4118h-1C411Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VCSUNIT1_CTX
Address:	1C8118h-1C811Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VECSUNIT0_CTX
Address:	1D0118h-1D011Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VCSUNIT2_CTX
Address:	1D4118h-1D411Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VCSUNIT3_CTX
Address:	1D8118h-1D811Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VECSUNIT1_CTX
Address:	1E0118h-1E011Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VCSUNIT4_CTX
Address:	1E4118h-1E411Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VCSUNIT5_CTX



## SBB\_STATE - Second Level Batch Buffer State Register

Address:	1E8118h-1E811Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VECSUNIT2_CTX
Address:	1F0118h-1F011Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VCSUNIT6_CTX
Address:	1F4118h-1F411Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VCSUNIT7_CTX
Address:	1F8118h-1F811Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VECSUNIT3_CTX
Address:	1A118h-1A11Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_CCSUNIT0_CTX
Address:	1C118h-1C11Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_CCSUNIT1_CTX
Address:	1E118h-1E11Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_CCSUNIT2_CTX
Address:	26118h-2611Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_CCSUNIT3_CTX

This register contains the attributes of the second level batch buffer initiated from the batch Buffer.

This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI\_BATCH\_BUFFER\_START command when initiating a batch buffer. This register is saved and restored with context.

DWord	Bit	Description
0	31:10	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	9:8	<b>Reserved</b>
Access: RO		
		Format: MBZ

## SBB\_STATE - Second Level Batch Buffer State Register

7:6	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
5	<b>Address Space Indicator</b>	
	Access:	R/W
	<p>Note: This field reflects the effective address space indicator security level and may not be the same as the Address Space Indicator written using MI_BATCH_BUFFER_START.</p>	
	<b>Value</b>	<b>Name</b>
		<b>Description</b>
	0h	GGTT <b>[Default]</b> This second level batch buffer is located in GGTT memory and is privileged
	1h	PPGTT This second level batch buffer is located in PPGTT memory and is non-privileged.
4	<b>Reserved</b>	
	Access:	R/W
3:0	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ



## Second Level Batch Buffer Upper Head Pointer Preemption Register

<b>SBB_PREEMPT_ADDR_UDW - Second Level Batch Buffer Upper Head Pointer Preemption Register</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02138h-0213Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_RCSUNIT_CTX
Address:	22138h-2213Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_BCSUNIT_CTX
Address:	1C0138h-1C013Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT0_CTX
Address:	1C4138h-1C413Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT1_CTX
Address:	1C8138h-1C813Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VECSUNIT0_CTX
Address:	1D0138h-1D013Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT2_CTX
Address:	1D4138h-1D413Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT3_CTX
Address:	1D8138h-1D813Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VECSUNIT1_CTX
Address:	1E0138h-1E013Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT4_CTX
Address:	1E4138h-1E413Bh

## SBB\_PREEMPT\_ADDR\_UDW - Second Level Batch Buffer Upper Head Pointer Preemption Register

Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT5_CTX
Address:	1E8138h-1E813Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VECSUNIT2_CTX
Address:	1F0138h-1F013Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT6_CTX
Address:	1F4138h-1F413Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT7_CTX
Address:	1F8138h-1F813Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VECSUNIT3_CTX
Address:	1A138h-1A13Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_CCSUNIT0_CTX
Address:	1C138h-1C13Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_CCSUNIT1_CTX
Address:	1E138h-1E13Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_CCSUNIT2_CTX
Address:	26138h-2613Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_CCSUNIT3_CTX

Upper 32 bits of the 4GB aligned base address within the host's 64-bit virtual address space of the last preempted second level batch buffer. This register follows the same rules as the SBB\_PREEMPT\_ADDR register.

### Programming Notes

**Programming Restriction:** This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description		
0	31:25	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">RO</td> </tr> </table>	Access:	RO
Access:	RO			



## SBB\_PREEMPT\_ADDR\_UDW - Second Level Batch Buffer Upper Head Pointer Preemption Register

		Format:	MBZ
24:16	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
15:0	<b>Second Level Batch Buffer Head Pointer Upper DWORD</b>		
	Access:	R/W	
	Format:	GraphicsAddress[47:32]	



## Second Level Batch Buffer Upper Head Pointer Register

<b>SBB_ADDR_UDW - Second Level Batch Buffer Upper Head Pointer Register</b>	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	0211Ch-0211Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_RCSUNIT_CTX
Address:	2211Ch-2211Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_BCSUNIT_CTX
Address:	1C011Ch-1C011Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT0_CTX
Address:	1C411Ch-1C411Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT1_CTX
Address:	1C811Ch-1C811Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VECSUNIT0_CTX
Address:	1D011Ch-1D011Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT2_CTX
Address:	1D411Ch-1D411Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT3_CTX
Address:	1D811Ch-1D811Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VECSUNIT1_CTX
Address:	1E011Ch-1E011Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT4_CTX
Address:	1E411Ch-1E411Fh



## SBB\_ADDR\_UDW - Second Level Batch Buffer Upper Head Pointer Register

Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT5_CTX
Address:	1E811Ch-1E811Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VECSUNIT2_CTX
Address:	1F011Ch-1F011Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT6_CTX
Address:	1F411Ch-1F411Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT7_CTX
Address:	1F811Ch-1F811Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VECSUNIT3_CTX
Address:	1A11Ch-1A11Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_CCSUNIT0_CTX
Address:	1C11Ch-1C11Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_CCSUNIT1_CTX
Address:	1E11Ch-1E11Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_CCSUNIT2_CTX
Address:	2611Ch-2611Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_CCSUNIT3_CTX

Upper 32 bits of the 4GB aligned base address within the host's 64-bit virtual address space, where the last initiated Batch Buffer is currently fetching commands. If no batch buffer is currently active, the Valid bit in BB\_ADDR will be 0 and this field is meaningless.

### Programming Notes

This register should NEVER be programmed by driver. This is for HW internal use only.

DWord	Bit	Description
0	31:25	<b>Reserved</b> <div style="border: 1px solid black; padding: 2px; display: flex; justify-content: space-between;"> <span>Access:</span> <span>RO</span> </div>

## SBB\_ADDR\_UDW - Second Level Batch Buffer Upper Head Pointer Register

		Format:	MBZ	
	24:16	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	15:0	<b>Batch Buffer Head Pointer Upper DWORD</b>		
		Access:	RO	
		Format:	GraphicsAddress[47:32]	



## SEL\_FETCH\_PLANE\_CTL

SEL_FETCH_PLANE_CTL	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferArmedBy:	Write to PLANE_SURF or plane not enabled
_Custom_Display_DoubleBufferUpdatePoint:	Start of vertical blank or pipe not enabled; after armed
Address:	70890h-70893h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_1_A
Reset:	soft
Address:	708B0h-708B3h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_2_A
Reset:	soft
Address:	708D0h-708D3h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_3_A
Reset:	soft
Address:	708F0h-708F3h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_4_A
Reset:	soft
Address:	70920h-70923h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_5_A
Reset:	soft
Address:	71890h-71893h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_1_B
Reset:	soft
Address:	718B0h-718B3h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_2_B
Reset:	soft
Address:	718D0h-718D3h

<b>SEL_FETCH_PLANE_CTL</b>	
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_3_B
Reset:	soft
Address:	718F0h-718F3h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_4_B
Reset:	soft
Address:	71920h-71923h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_5_B
Reset:	soft
Address:	72890h-72893h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_1_C
Reset:	soft
Address:	728B0h-728B3h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_2_C
Reset:	soft
Address:	728D0h-728D3h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_3_C
Reset:	soft
Address:	728F0h-728F3h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_4_C
Reset:	soft
Address:	72920h-72923h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_5_C
Reset:	soft
Address:	73890h-73893h
Name:	Selective Fetch Plane Control
ShortName:	SEL_FETCH_PLANE_CTL_1_D
Reset:	soft
Address:	738B0h-738B3h



<b>SEL_FETCH_PLANE_CTL</b>			
Name:	Selective Fetch Plane Control		
ShortName:	SEL_FETCH_PLANE_CTL_2_D		
Reset:	soft		
Address:	738D0h-738D3h		
Name:	Selective Fetch Plane Control		
ShortName:	SEL_FETCH_PLANE_CTL_3_D		
Reset:	soft		
Address:	738F0h-738F3h		
Name:	Selective Fetch Plane Control		
ShortName:	SEL_FETCH_PLANE_CTL_4_D		
Reset:	soft		
Address:	73920h-73923h		
Name:	Selective Fetch Plane Control		
ShortName:	SEL_FETCH_PLANE_CTL_5_D		
Reset:	soft		
<b>Restriction</b>			
Refer to 'Plane Capability and Interoperability' page for plane capabilities and restrictions.			
DWord	Bit	Description	
0	31	<b>Selective Fetch Plane Enable</b>	
		Access: Double Buffered	
		When this bit is set, Plane is enabled for selective fetch update.	
		<b>Value</b>	<b>Name</b>
	0b	Disable	
1b	Enable		
30:0		<b>Spares</b>	
		Access: Double Buffered	

## Semaphore Interrupt Register

<b>GUC_SEM_INTR - Semaphore Interrupt Register</b>								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Bits are set based on the Semaphore Token number sent by Command streamer Read and cleared by the MinIA uKernel or host CPU.								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<b>Semaphore Token ID</b> <table border="1"> <tr> <td>Default Value:</td> <td>0000h</td> </tr> <tr> <td>Access:</td> <td>R/WC</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Default Value:	0000h	Access:	R/WC	_Custom_GTIRreset:	BUS
Default Value:	0000h							
Access:	R/WC							
_Custom_GTIRreset:	BUS							



## Semaphore Polling Interval on Wait

<b>SEMA_WAIT_POLL - Semaphore Polling Interval on Wait</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	0224Ch-0224Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_RCSUNIT
Address:	2224Ch-2224Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_BCSUNIT
Address:	1C024Ch-1C024Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT0
Address:	1C424Ch-1C424Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT1
Address:	1C824Ch-1C824Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VECSUNIT0
Address:	1D024Ch-1D024Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT2
Address:	1D424Ch-1D424Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT3
Address:	1D824Ch-1D824Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VECSUNIT1
Address:	1E024Ch-1E024Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT4
Address:	1E424Ch-1E424Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT5



## SEMA\_WAIT\_POLL - Semaphore Polling Interval on Wait

Address:	1E824Ch-1E824Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VECSUNIT2
Address:	1F024Ch-1F024Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT6
Address:	1F424Ch-1F424Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT7
Address:	1F824Ch-1F824Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VECSUNIT3
Address:	1A24Ch-1A24Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_CCSUNIT0
Address:	1C24Ch-1C24Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_CCSUNIT1
Address:	1E24Ch-1E24Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_CCSUNIT2
Address:	2624Ch-2624Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_CCSUNIT3

The SEMA\_WAIT\_POLL register contains Poll Interval field which specifies the minimum number of microseconds allowed for command streamer to wait before re-fetching the data from the address mentioned in the MI\_SEMAPHORE\_WAIT command on WAIT Mode set to POLL until the condition is satisfied while the context is not switched out. When a value of 0 is written the poll interval will be equal to the memory latency of the read completion.

DWord	Bit	Description			
0	31:21	<b>Reserved</b>			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
20:0	<b>Poll Interval</b>				
	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td colspan="2">Minimum number of micro-seconds allowed</td> </tr> </table>	Access:	R/W	Minimum number of micro-seconds allowed	
Access:	R/W				
Minimum number of micro-seconds allowed					



## Semaphore Signal Port

<b>SEMAPHORE_SIGNAL_PORT - Semaphore Signal Port</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02020h-02023h
Name:	SEMAPHORE_SIGNAL_PORT
ShortName:	SEMAPHORE_SIGNAL_PORT_RCSUNIT
Address:	22020h-22023h
Name:	SEMAPHORE_SIGNAL_PORT
ShortName:	SEMAPHORE_SIGNAL_PORT_BCSUNIT
Address:	1C0020h-1C0023h
Name:	SEMAPHORE_SIGNAL_PORT
ShortName:	SEMAPHORE_SIGNAL_PORT_VCSUNIT0
Address:	1C4020h-1C4023h
Name:	SEMAPHORE_SIGNAL_PORT
ShortName:	SEMAPHORE_SIGNAL_PORT_VCSUNIT1
Address:	1C8020h-1C8023h
Name:	SEMAPHORE_SIGNAL_PORT
ShortName:	SEMAPHORE_SIGNAL_PORT_VECSUNIT0
Address:	1D0020h-1D0023h
Name:	SEMAPHORE_SIGNAL_PORT
ShortName:	SEMAPHORE_SIGNAL_PORT_VCSUNIT2
Address:	1D4020h-1D4023h
Name:	SEMAPHORE_SIGNAL_PORT
ShortName:	SEMAPHORE_SIGNAL_PORT_VCSUNIT3
Address:	1D8020h-1D8023h
Name:	SEMAPHORE_SIGNAL_PORT
ShortName:	SEMAPHORE_SIGNAL_PORT_VECSUNIT1
Address:	1E0020h-1E0023h
Name:	SEMAPHORE_SIGNAL_PORT
ShortName:	SEMAPHORE_SIGNAL_PORT_VCSUNIT4
Address:	1E4020h-1E4023h
Name:	SEMAPHORE_SIGNAL_PORT
ShortName:	SEMAPHORE_SIGNAL_PORT_VCSUNIT5

<b>SEMAPHORE_SIGNAL_PORT - Semaphore Signal Port</b>						
Address:	1E8020h-1E8023h					
Name:	SEMAPHORE_SIGNAL_PORT					
ShortName:	SEMAPHORE_SIGNAL_PORT_VECSUNIT2					
Address:	1F0020h-1F0023h					
Name:	SEMAPHORE_SIGNAL_PORT					
ShortName:	SEMAPHORE_SIGNAL_PORT_VCSUNIT6					
Address:	1F4020h-1F4023h					
Name:	SEMAPHORE_SIGNAL_PORT					
ShortName:	SEMAPHORE_SIGNAL_PORT_VCSUNIT7					
Address:	1F8020h-1F8023h					
Name:	SEMAPHORE_SIGNAL_PORT					
ShortName:	SEMAPHORE_SIGNAL_PORT_VECSUNIT3					
Address:	1A020h-1A023h					
Name:	SEMAPHORE_SIGNAL_PORT					
ShortName:	SEMAPHORE_SIGNAL_PORT_CCSUNIT0					
Address:	1C020h-1C023h					
Name:	SEMAPHORE_SIGNAL_PORT					
ShortName:	SEMAPHORE_SIGNAL_PORT_CCSUNIT1					
Address:	1E020h-1E023h					
Name:	SEMAPHORE_SIGNAL_PORT					
ShortName:	SEMAPHORE_SIGNAL_PORT_CCSUNIT2					
Address:	26020h-26023h					
Name:	SEMAPHORE_SIGNAL_PORT					
ShortName:	SEMAPHORE_SIGNAL_PORT_CCSUNIT3					
<p>Each engine implements SEMAPHORE_SIGNAL_PORT register for receiving semaphore signal from the scheduler (SW or FW). A write to the SEMAPHORE_SIGNAL_PORT with data as 0xFFFF_FFFF is decoded as semaphore signal by an engine. An engine waiting on un-successful MI_SEMAPHORE_WAIT (signal mode) command will reacquire the semaphore data from memory and re-evaluate the semaphore comparison on receiving the semaphore signal. SEMAPHORE_SIGNAL_PORT register is privileged. Writing to the SEMAPHORE_SIGNAL_PORT of an idle engine (no context) does not trigger any action in HW and is of no use.</p>						
DWord	Bit	Description				
0	31:0	<b>Semaphore Signal Value</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table>	Access:	R/W	Format:	U32
Access:	R/W					
Format:	U32					



## Semaphore Token

<b>SEMAPHORE_TOKEN - Semaphore Token</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	022B4h-022B7h
Name:	SEMAPHORE_TOKEN
ShortName:	SEMAPHORE_TOKEN_RCSUNIT_CTX
Address:	222B4h-222B7h
Name:	SEMAPHORE_TOKEN
ShortName:	SEMAPHORE_TOKEN_BCSUNIT_CTX
Address:	1C02B4h-1C02B7h
Name:	SEMAPHORE_TOKEN
ShortName:	SEMAPHORE_TOKEN_VCSUNIT0_CTX
Address:	1C42B4h-1C42B7h
Name:	SEMAPHORE_TOKEN
ShortName:	SEMAPHORE_TOKEN_VCSUNIT1_CTX
Address:	1C82B4h-1C82B7h
Name:	SEMAPHORE_TOKEN
ShortName:	SEMAPHORE_TOKEN_VECSUNIT0_CTX
Address:	1D02B4h-1D02B7h
Name:	SEMAPHORE_TOKEN
ShortName:	SEMAPHORE_TOKEN_VCSUNIT2_CTX
Address:	1D42B4h-1D42B7h
Name:	SEMAPHORE_TOKEN
ShortName:	SEMAPHORE_TOKEN_VCSUNIT3_CTX
Address:	1D82B4h-1D82B7h
Name:	SEMAPHORE_TOKEN
ShortName:	SEMAPHORE_TOKEN_VECSUNIT1_CTX
Address:	1E02B4h-1E02B7h
Name:	SEMAPHORE_TOKEN
ShortName:	SEMAPHORE_TOKEN_VCSUNIT4_CTX
Address:	1E42B4h-1E42B7h
Name:	SEMAPHORE_TOKEN
ShortName:	SEMAPHORE_TOKEN_VCSUNIT5_CTX

<b>SEMAPHORE_TOKEN - Semaphore Token</b>					
Address:	1E82B4h-1E82B7h				
Name:	SEMAPHORE_TOKEN				
ShortName:	SEMAPHORE_TOKEN_VECSUNIT2_CTX				
Address:	1F02B4h-1F02B7h				
Name:	SEMAPHORE_TOKEN				
ShortName:	SEMAPHORE_TOKEN_VCSUNIT6_CTX				
Address:	1F42B4h-1F42B7h				
Name:	SEMAPHORE_TOKEN				
ShortName:	SEMAPHORE_TOKEN_VCSUNIT7_CTX				
Address:	1F82B4h-1F82B7h				
Name:	SEMAPHORE_TOKEN				
ShortName:	SEMAPHORE_TOKEN_VECSUNIT3_CTX				
Address:	1A2B4h-1A2B7h				
Name:	SEMAPHORE_TOKEN				
ShortName:	SEMAPHORE_TOKEN_CCSUNIT0_CTX				
Address:	1C2B4h-1C2B7h				
Name:	SEMAPHORE_TOKEN				
ShortName:	SEMAPHORE_TOKEN_CCSUNIT1_CTX				
Address:	1E2B4h-1E2B7h				
Name:	SEMAPHORE_TOKEN				
ShortName:	SEMAPHORE_TOKEN_CCSUNIT2_CTX				
Address:	262B4h-262B7h				
Name:	SEMAPHORE_TOKEN				
ShortName:	SEMAPHORE_TOKEN_CCSUNIT3_CTX				
<p>This register holds the Producer Token Number programmed by the SW. Producer Token Number is reported to the GUC by an engine on executing MI_SEMAPHORE_SIGNAL command. SEMAPHORE_TOKEN register is privileged, and context save/restored.</p>					
DWord	Bit	Description			
0	31:27	<p><b>Semaphore Register ID</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>This field specifies the GuC Semaphore register (Reg 0- 7) to which the update should be directed.</p>	Access:	R/W	
	Access:	R/W			
26:5	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>Format:</td> <td>PBC</td> </tr> </table>	Access:	R/W	Format:	PBC
Access:	R/W				
Format:	PBC				

<b>SEMAPHORE_TOKEN - Semaphore Token</b>			
	4:0	<b>Producer Token Number</b>	
		Access:	R/W
		Format:	U5
		<b>Description</b>	
		This field specifies the bit (31-0) that should be set in the register specified by SEMAPHORE_REG_ID field.	

## SG AddrRangeforTile0

SG_TILE0_ADDR_RANGE - SG AddrRangeforTile0			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIReset:	BUS		
Address:	1083A0h		
<p>The register below captures how this register will be interpreted. This register itself is simply a R/W register with SAI protection.</p> <p>Definitions of the bits themselves (ie. Lock bit) has no direct impact on this register.</p> <p>Base and Range of Local memory TILE 0.</p> <p>Base and Range is in GBs.</p> <p>In the single Tilemode, Tile0 ADDR_RANGE registers must be valid and Tile 1/2/3 ADDR_RANGE registers must be invalid.</p> <p>In the two Tilemode, only TILE0 and TILE1 registers must be programmed to be valid and TILE2 and TILE3 registers must be invalid.</p> <p>In the four Tile ATS mode, all four TILE registers must be programmed to be valid.</p>			
DWord	Bit	Description	
0	31	<b>Local Memory Addr Range Lock</b>	
		Default Value:	0b
		Access:	R/W
	30:15	<b>SPARE</b>	
		Default Value:	0b
		Access:	R/W
	14:8	<b>Local Memory Addr Range</b>	
		Default Value:	00b
		Access:	R/W
		Local Memory range (size) in GBs. Local Memory size of 0 - 127GB is supported at 1GB granularity.	
	7:1	<b>Local Memory Addr Base</b>	
		Default Value:	0000000b
		Access:	R/W
		Local Memory Base address in GBs. Base Address of 0 - 127GB is supported at 1GB granularity.	
	0	<b>Valid</b>	
		Default Value:	0
Access:		R/W	
Local Memory Base Address and Range is valid. Range is expected to be non-zero when valid.			



## SG AddrRangeforTile1

<b>SG_TILE1_ADDR_RANGE - SG AddrRangeforTile1</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIReset:	BUS		
Address:	1083A4h		
<p>The register below captures how this register will be interpreted. This register itself is simply a R/W register with SAI protection.</p> <p>Definitions of the bits themselves (i.e.. Lock bit) has no direct impact on this register.</p> <p>Base and Range of Local memory TILE1.</p> <p>Base and Range is in GBs.</p> <p>In the single Tilemode, Tile0 ADDR_RANGE registers must be valid and Tile 1/2/3 ADDR_RANGE registers must be invalid.</p> <p>In the two Tilemode, only TILE0 and TILE1 registers must be programmed to be valid and TILE2 and TILE3 registers must be invalid.</p> <p>In the four Tile ATS mode, all four TILE registers must be programmed to be valid.</p>			
DWord	Bit	Description	
0	31	<b>Local Memory Addr Range Lock</b>	
		Default Value:	0b
		Access:	R/W
	30:15	<b>SPARE</b>	
		Default Value:	0b
		Access:	R/W
	14:8	<b>Local Memory Addr Range</b>	
		Default Value:	00b
		Access:	R/W
	Local Memory range (size) in GBs. Local Memory size of 0 - 127GB is supported at 1GB granularity.		
	7:1	<b>Local Memory Addr Base</b>	
		Default Value:	0000000b
		Access:	R/W
	Local Memory Base address in GBs. Base Address of 0 - 127GB is supported at 1GB granularity.		
	0	<b>Valid</b>	
		Default Value:	0
Access:		R/W	
Local Memory Base Address and Range is valid. Range is expected to be non-zero when valid.			



## SG AddrRangeforTile2

SG_TILE2_ADDR_RANGE - SG AddrRangeforTile2			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIReset:	BUS		
Address:	1083A8h		
<p>The register below captures how this register will be interpreted. This register itself is simply a R/W register with SAI protection.</p> <p>Definitions of the bits themselves (i.e.. Lock bit) has no direct impact on this register.</p> <p>Base and Range of Local memory TILE2</p> <p>Base and Range is in GBs.</p> <p>In the single Tilemode, Tile0 ADDR_RANGE registers must be valid and Tile 1/2/3 ADDR_RANGE registers must be invalid.</p> <p>In the two Tilemode, only TILE0 and TILE1 registers must be programmed to be valid and TILE2 and TILE3 registers must be invalid.</p> <p>In the four Tile ATS mode, all four TILE registers must be programmed to be valid.</p>			
DWord	Bit	Description	
0	31	<b>Local Memory Addr Range Lock</b>	
		Default Value:	0b
		Access:	R/W
	30:15	<b>SPARE</b>	
		Default Value:	0b
		Access:	R/W
	14:8	<b>Local Memory Addr Range</b>	
		Default Value:	00b
		Access:	R/W
		Local Memory range (size) in GBs. Local Memory size of 0 - 127GB is supported at 1GB granularity.	
	7:1	<b>Local Memory Addr Base</b>	
		Default Value:	0000000b
		Access:	R/W
		Local Memory Base address in GBs. Base Address of 0 - 127GB is supported at 1GB granularity.	
	0	<b>Valid</b>	
		Default Value:	0
Access:		R/W	
Local Memory Base Address and Range is valid. Range is expected to be non-zero when valid.			



## SG AddrRangeforTile3

<b>SG_TILE3_ADDR_RANGE - SG AddrRangeforTile3</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIReset:	BUS		
Address:	1083ACh		
<p>The register below captures how this register will be interpreted. This register itself is simply a R/W register with SAI protection.</p> <p>Definitions of the bits themselves (ie. Lock bit) has no direct impact on this register.</p> <p>Base and Range of Local memory TILE3</p> <p>Base and Range is in GBs.</p> <p>In the single Tilemode, Tile0 ADDR_RANGE registers must be valid and Tile 1/2/3 ADDR_RANGE registers must be invalid.</p> <p>In the two Tilemode, only TILE0 and TILE1 registers must be programmed to be valid and TILE2 and TILE3 registers must be invalid.</p> <p>In the four Tile ATS mode, all four TILE registers must be programmed to be valid.</p>			
DWord	Bit	Description	
0	31	<b>Local Memory Addr Range Lock</b>	
		Default Value:	0b
		Access:	R/W
	30:15	<b>SPARE</b>	
		Default Value:	0b
		Access:	R/W
	14:8	<b>Local Memory Addr Range</b>	
		Default Value:	00b
		Access:	R/W
	Local Memory range (size) in GBs. Local Memory size of 0 - 127GB is supported at 1GB granularity.		
	7:1	<b>Local Memory Addr Base</b>	
		Default Value:	0000000b
		Access:	R/W
	Local Memory Base address in GBs. Base Address of 0 - 127GB is supported at 1GB granularity.		
	0	<b>Valid</b>	
		Default Value:	0
Access:		R/W	
Local Memory Base Address and Range is valid. Range is expected to be non-zero when valid.			

## SGunit Internal Interrupt Port

GT_TO_SGUNIT_INTR_PORT - SGunit Internal Interrupt Port			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	190000h		
Gunit internal interrupt port that is used by engines to communicate interrupts			
DWord	Bit	Description	
0	31:30	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	29:27	<b>Virtual Function Number</b>	
		Default Value:	000b
		Access:	R/W
		_Custom_GTIReset:	BUS
	VF Number		
	26	<b>Reserved</b>	
		Access:	RO
Format:		MBZ	
25:20	<b>Engine Instance ID</b>		
	Default Value:	000000b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Engine Instance ID format is defined in structure "Engine ID Definition"			
19	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
18:16	<b>Engine Class ID</b>		
	Default Value:	000b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Engine class ID format is defined in structure "Engine ID Definition"			



## GT\_TO\_SGUNIT\_INTR\_PORT - SGunit Internal Interrupt Port

15:0	<b>Engine Interrupt</b>	
	Default Value:	0000h
	Access:	R/W
	_Custom_GTIRreset:	BUS
Format is specific to the engine that is sending the interrupt. Format is defined in structure Engine Interrupt Vector (where engine is Blitter/G-Unit/GTPM/GuC/Render Engine/Video Decoder/VideoEnhancement).		

## SGunit Posted Queue Head

SGUNIT_PQUEUE_HEAD - SGunit Posted Queue Head			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIReset:	BUS		
CrashLogSaved:	true		
CrashLogVisibility:	cspec		
Address:	00FF4h		
DWord	Bit	Description	
0	31:5	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	4:0	<b>SGunit Posted Queue Head Pointer</b>	
		Default Value:	00000b
		Access:	R/W
		Head pointer for SGunit 16 deep posted port FIFO. Incremented by MGSR on posted write to SGunit.	



## SGunit Posted Queue Tail

SGUNIT_PQUEUE_TAIL - SGunit Posted Queue Tail			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIReset:	BUS		
CrashLogSaved:	true		
CrashLogVisibility:	cspec		
Address:	00FF0h		
DWord	Bit	Description	
0	31:5	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	4:0	<b>SGunit Posted Queue Tail Pointer</b>	
		Default Value:	10000b
		Access:	R/W
Tail pointer for SGunit 16 deep posted port FIFO.			

## SHOTPLUG\_CTL\_DDI

SHOTPLUG_CTL_DDI			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	C4030h-C4033h		
Name:	South Hot Plug Control for DDI		
ShortName:	SHOTPLUG_CTL_DDI		
Reset:	soft		
<p>The status fields indicate the hot plug detect status on each DDI combo PHY port. When HPD is enabled and either a long or short pulse is detected for a port, one of the status bits will set and the hotplug IIR will be set (if unmasked in the IMR). The status bits are sticky bits, cleared by writing 1s to the bits.</p> <p>Each HPD pin can be configured as an input or output. The HPD status function will only work when the pin is configured as an input. The HPD Output Data function will only work when the HPD pin is configured as an output.</p> <p>The short pulse duration is programmed in SHPD_PULSE_CNT.</p>			
DWord	Bit	Description	
0	31:16	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	15	<b>DDID HPD Enable</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		0b	Disable
	1b	Enable	
	14	<b>DDID HPD Output Data</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		0b	Drive 0
	1b	Drive 1	
	13:12	<b>DDID HPD Status</b>	
		Access:	R/WC
<b>Value</b>		<b>Name</b>	
00b	Hot plug event not detected		

## SHOTPLUG\_CTL\_DDI

		01b	Short pulse detected
		10b	Long pulse detected
		11b	Short and long pulses detected
	11	<b>DDIC HPD Enable</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		0b	Disable
		1b	Enable
	10	<b>DDIC HPD Output Data</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		0b	Drive 0
		1b	Drive 1
	9:8	<b>DDIC HPD Status</b>	
		Access:	R/WC
		<b>Value</b>	<b>Name</b>
		00b	Hot plug event not detected
		01b	Short pulse detected
		10b	Long pulse detected
		11b	Short and long pulses detected
	7	<b>DDIB HPD Enable</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		0b	Disable
		1b	Enable
	6	<b>DDIB HPD Output Data</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		0b	Drive 0
		1b	Drive 1



<b>SHOTPLUG_CTL_DDI</b>												
	5:4	<b>DDIB HPD Status</b> Access: <span style="float: right;">R/WC</span>										
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Hot plug event not detected</td> </tr> <tr> <td>01b</td> <td>Short pulse detected</td> </tr> <tr> <td>10b</td> <td>Long pulse detected</td> </tr> <tr> <td>11b</td> <td>Short and long pulses detected</td> </tr> </tbody> </table>	Value	Name	00b	Hot plug event not detected	01b	Short pulse detected	10b	Long pulse detected	11b	Short and long pulses detected
		Value	Name									
		00b	Hot plug event not detected									
		01b	Short pulse detected									
		10b	Long pulse detected									
	11b	Short and long pulses detected										
	3	<b>DDIA HPD Enable</b> Access: <span style="float: right;">R/W</span>										
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable				
		Value	Name									
		0b	Disable									
	1b	Enable										
	2	<b>DDIA HPD Output Data</b> Access: <span style="float: right;">R/W</span>										
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Drive 0</td> </tr> <tr> <td>1b</td> <td>Drive 1</td> </tr> </tbody> </table>	Value	Name	0b	Drive 0	1b	Drive 1				
		Value	Name									
	0b	Drive 0										
1b	Drive 1											
1:0	<b>DDIA HPD Status</b> Access: <span style="float: right;">R/WC</span>											
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Hot plug event not detected</td> </tr> <tr> <td>01b</td> <td>Short pulse detected</td> </tr> <tr> <td>10b</td> <td>Long pulse detected</td> </tr> <tr> <td>11b</td> <td>Short and long pulses detected</td> </tr> </tbody> </table>	Value	Name	00b	Hot plug event not detected	01b	Short pulse detected	10b	Long pulse detected	11b	Short and long pulses detected	
	Value	Name										
	00b	Hot plug event not detected										
	01b	Short pulse detected										
	10b	Long pulse detected										
11b	Short and long pulses detected											



## SHOTPLUG\_CTL\_TC

SHOTPLUG_CTL_TC			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	C4034h-C4037h		
Name:	South Hot Plug Control for TypeC		
ShortName:	SHOTPLUG_CTL_TC		
Reset:	soft		
<p>The status fields indicate the hot plug detect status on each type C port when using non-type C connectors (legacy or static configuration). When HPD is enabled and either a long or short pulse is detected for a port, one of the status bits will set and the hotplug IIR will be set (if unmasked in the IMR). The status bits are sticky bits, cleared by writing 1s to the bits.</p>			
<p>The short pulse duration is programmed in SHPD_PULSE_CNT.</p>			
DWord	Bit	Description	
0	31:4	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	3	<b>TC1 HPD Enable</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		0b	Disable
		1b	Enable
	2	<b>TC1 HPD Output Data</b>	
		Access:	R/W
		<b>Value</b>	<b>Name</b>
		0b	Drive 0
		1b	Drive 1
	1:0	<b>TC1 HPD Status</b>	
		Access:	R/WC
		<b>Value</b>	<b>Name</b>
00b		Hot plug event not detected	
01b		Short pulse detected	
10b		Long pulse detected	

SHOTPLUG_CTL_TC	
	11b Short and long pulses detected



## SHPD\_FILTER\_CNT

SHPD_FILTER_CNT		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	C4038h-C403Bh	
Name:	South HPD Filter count	
ShortName:	SHPD_FILTER_CNT	
Reset:	global	
This register must be programmed properly before enabling HPD detection.		
DWord	Bit	Description
0	31:17	<b>Reserved</b>
		Access: RO
		Format: MBZ
	16:0	<b>HPD Filter Count</b>
		Default Value: 001F2h 500 microseconds
		Access: R/W
These bits define the duration of the filter for HPD. The value is the number of microseconds minus 2.		

## SHPD\_PULSE\_CNT

<b>SHPD_PULSE_CNT</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	C4050h-C4053h					
Name:	South HPD Pulse Count DDIA					
ShortName:	SHPD_PULSE_CNT_DDIA					
Reset:	global					
Address:	C4054h-C4057h					
Name:	South HPD Pulse Count DDIB					
ShortName:	SHPD_PULSE_CNT_DDIB					
Reset:	global					
Address:	C4058h-C405Bh					
Name:	South HPD Pulse Count DDIC					
ShortName:	SHPD_PULSE_CNT_DDIC					
Reset:	global					
Address:	C405Ch-C405Fh					
Name:	South HPD Pulse Count DDID					
ShortName:	SHPD_PULSE_CNT_DDID					
Reset:	global					
Address:	C4070h-C4073h					
Name:	South HPD Pulse Count TypeC Port1					
ShortName:	SHPD_PULSE_CNT_TC1					
Reset:	global					
This register must be programmed properly before enabling hotplug detection.						
DWord	Bit	Description				
0	31:17	<b>Reserved</b>				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	16:0	<b>ShortPulse Count</b>				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>These bits define the duration of the pulse defined as a short pulse for hotplug detection. The value is the number of microseconds minus 2.</p>	Access:	R/W		
		Access:	R/W			
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>007CEh</td> <td>2,000 microseconds for DisplayPort <b>[Default]</b></td> </tr> <tr> <td>1869Eh</td> <td>100,000 microseconds for HDMI or DVI</td> </tr> </tbody> </table>	Value	Name	007CEh	2,000 microseconds for DisplayPort <b>[Default]</b>
Value	Name					
007CEh	2,000 microseconds for DisplayPort <b>[Default]</b>					
1869Eh	100,000 microseconds for HDMI or DVI					



## Slice 0 BONUS1 Reg

SLOSPCBONUS1 - Slice 0 BONUS1 Reg		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	24194h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO
		Format: MBZ
	7	<b>BONUS1 BIT 7</b>
		Access: R/W
		_Custom_GTIReset: BUS
	SLICE 0 BONUS1 BIT:	
	'0' : Initiate power down sequence ( clk/rst/fwe)	
	'1' : Initiate power up sequence ( clk/rst/fwe)	
	6	<b>BONUS1 BIT 6</b>
		Access: R/W
		_Custom_GTIReset: BUS
	SLICE 0 BONUS1 BIT:	
	'0' : Initiate power down sequence ( clk/rst/fwe)	
	'1' : Initiate power up sequence ( clk/rst/fwe)	
	5	<b>BONUS1 BIT 5</b>
		Access: R/W
		_Custom_GTIReset: BUS
	SLICE 0 BONUS1 BIT:	
	'0' : Initiate power down sequence ( clk/rst/fwe)	
'1' : Initiate power up sequence ( clk/rst/fwe)		
4	<b>BONUS1 BIT 4</b>	
	Access: R/W	
	_Custom_GTIReset: BUS	
SLICE 0 power well request:		
'0' : Initiate Power Down request		
'1' : Initiate Power UP req		

## SL0SPCBONUS1 - Slice 0 BONUS1 Reg

	3	<b>BONUS1 BIT 3</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS1 BIT 2</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
	1	<b>BONUS1 BIT 1</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	0	<b>BONUS1 BIT 0</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		



## Slice 0 BONUS2 Reg

SLOSPCBONUS2 - Slice 0 BONUS2 Reg			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24198h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	7	<b>BONUS2 BIT 7</b>	
		Access:	R/W
6	<b>BONUS2 BIT 6</b>		
	Access:	R/W	
5	<b>BONUS2 BIT 5</b>		
	Access:	R/W	
4	<b>BONUS2 BIT 4</b>		
	Access:	R/W	



## SL0SPCBONUS2 - Slice 0 BONUS2 Reg

	3	<b>BONUS2 BIT 3</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS2 BIT 2</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
	1	<b>BONUS2 BIT 1</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	0	<b>BONUS2 BIT 0</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		



## Slice 0 PGFET control register with lock

SL0SPCPFETCTL - Slice 0 PGFET control register with lock			
Register Space:		MMIO: 0/2/0	
Size (in bits):		32	
Address:		24188h	
DWord	Bit	Description	
0	31	<b>PFET Control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		0 = Bits of Slice 0 PGFETCTL register are R/W 1 = All bits of Slice 0 PGFETCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
		<b>Reserved</b>	
30:24		Access:	RO
		Format:	MBZ
		<b>Reserved</b>	
23		<b>Power Well Status</b>	
		Access:	RO
		_Custom_GTIRreset:	BUS
0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
22		<b>Powergood timer error</b>	
		Access:	RO
		_Custom_GTIRreset:	BUS
0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
21:19		<b>Delay from enabling secondary PFETs to power good.</b>	
		Default Value:	111b
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
Delay from enabling secondary PFETs to power good 3'b000: 40ns 3'b001: 80ns			

## SL0SPCPFETCTL - Slice 0 PGFET control register with lock

	3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns					
18:16	<b>Strobe pulse period</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Time period b/w two adjacent strobes to the primary FETs</p> 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)		Access:	R/W Lock	_Custom_GTIRreset:	BUS
Access:	R/W Lock					
_Custom_GTIRreset:	BUS					
	<b>Value</b>	<b>Name</b>				
	011b	[Default]				
15:0	<b>PFET Ladder Step Sequence</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>PFET Ladder STEP sequence</p> <p>The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.</p> <p>The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]</p> <p>Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal.</p> 15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15. 15'FFF1h: Ladder step goes 0, 4, 5, 6,?15; Steps 1, 2, 3 are skipped. 15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped. 15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.		Access:	R/W Lock	_Custom_GTIRreset:	BUS
Access:	R/W Lock					
_Custom_GTIRreset:	BUS					
	<b>Value</b>	<b>Name</b>				
	1111111111111111b	[Default]				



## Slice 0 Power Context Save request

SLOPGCTXREQ - Slice 0 Power Context Save request		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	24184h	
DWord	Bit	Description
0	31:16	<b>Message Mask</b>
		Access: RO
	_Custom_GTIReset: BUS	
	Message Mask bits for lower 16 bits	
15:10	<b>Reserved</b>	
	Access: RO Format: MBZ	
9	<b>Power context save request</b>	
	Access: R/W Set	
	_Custom_GTIReset: BUS	
Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUUnit self-clears this bit upon sampling.		
8:0	<b>Power Context Save request credit count</b>	
	Access: R/W	
	_Custom_GTIReset: BUS	
QWord Credits for Power Context Save Request Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511 : Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).		

## Slice 0 Power Down FSM control register with lock

<b>SLOSPCPOWERDNFSMCTL - Slice 0 Power Down FSM control register with lock</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24190h		
DWord	Bit	Description	
0	31	<b>power down control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of Slice 0 POWERDNFSMCTL register are R/W 1 = All bits of Slice 0 POWERDNFSMCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:13	<b>Reserved</b>	Access:	RO
		Format:	MBZ
12	<b>Leave firewall disabled</b>	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e., firewall gated domain to ungated domain crossing during power down flows 1 = Leave firewall disabled, i.e., don't firewall the gated domain, but complete logical flow	
11	<b>Leave reset de-asserted</b>	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e assert resets during power down flows 1 = Leave reset de-asserted mode, i.e dont assert reset, but complete logical flow	

## SLOSPCPOWERDNFSMCTL - Slice 0 Power Down FSM control register with lock

10	<b>Leave CLKs ON</b>	
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
	<p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e gate clocks during power down flows</p> <p>1 = Leave CLKs ON mode, i.e dont clock gate, but complete logical flow</p>	
9	<b>Leave FET On</b>	
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
	<p>When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e power off fets during power down flows</p> <p>1 = Leave ON mode, i.e dont power off pfet, but complete logical flow</p>	
8:6	<b>Power Down state 3</b>	
	Default Value:	010b
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
<p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default : Gate Clocks</p>		
5:3	<b>Power Down state 2</b>	
	Default Value:	001b
	Access:	R/W Lock
	_Custom_GTIRreset:	BUS
<p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default :Firewall ON</p>		

## SLOSPCPOWERDNFSMCTL - Slice 0 Power Down FSM control register with lock

	2:0	<b>Power Down state 1</b>	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		<p>This will be the 1st state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default : Assert Reset</p>	



## Slice 0 Power Gate Control Request

SLOPGCTLREQ - Slice 0 Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24180h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	<b>Message Mask</b>	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:2	<b>Reserved</b>	Access:	RO
		Format:	MBZ
1	<b>CLK RST FWE Request</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLICE 0 CLK RST FWE request: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
0	<b>Power Gate Request</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	



## Slice 0 Power on FSM control register with lock

SLOSPCPOWERUPFSMCTL - Slice 0 Power on FSM control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	2418Ch		
DWord	Bit	Description	
0	31	<b>power up control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of Slice 0 POWERUPFSMCTL register are R/W 1 = All bits of Slice 0 POWERUPFSMCTL register are RO (including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:9	<b>Reserved</b>	Access:	RO
		Format:	MBZ
8:6	<b>Power UP state 3</b>	Default Value:	010b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		This will be the 3rd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	
5:3	<b>Power UP state 2</b>	Default Value:	001b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		This will be the 2nd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets	

## SL0SPCPOWERUPFSMCTL - Slice 0 Power on FSM control register with lock

		1xx = Rsvd for future Default - Firewall OFF	
	2:0	<b>Power UP state 1</b>	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		This will be the 1st state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate	

## Slice 0 SubSlice 0 PGFET control register with lock

SSMOSPCPFETCTL - Slice 0 SubSlice 0 PGFET control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24408h		
DWord	Bit	Description	
0	31	<b>PFET Control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of PGFETCTL register are R/W 1 = All bits of PGFETCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
		<b>Reserved</b>	
30:24		Access:	RO
		Format:	MBZ
23		<b>Power Well Status</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
22		<b>Powergood timer error</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
21:19		<b>Delay from enabling secondary PFETs to power good.</b>	
		Default Value:	101b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
Delay from enabling secondary PFETs to power good 3'b000: 40ns			

## SSM0SPCPFETCTL - Slice 0 SubSlice 0 PGFET control register with lock

		<p>3'b001: 80ns            3'b010: 160ns            3'b011: 240ns            3'b100: 320ns            3'b101: 480ns            3'b110: 640ns            3'b111: 1280ns</p>						
	18:16	<p><b>Strobe pulse period</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>011b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Time period b/w two adjacent strobes to the primary FETs            3'b000: 10ns (or 1 bclk)            3'b001: 20ns (or 2 bclk)            3'b010: 30ns (or 3 bclk)            3'b111: 80ns (or 8 bclk)</p>	Default Value:	011b	Access:	R/W Lock	_Custom_GTIReset:	BUS
Default Value:	011b							
Access:	R/W Lock							
_Custom_GTIReset:	BUS							
	15:0	<p><b>PFET Ladder Step Sequence</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>1111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>PFET Ladder STEP sequence            The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.            The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]            Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal.            15'FFFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15.            15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped.            15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped.            15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?.14 are skipped.</p>	Default Value:	1111111111111111b	Access:	R/W Lock	_Custom_GTIReset:	BUS
Default Value:	1111111111111111b							
Access:	R/W Lock							
_Custom_GTIReset:	BUS							

## Slice 0 SubSlice 1 PGFET control register with lock

SSM1SPCPFETCTL - Slice 0 SubSlice 1 PGFET control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24488h		
DWord	Bit	Description	
0	31	<b>PFET Control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of PGFETCTL register are R/W 1 = All bits of PGFETCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
		<b>Reserved</b>	
30:24		Access:	RO
		Format:	MBZ
23		<b>Power Well Status</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
22		<b>Powergood timer error</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
21:19		<b>Delay from enabling secondary PFETs to power good.</b>	
		Default Value:	101b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
Delay from enabling secondary PFETs to power good 3'b000: 40ns			



## SSM1SPCPFETCTL - Slice 0 SubSlice 1 PGFET control register with lock

		<p>3'b001: 80ns            3'b010: 160ns            3'b011: 240ns            3'b100: 320ns            3'b101: 480ns            3'b110: 640ns            3'b111: 1280ns</p>						
	18:16	<p><b>Strobe pulse period</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>011b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Time period b/w two adjacent strobes to the primary FETs            3'b000: 10ns (or 1 bclk)            3'b001: 20ns (or 2 bclk)            3'b010: 30ns (or 3 bclk)            3'b111: 80ns (or 8 bclk)</p>	Default Value:	011b	Access:	R/W Lock	_Custom_GTIReset:	BUS
Default Value:	011b							
Access:	R/W Lock							
_Custom_GTIReset:	BUS							
	15:0	<p><b>PFET Ladder Step Sequence</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>1111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>PFET Ladder STEP sequence            The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.            The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]            Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal.            15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15.            15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped.            15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped.            15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?.14 are skipped.</p>	Default Value:	1111111111111111b	Access:	R/W Lock	_Custom_GTIReset:	BUS
Default Value:	1111111111111111b							
Access:	R/W Lock							
_Custom_GTIReset:	BUS							

## Slice 0 SubSlice 2 PGFET control register with lock

SSM2SPCPFETCTL - Slice 0 SubSlice 2 PGFET control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24508h		
DWord	Bit	Description	
0	31	<b>PFET Control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of PGFETCTL register are R/W 1 = All bits of PGFETCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
		<b>Reserved</b>	
30:24		Access:	RO
		Format:	MBZ
23		<b>Power Well Status</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
22		<b>Powergood timer error</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
21:19		<b>Delay from enabling secondary PFETs to power good.</b>	
		Default Value:	101b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
Delay from enabling secondary PFETs to power good 3'b000: 40ns			



## SSM2SPCPFETCTL - Slice 0 SubSlice 2 PGFET control register with lock

		<p>3'b001: 80ns            3'b010: 160ns            3'b011: 240ns            3'b100: 320ns            3'b101: 480ns            3'b110: 640ns            3'b111: 1280ns</p>						
	18:16	<p><b>Strobe pulse period</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>011b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Time period b/w two adjacent strobes to the primary FETs            3'b000: 10ns (or 1 bclk)            3'b001: 23ns (or 2 bclk)            3'b010: 30ns (or 3 bclk)            3'b111: 80ns (or 8 bclk)</p>	Default Value:	011b	Access:	R/W Lock	_Custom_GTIReset:	BUS
Default Value:	011b							
Access:	R/W Lock							
_Custom_GTIReset:	BUS							
	15:0	<p><b>PFET Ladder Step Sequence</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>1111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>PFET Ladder STEP sequence            The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.            The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]            Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal.            15'FFFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15.            15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped.            15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped.            15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?.14 are skipped.</p>	Default Value:	1111111111111111b	Access:	R/W Lock	_Custom_GTIReset:	BUS
Default Value:	1111111111111111b							
Access:	R/W Lock							
_Custom_GTIReset:	BUS							



## Slice 1 - 5 BONUS1 Reg

SL15SPCBONUS1 - Slice 1 - 5 BONUS1 Reg			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24214h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	7	<b>BONUS1 BIT 7</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	6	<b>BONUS1 BIT 6</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	5	<b>BONUS1 BIT 5</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	4	<b>BONUS1 BIT 4</b>	
Access:		R/W	
_Custom_GTIReset:		BUS	
SLICE 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			

## SL15SPCBONUS1 - Slice 1 - 5 BONUS1 Reg

	3	<b>BONUS1 BIT 3</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS1 BIT 2</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
	1	<b>BONUS1 BIT 1</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	0	<b>BONUS1 BIT 0</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		

## Slice 1 - 5 BONUS2 Reg

SL15SPCBONUS2 - Slice 1 - 5 BONUS2 Reg			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24218h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	7	<b>BONUS2 BIT 7</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	6	<b>BONUS2 BIT 6</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	5	<b>BONUS2 BIT 5</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	4	<b>BONUS2 BIT 4</b>	
Access:		R/W	
_Custom_GTIReset:		BUS	
SLICE 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			

## SL15SPCBONUS2 - Slice 1 - 5 BONUS2 Reg

	3	<b>BONUS2 BIT 3</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS2 BIT 2</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
	1	<b>BONUS2 BIT 1</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	0	<b>BONUS2 BIT 0</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		

## Slice 1 - 5 PGFET control register with lock

SL15SPCPFETCTL - Slice 1 - 5 PGFET control register with lock			
Register Space:		MMIO: 0/2/0	
Size (in bits):		32	
Address:		24208h	
DWord	Bit	Description	
0	31	<b>PFET Control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		0 = Bits of Slice 0 PGFETCTL register are R/W 1 = All bits of Slice 0 PGFETCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
		<b>Reserved</b>	
30:24		Access:	RO
		Format:	MBZ
23		<b>Power Well Status</b>	
		Access:	R/WC
		_Custom_GTIRreset:	BUS
		strbpulsprdwred Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
22		<b>Powergood timer error</b>	
		Access:	R/WC
		_Custom_GTIRreset:	BUS
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
21:19		<b>Delay from enabling secondary PFETs to power good.</b>	
		Default Value:	111b
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		Delay from enabling secondary PFETs to power good 3'b000: 40ns 3'b001: 80ns	

## SL15SPCPFETCTL - Slice 1 - 5 PGFET control register with lock

	3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns							
18:16	<b>Strobe pulse period</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>011b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Time period b/w two adjacent strobes to the primary FETs</p> 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)		Default Value:	011b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	011b							
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							
15:0	<b>PFET Ladder Step Sequence</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>1111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>PFET Ladder STEP sequence</p> <p>The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.</p> <p>The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]</p> <p>Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1'; A '0' setting for these bits is illegal.</p> <p>15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15.          15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped.          15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped.          15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?.14 are skipped.</p>		Default Value:	1111111111111111b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	1111111111111111b							
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							

## Slice 1 - 5 Power Down FSM control register with lock

SL15SPCPOWERDNFSMCTL - Slice 1 - 5 Power Down FSM control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24210h		
DWord	Bit	Description	
0	31	<b>power down control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		0 = Bits of Slice 1 POWERDNFSMCTL register are R/W 1 = All bits of Slice 1 POWERDNFSMCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:13	<b>Reserved</b>	Access:	RO
		Format:	MBZ
12	<b>Leave firewall disabled</b>	Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows 1 = Leave firewall disabled, i.e dont firewall the gated domain, but complete logical flow	
11	<b>Leave reset de-asserted</b>	Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e assert resets during power down flows 1 = Leave reset de-asserted mode, i.e dont assert reset, but complete logical flow	

## SL15SPCPOWERDNFSMCTL - Slice 1 - 5 Power Down FSM control register with lock

10	<b>Leave CLKs ON</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings:            0 = Default mode, i.e gate clocks during power down flows            1 = Leave CLKs ON mode, i.e dont clock gate, but complete logical flow</p>	Access:	R/W Lock	_Custom_GTIRreset:	BUS		
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							
9	<b>Leave FET On</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>When This bit is set SPC will not turn off the PFET even though it will complete the flow with PM</p> <p>Encodings:            0 = Default mode, i.e power off fets during power down flows            1 = Leave ON mode, i.e dont power off pfet, but complete logical flow</p>	Access:	R/W Lock	_Custom_GTIRreset:	BUS		
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							
8:6	<b>Power Down state 3</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings:            000 = Assert Reset            001 = Firewall ON            010 = Gate clocks            1xx = Rsvd for future            Default : Gate Clocks</p>	Default Value:	010b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	010b							
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							
5:3	<b>Power Down state 2</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings:            000 = Assert Reset            001 = Firewall ON            010 = Gate clocks            1xx = Rsvd for future            Default :Firewall ON</p>	Default Value:	001b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	001b							
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							



## SL15SPCPOWERDNFSMCTL - Slice 1 - 5 Power Down FSM control register with lock

	2:0	<b>Power Down state 1</b>	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		<p>This will be the 1st state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default : Assert Reset</p>	



## Slice 1 - 5 Power Gate Control Request

SL15PGCTLREQ - Slice 1 - 5 Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24200h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	<b>Message Mask</b>	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:2	<b>Reserved</b>	Access:	RO
		Format:	MBZ
1	<b>CLK RST FWE Request</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLICE 0 CLK RST FWE request: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
0	<b>Power Gate Request</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	

## Slice 1 -5 Power on FSM control register with lock

SL15SPCPOWERUPFSMCTL - Slice 1 -5 Power on FSM control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	2420Ch		
DWord	Bit	Description	
0	31	<b>power up control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		0 = Bits of Slice 1 POWERUPFSMCTL register are R/W 1 = All bits of Slice 1 POWERUPFSMCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
	30:9	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	8:6	<b>Power UP state 3</b>	
		Default Value:	010b
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
	This will be the 3rd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)		
5:3	<b>Power UP state 2</b>		
	Default Value:	001b	
	Access:	R/W Lock	
	_Custom_GTIRreset:	BUS	
This will be the 2nd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets			



## SL15SPCPOWERUPFSMCTL - Slice 1 -5 Power on FSM control register with lock

		1xx = Rsvd for future Default - Firewall OFF
	2:0	<b>Power UP state 1</b>
		Default Value: 000b
		Access: R/W Lock
		_Custom_GTIReset: BUS
		This will be the 1st state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate

## Slice Common Power Context Save request

SCPCTXSAVEREQ - Slice Common Power Context Save request						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	08140h					
DWord	Bit	Description				
0	31:16	<b>Message Mask</b>				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Message Mask bits for lower 16 bits</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
15:10	<b>Reserved</b>					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Reserved</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
9		<b>Power context save request</b>				
		<table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Power Context Save Request            1'b0 : Power context save is not being requested            1'b1 : Power context save is being requested            CPUUnit self-clears this bit upon sampling.</p>	Access:	R/W Set	_Custom_GTIReset:	BUS
	Access:	R/W Set				
_Custom_GTIReset:	BUS					
8:0	<b>Power Context Save request credit count</b>					
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>QWord Credits for Power Context Save Request            Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least)            Maximum Credits = 511 : Unit may send 511 QWord pairs            A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit.            Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W					
_Custom_GTIReset:	BUS					



## Slice Context 1 NODE CCS Mode

<b>NODE_CCS - Slice Context 1 NODE CCS Mode</b>															
Register Space:	MMIO: 0/2/0														
Size (in bits):	32														
Address:	07FF8h														
Name:	Slice Context 1 NODE CCS Mode														
ShortName:	NODE_CCS														
Access:	WO														
<p>Context 1 for each DSS in a slice is assigned an active Compute CSID and an EXID value by CS when the context is started. NODE supplies both the non-pipelined state and the EXID for the active CCSID to SARB units that use that state.</p> <p>Context 0 for each DSS always uses EXID 0.</p>															
DWord	Bit	Description													
0	31:6	<b>Reserved</b>													
		Access:	RO												
		Format:	MBZ												
	5:3	<b>Active State</b>	Access:	WO											
			Format:	U3											
			<p>CS sends the non-pipelined state for every Compute CS to each slice that the context can run on. When the HW binds a slice to a specific CCS context, then that context's non-pipelined state is selected as active by setting this control to that CCSID, and SARB uses those state values available to the SARB unit.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>CCS0</td> </tr> <tr> <td>1</td> <td>CCS1</td> </tr> <tr> <td>2</td> <td>CCS2</td> </tr> <tr> <td>3</td> <td>CCS3</td> </tr> <tr> <td>7</td> <td>NONE <b>[Default]</b></td> </tr> </tbody> </table>		Value	Name	0	CCS0	1	CCS1	2	CCS2	3	CCS3	7
		Value	Name												
		0	CCS0												
		1	CCS1												
		2	CCS2												
3		CCS3													
7		NONE <b>[Default]</b>													
2:0		<b>Context 1 EXID</b>	Access:	WO											
	Format:		U3												
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0-7]</td> <td></td> </tr> </tbody> </table>		Value	Name	[0-7]										
	Value	Name													
[0-7]															

## Slice unit Level Clock Gating Control 94D0

SCCGCTL94D0 - Slice unit Level Clock Gating Control 94D0			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	094D0h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:2	<b>Reserved</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Reserved	
	1	<b>GCPunit Clock Gating Disable</b>	
		Default Value:	1b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		GCPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	0	<b>SMCRunit Clock Gating Disable</b>	
		Default Value:	1b
		Access:	R/W
_Custom_GTIRreset:		BUS	
SMCRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
<b>Workaround</b>			
SW is required to disable clock gating to converge timing.			



## Slice unit Level Clock Gating Control 94D4

SCCGCTL94D4 - Slice unit Level Clock Gating Control 94D4			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	094D4h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31	<b>SPARE Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
30		<b>oaal1unit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		oaal1unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
29		<b>ccunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		ccunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
28		<b>DAPunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		DAPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	



## SCCGCTL94D4 - Slice unit Level Clock Gating Control 94D4

27	<p><b>GACBunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GACBunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
26	<p><b>GAFSRRB Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GAFSRRB Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIRreset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
25	<p><b>GAHSunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GAHSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIRreset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
24	<p><b>GAPCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GAPCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
23	<p><b>GAPL3unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GAPL3unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						



## SCCGCTL94D4 - Slice unit Level Clock Gating Control 94D4

22	<p><b>GAPSunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>GAPSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
21	<p><b>GAPZunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>GAPZunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
20	<p><b>zARBunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>zARBunit Clock Gating Disable Control</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
19	<p><b>HIZunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>HIZunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
18	<p><b>IZunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>IZunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
17:15	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Reserved</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				

## SCCGCTL94D4 - Slice unit Level Clock Gating Control 94D4

14	<p><b>RRU Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>RRU Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIReset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
13	<p><b>SLCFG Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SLCFG Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
12	<p><b>NODEDSS Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>NODEDSS Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIReset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
11	<p><b>NODEX Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>NODEX Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIReset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
10	<p><b>MSCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>MSCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						

## SCCGCTL94D4 - Slice unit Level Clock Gating Control 94D4

		functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
9	<b>OAADDRunit Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
	OAADDRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
8	<b>OASCREP Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
	OASCREP Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
7	<b>Reserved</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
	Reserved		
6	<b>RCZunit Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
	RCZunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
5	<b>Sarbunit Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
	Sarbunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## SCCGCTL94D4 - Slice unit Level Clock Gating Control 94D4

4	<p><b>SBEunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SBEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIReset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
3	<p><b>STCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>STCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIReset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
2	<p><b>SVLunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SVLunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
1	<p><b>WMBE Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>WMBE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIReset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
0	<p><b>WMFEunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>WMFEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						



## SCCGCTL94D4 - Slice unit Level Clock Gating Control 94D4

		functionality)
		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)

## Slice unit Level Clock Gating Control 94D8

SCCGCTL94D8 - Slice unit Level Clock Gating Control 94D8		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	094D8h	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31	<b>SFR unit Clock Gating Disable</b>
		Access: R/W
		_Custom_GTIReset: BUS
		SFR unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
		<b>Workaround</b>
		SW is required to disable clock gating to converge timing.
	30	<b>SF unit Clock Gating Disable</b>
		Access: R/W
		_Custom_GTIReset: BUS
		SF unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
		<b>Workaround</b>
		SW is required to disable clock gating to converge timing.
29		<b>Reserved</b>
		Access: R/W
		_Custom_GTIReset: BUS
		Reserved
28		<b>RCU unit Clock Gating Disable</b>
		Access: R/W
		_Custom_GTIReset: BUS
		RCU unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)

## SCCGCTL94D8 - Slice unit Level Clock Gating Control 94D8

27	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Reserved</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
26	<p><b>OVR unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>OVR unit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
25	<p><b>HS unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>HS unit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIRreset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
24	<p><b>GS unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>GS unit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIRreset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
23	<p><b>GAFSWRBLK unit Clock Gating Disable wmf</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>GAFSWRBLK unit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIRreset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							



## SCCGCTL94D8 - Slice unit Level Clock Gating Control 94D8

22	<b>GAFSWRBLK unit Clock Gating Disable vf</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GAFSWRBLK unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W							
_Custom_GTIRreset:	BUS							
<b>Workaround</b>								
SW is required to disable clock gating to converge timing.								
21:19	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Reserved</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W							
_Custom_GTIRreset:	BUS							
18	<b>GAFD unit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GAFD unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W							
_Custom_GTIRreset:	BUS							
<b>Workaround</b>								
SW is required to disable clock gating to converge timing.								
17	<b>GAFS unit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GAFS unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W							
_Custom_GTIRreset:	BUS							
<b>Workaround</b>								
SW is required to disable clock gating to converge timing.								
16	<b>GAFM unit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GAFM unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W							
_Custom_GTIRreset:	BUS							

## SCCGCTL94D8 - Slice unit Level Clock Gating Control 94D8

		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
15	<b>Reserved</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
	Reserved		
14	<b>CLR unit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
	CLR unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
13	<b>CL unit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
	CL unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
12	<b>AMFSF unit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
	AMFS unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
11	<b>AMFSC unit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
	AMFS unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## SCCGCTL94D8 - Slice unit Level Clock Gating Control 94D8

		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
10	<b>AMFSD unit Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	AMFS unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<b>Workaround</b>		
	SW is required to disable clock gating to converge timing.		
9:8	<b>Reserved</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	Reserved		
7	<b>SFBEunit Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	SFBEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
6	<b>Reserved</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	Reserved		
5	<b>LNIunit Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	LNIunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## SCCGCTL94D8 - Slice unit Level Clock Gating Control 94D8

4	<p><b>RCPBunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>RCPBunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Workaround</b></td> </tr> </table> <p>SW is required to disable clock gating to converge timing.</p>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>
Access:	R/W					
_Custom_GTIReset:	BUS					
<b>Workaround</b>						
3	<p><b>RCPBEunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>RCPBEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Workaround</b></td> </tr> </table> <p>SW is required to disable clock gating to converge timing.</p>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>
Access:	R/W					
_Custom_GTIReset:	BUS					
<b>Workaround</b>						
2	<p><b>TDCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>TDCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					
1	<p><b>RAMdft Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>RAMdft Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					
0	<p><b>NOA Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>NOA Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					

## Slice unit Level Clock Gating Control 94DC

SCCGCTL94DC - Slice unit Level Clock Gating Control 94DC			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	094DCh		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:15	<b>Reserved</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Reserved	
	14	<b>URBUNIT Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		URBUNIT Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
	13:4	<b>Reserved</b>	
		Access:	R/W
_Custom_GTIReset:		BUS	
Reserved			
3:0	<b>Reserved</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
	Reserved		



## Slice unit Level Clock Gating Control 94E0

SCCGCTL94E0 - Slice unit Level Clock Gating Control 94E0			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	094E0h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31	<b>Reserved</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Reserved	
	30	<b>PSS Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		PSS Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	29	<b>VSR Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		VSR Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	28	<b>VS Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		VS Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## SCCGCTL94E0 - Slice unit Level Clock Gating Control 94E0

27	<p><b>VFR Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VFR Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS	
Access:	R/W					
_Custom_GTIRreset:	BUS					
26	<p><b>VF Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VF Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS	
Access:	R/W					
_Custom_GTIRreset:	BUS					
25	<p><b>TDS Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>TDS Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS	
Access:	R/W					
_Custom_GTIRreset:	BUS					
24	<p><b>SVGR Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>SVGR Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Workaround</b></td> </tr> </table> <p>SW is required to disable clock gating to converge timing.</p>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>
Access:	R/W					
_Custom_GTIRreset:	BUS					
<b>Workaround</b>						
23	<p><b>SVG Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>SVG Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS	
Access:	R/W					
_Custom_GTIRreset:	BUS					

## SCCGCTL94E0 - Slice unit Level Clock Gating Control 94E0

		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
22	<b>SOL Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	SOL Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<b>Workaround</b>		
	SW is required to disable clock gating to converge timing.		
21:20	<b>Reserved</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	Reserved		
19	<b>OVR Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	OVR Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
18	<b>HS Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	HS Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<b>Workaround</b>		
	SW is required to disable clock gating to converge timing.		
17	<b>GS Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	GS Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		



## SCCGCTL94E0 - Slice unit Level Clock Gating Control 94E0

Workaround					
SW is required to disable clock gating to converge timing.					
16	<p><b>CS Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>CS Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
15	<p><b>SPARE Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>SPARE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
14	<p><b>CPSSunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>CPSSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
13	<p><b>PSDunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>PSDunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
12	<p><b>BCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>BCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				

## SCCGCTL94E0 - Slice unit Level Clock Gating Control 94E0

11	<p><b>MSCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>MSCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIReset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
10	<p><b>RCPFEunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>RCPFEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
9	<p><b>AVSunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>AVSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
8	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Reserved</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
7	<p><b>HIZunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>HIZunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						

## SCCGCTL94E0 - Slice unit Level Clock Gating Control 94E0

6	<p><b>IZunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>IZunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					
5	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Reserved</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					
4	<p><b>RCZunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>RCZunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					
3	<p><b>SBEunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SBEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					
2	<p><b>STCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>STCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Workaround</b></td> </tr> </table> <p>SW is required to disable clock gating to converge timing.</p>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>
Access:	R/W					
_Custom_GTIReset:	BUS					
<b>Workaround</b>						
1	<p><b>SVLunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					

## SCCGCTL94E0 - Slice unit Level Clock Gating Control 94E0

	<p>SVLunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>							
0	<p><b>WMFEunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>WMFEunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>		Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W							
_Custom_GTIRreset:	BUS							
<b>Workaround</b>								
SW is required to disable clock gating to converge timing.								

## Slice unit Level Clock Gating Control 94E4

DWord		Bit	Description								
Register Space:		MMIO: 0/2/0									
Size (in bits):		32									
Address:		094E4h									
Unit Level Clock Gating Disable bits											
0	31	<b>PCP Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>PCP Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1"> <tr> <td colspan="2" style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td colspan="2">SW is required to disable clock gating to converge timing.</td> </tr> </table>		Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>		SW is required to disable clock gating to converge timing.	
Access:	R/W										
_Custom_GTIRreset:	BUS										
<b>Workaround</b>											
SW is required to disable clock gating to converge timing.											
	30	<b>PCPR Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>PCPR Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1"> <tr> <td colspan="2" style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td colspan="2">SW is required to disable clock gating to converge timing.</td> </tr> </table>		Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>		SW is required to disable clock gating to converge timing.	
Access:	R/W										
_Custom_GTIRreset:	BUS										
<b>Workaround</b>											
SW is required to disable clock gating to converge timing.											
	29	<b>reserved</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>reserved            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		Access:	R/W	_Custom_GTIRreset:	BUS				
Access:	R/W										
_Custom_GTIRreset:	BUS										
	28	<b>sdfifo Clock Gating Disable svq</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>sdfifo Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		Access:	R/W	_Custom_GTIRreset:	BUS				
Access:	R/W										
_Custom_GTIRreset:	BUS										

## SCCGCTL94E4 - Slice unit Level Clock Gating Control 94E4

Workaround					
SW is required to disable clock gating to converge timing.					
27	<p><b>sdfifo Clock Gating Disable svl</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>sdfifo Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
26	<p><b>PSS unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>PSS Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
25	<p><b>CARB unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>CARB Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
24	<p><b>ZPBE unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>ZPBE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
23	<p><b>ZSCBANK unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>ZSCBANK Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				

## SCCGCTL94E4 - Slice unit Level Clock Gating Control 94E4

22	<b>ZSCCOMPUTE unit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	ZSCCOMPUTE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
21	<b>GAFARB unit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	GAFARB Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	<b>Workaround</b>	
SW is required to disable clock gating to converge timing.		
20	<b>VSR unit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	VSR Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
19	<b>VS unit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	VS Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
18	<b>VFR unit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	VFR Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## SCCGCTL94E4 - Slice unit Level Clock Gating Control 94E4

17	<p><b>VFE Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VFE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
16	<p><b>VF unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VF Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
15	<p><b>URBM unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>URBM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
14	<p><b>TSG unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>TSG Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
13	<p><b>TETG unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>TETG Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				



## SCCGCTL94E4 - Slice unit Level Clock Gating Control 94E4

12	<p><b>TE unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>TE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
11	<p><b>TDS unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>TDS Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
10	<p><b>TDG unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>TDG Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
9	<p><b>SVGR unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SVGR Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="text-align: center; color: blue; font-weight: bold;">Workaround</td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	Workaround	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIRreset:	BUS						
Workaround							
SW is required to disable clock gating to converge timing.							
8	<p><b>SVG unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SVG Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						

## SCCGCTL94E4 - Slice unit Level Clock Gating Control 94E4

<b>Workaround</b>					
SW is required to disable clock gating to converge timing.					
<b>7</b>	<p><b>SOL unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SOL Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
<b>Workaround</b>					
SW is required to disable clock gating to converge timing.					
<b>6</b>	<p><b>gwunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>gwunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
<b>Workaround</b>					
SW is required to disable clock gating to converge timing.					
<b>5</b>	<p><b>psdunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>psdunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
<b>4</b>	<p><b>hdcunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>hdcunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
<b>Workaround</b>					
SW is required to disable clock gating to converge timing.					

## SCCGCTL94E4 - Slice unit Level Clock Gating Control 94E4

3	<p><b>cpssunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>cpssunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
2	<p><b>besbufunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>besbufunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
1	<p><b>sbc Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>sbcunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
0	<p><b>tdpunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>tdpEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				



## Slice unit Level Clock Gating override during rstflow 94F0

SCMISCCP94F0 - Slice unit Level Clock Gating override during rstflow 94F0		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	094F0h	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:0	<b>ECO Spare Bits</b>
		Access: R/W
		_Custom_GTIRreset: BUS
		Reserved

## SLM Correctible Error Count

SLM_ECC_ERROR_CNT - SLM Correctible Error Count				
Register Space: MMIO: 0/2/0				
Access: R/W				
Size (in bits): 32				
Address: 0E7F4h				
DWord	Bit	Description		
0	31:0	<p><b>ERROR COUNT</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This counter indicates number of single bit correctible errors in the SLM of this DSS. The counter saturates at the max value (<math>2^{32} - 1</math>). The counter can be cleared by GuC or PF KMD. A Message Channel write is sent by TDL to GuC for the first error encountered after the counter is cleared.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This counter counts correctible ECC errors in the combined Untyped L1 cache and SLM data RAM.</p>	Access:	R/W
Access:	R/W			



## Small Draw Watermark

<b>DRAW_WATERMARK - Small Draw Watermark</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
_Custom_GTIReset:	DEV							
Address:	026C0h-026C3h							
Name:	Small Draw Watermark							
ShortName:	DRAW_WATERMARK_RCSUNIT_BE_GEOMETRY							
Address:	186C0h-186C3h							
Name:	Small Draw Watermark							
ShortName:	DRAW_WATERMARK_POCSUNIT_BE_GEOMETRY							
<p>This register specifies the size of the DRAW in vertices that will be committed without any chance of preemption. If the DRAW is smaller than the watermark, then it allows command streamer to continue to the next command which may help on overall performance in cases where we execute smaller vertex count 3DPRIMITIVE commands.</p>								
DWord	Bit	Description						
0	31:10	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	9:0	<b>Vertex Watermark Value</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>100h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U10</td> </tr> </table>	Default Value:	100h	Access:	R/W	Format:	U10
		Default Value:	100h					
		Access:	R/W					
		Format:	U10					
<b>Description</b>								
<p>This value is in increments of vertices. If((Instance Count * Vertex Count) &gt; Watermark Value) Then command stream will allow preemption of the 3DPRIMITIVE. Otherwise it will continue the next command with no stalling.</p>								
<p>This value is in increments of vertices. If((Instance Count * Vertex Count) &gt; Watermark Value) Then command stream will allow preemption of the 3DPRIMITIVE. Otherwise it will continue the next command with no stalling.</p> <p>This value is in increments of Thread Groups. If( Thread Group Count X &gt; Watermark Value) Then command stream will allow preemption of the 3DMESH_1D. Otherwise it will continue the next command with no stalling.</p> <p>This value is in increments of Thread Groups. If( Thread Group Count X * Thread Group Count Y * Thread Group Count Z &gt; Watermark Value) Then command stream will allow preemption of the 3DMESH_3D. Otherwise it will continue the next command with no stalling.</p>								

## SNP\_FILTER\_Q\_STATUS

SNP_FILTER_Q_STATUS - SNP_FILTER_Q_STATUS			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	00B00h		
Name:	SNP_FILTER_Q_STATUS		
ShortName:	SNP_FILTER_Q_STATUS		
This is a basic register template			
DWord	Bit	Description	
0	31	<b>Reserved</b>	
	30:29	<b>SF_Q_STATUS_SPARE_BITS_30_29</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
	28:8	<b>Reserved</b>	
	7:6	<b>Reserved</b>	
	5:4	<b>Reserved</b>	
	3:2	<b>Reserved</b>	
1:0	<b>Reserved</b>		



## SNPS\_PHY\_AUX\_CNFG

SNPS_PHY_AUX_CNFG - SNPS_PHY_AUX_CNFG				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Access:	R/W			
Size (in bits):	32			
Reset:	global			
Address:	168180h-168183h			
Name:	SNPS_PHY_AUX_CNFG			
ShortName:	SNPS_PHY_AUX_CNFG_PORT_A			
Reset:	global			
Address:	169180h-169183h			
Name:	SNPS_PHY_AUX_CNFG			
ShortName:	SNPS_PHY_AUX_CNFG_PORT_B			
Reset:	global			
Address:	16A180h-16A183h			
Name:	SNPS_PHY_AUX_CNFG			
ShortName:	SNPS_PHY_AUX_CNFG_PORT_C			
Reset:	global			
Address:	16B180h-16B183h			
Name:	SNPS_PHY_AUX_CNFG			
ShortName:	SNPS_PHY_AUX_CNFG_PORT_D			
Reset:	global			
Address:	16C180h-16C183h			
Name:	SNPS_PHY_AUX_CNFG			
ShortName:	SNPS_PHY_AUX_CNFG_PORT_TC1			
Reset:	global			
Each display port will have 2 instances of SNPS low speed PHY supporting AUX/I2C for one SNPS high speed PHY.				
DWord	Bit	Description		
0	31	<p><b>AUX mode enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit enables/disables the entire AUX block. To enable AUX mode, set to 1 when ALL_PWR_OK is HIGH.            AUXMODE will be driven LOW during PHY power-up            This signal is asserted HIGH in response to the PHY asserting ALL_PWR_OK HIGH.</p>	Access:	R/W
Access:	R/W			



## SNPS\_PHY\_AUX\_CNFG - SNPS\_PHY\_AUX\_CNFG

	Value	Name	
	0b	PHY not configured as AUX <b>[Default]</b>	
	1b	PHY configured as AUX	
30	<b>All Power Ok</b>		
	Access:	RO	
	<p>Power OK indicator.            Delayed version of this signal gates AUX mode being set HIGH.            Delay should be greater than maximum supply ramp up time.            This signal indicates that both supplies VPH and DVDD are within a percentage of the supply's settled value.            A value of "1" does not guarantee that power has reached to final value.            SW should delay this signal until the VPH and DVDD power is as fully settled as possible to final value before enabling AUXMODE register bits.</p>		
	Value	Name	
	0b	Not within target value <b>[Default]</b>	
	1b	within target value	
29:28	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
27	<b>AUX_DP_DN_SWAP</b>		
	Access:	R/W	
	<p>Controls polarity of AUX data with respect to PADP and PADN.            SW needs to update this bit according to Type-C orientation on the controller side.            TCA on the high speed PHY (Main Link PHY) does not take care of AUX orientation.</p>		
	Value	Name	
	0b	PADP positive and PADN negative <b>[Default]</b>	
	1b	PADN positive and PADP negative	
26	<b>NEN_RTERM</b>		
	Access:	R/W	
	Strap signal to enable/disable AUX on-chip termination		
	Value	Name	Description
	0b	Termination is enabled <b>[Default]</b>	EnableAUX differential termination, weak pre-bias to a common-mode voltage, and protection for plug transients. Use for all functional modes.
	1b	Termination is disabled	Disable on-die termination and weak common-mode drive. Use for pin leakage testing.
25:24	<b>AUX_VOD_TUNE</b>		
	Access:	R/W	
	Straps to tune AUX Tx differential swing.		

SNPS_PHY_AUX_CNFG - SNPS_PHY_AUX_CNFG			
Value	Name	Description	
00b		-40 mV	
01b	<b>[Default]</b>	Tunes VOD to 290 mV.	
10b		40 mV	
11b		Tunes to DP v1.2 to support old monitors.	
23:22	<b>AUX_HYS_TUNE</b>		
	Access:	R/W	
	Straps to tune the hysteresis width of AUX Rx differential-to-single-ended input buffer.		
	Value	Name	Description
	00b		0 mV
	01b		20 mV
10b	<b>[Default]</b>	30 mV	
11b		40 mV	
21:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

## SNPS\_PHY\_I2C\_CNFG

<b>SNPS_PHY_I2C_CNFG - SNPS_PHY_I2C_CNFG</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Access:	R/W			
Size (in bits):	32			
Reset:	global			
Address:	168184h-168187h			
Name:	SNPS_PHY_I2C_CNFG			
ShortName:	SNPS_PHY_I2C_CNFG_PORT_A			
Reset:	global			
Address:	169184h-169187h			
Name:	SNPS_PHY_I2C_CNFG			
ShortName:	SNPS_PHY_I2C_CNFG_PORT_B			
Reset:	global			
Address:	16A184h-16A187h			
Name:	SNPS_PHY_I2C_CNFG			
ShortName:	SNPS_PHY_I2C_CNFG_PORT_C			
Reset:	global			
Address:	16B184h-16B187h			
Name:	SNPS_PHY_I2C_CNFG			
ShortName:	SNPS_PHY_I2C_CNFG_PORT_D			
Reset:	global			
Address:	16C184h-16C187h			
Name:	SNPS_PHY_I2C_CNFG			
ShortName:	SNPS_PHY_I2C_CNFG_PORT_TC1			
Reset:	global			
<b>This register is not reset by the device 2 FLR.</b>				
<p>Each display port will have 2 instances of SNPS low speed PHY supporting AUX/I2C for one SNPS high speed PHY.</p> <p>Each port will configure either an AUX register (SNPS_PHY_AUX_CNFG) or an I2C register (SNPS_PHY_I2C_CNFG) but not both.</p>				
DWord	Bit	Description		
0	31	<b>I2C mode enable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W</td> </tr> </table> <p>This bit enables/disables the entire I2C block. To enable I2C mode, set to 1 when ALL_PWR_OK is HIGH.</p>	Access:	R/W
Access:	R/W			

## SNPS\_PHY\_I2C\_CNFG - SNPS\_PHY\_I2C\_CNFG

I2C mode will be driven LOW during PHY power-up  
 This signal is asserted HIGH in response to the PHY asserting ALL\_PWR\_OK HIGH.

Value	Name
0b	PHY not configured as I2C <b>[Default]</b>
1b	PHY configured as I2C

### 30 All Power Ok

Access:	RO
---------	----

Power OK indicator.  
 Delayed version of this signal gates I2C mode being set HIGH.  
 Delay should be greater than maximum supply ramp up time.  
 This signal indicates that both supplies VPH and DVDD are within a percentage of the supply's settled value.  
 A value of "1" does not guarantee that power has reached to final value.  
 SW should delay this signal until the VPH and DVDD power is as fully settled as possible to final value before enabling I2CMODE register bits.

Value	Name
0b	Not within target value <b>[Default]</b>
1b	within target value

### 29 I2CPADP\_PD

Access:	R/W
---------	-----

Weak pull down enable signal in I2C mode.  
 Weak pull down is disabled if I2C\_PADP\_PD=0 in I2C mode.  
 This signal must not be high in normal mode.  
 PADP is weak pull down if I2C\_PADP\_PD=1 in I2C mode.

Value	Name
0b	Pull down disable <b>[Default]</b>
1b	Pull down enable

### 28 I2CPADN\_PD

Access:	R/W
---------	-----

Weak pull down enable signal in I2C mode.  
 Weak pull down is disabled if I2C\_PADN\_PD=0 in I2C mode.  
 This signal must not be high in normal mode.  
 PADN is weak pull down if I2C\_PADN\_PD=1 in I2C mode.

Value	Name
0b	Pull down disable <b>[Default]</b>
1b	Pull down enable

### 27 I2C\_VIL\_VIH\_TUNE

Access:	R/W
---------	-----

This signal is used to improve VIL/VIH value of I2C receiver.

SNPS_PHY_I2C_CNFG - SNPS_PHY_I2C_CNFG		
Value	Name	Description
0b	Schmit based <b>[Default]</b>	Schimt based receiver is used to improve the VIL/VIH value.
1b	Comparator based	Comparator based receiver is used to improve the VIL/VIH value.
26	<b>I2C_CTRL</b>	
	Default Value:	0b
	Access:	R/W
	Spare pin I2C mode.	
25:0	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ



## SNPS\_PHY\_MPLLB\_CP

<b>SNPS_PHY_MPLLB_CP - SNPS_PHY_MPLLB_CP</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	global	
Address:	168000h-168003h	
Name:	SNPS_PHY_MPLLB_CP	
ShortName:	SNPS_PHY_MPLLB_CP_PORT_A	
Reset:	global	
Address:	169000h-169003h	
Name:	SNPS_PHY_MPLLB_CP	
ShortName:	SNPS_PHY_MPLLB_CP_PORT_B	
Reset:	global	
Address:	16A000h-16A003h	
Name:	SNPS_PHY_MPLLB_CP	
ShortName:	SNPS_PHY_MPLLB_CP_PORT_C	
Reset:	global	
Address:	16B000h-16B003h	
Name:	SNPS_PHY_MPLLB_CP	
ShortName:	SNPS_PHY_MPLLB_CP_PORT_D	
Reset:	global	
Address:	16C000h-16C003h	
Name:	SNPS_PHY_MPLLB_CP	
ShortName:	SNPS_PHY_MPLLB_CP_PORT_TC1	
Reset:	global	
<b>This register is not reset by the device 2 FLR.</b>		
DWord	Bit	Description
0	31:25	<b>dp_mpll_b_cp_int</b>
		Default Value: 0000101b
	Access: R/W	
	Integral Charge Pump Control	
24	24	<b>Reserved</b>
		Access: RO
		Format: MBZ

## SNPS\_PHY\_MPLLB\_CP - SNPS\_PHY\_MPLLB\_CP

23:17	<b>dp_mpll_b_cp_int_gs</b>	
	Default Value:	1000001b
	Access:	R/W
	Integral Charge Pump "Gear Shift" Control	
	<b>Reserved</b>	
16	Access:	RO
	Format:	MBZ
15:9	<b>dp_mpll_b_cp_prop</b>	
	Default Value:	0101101b
	Access:	R/W
Proportional CP control		
8	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
7:1	<b>dp_mpll_b_cp_prop_gs</b>	
	Default Value:	1111111b
	Access:	R/W
Proportional CP in gearshift mode		
0	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ



## SNPS\_PHY\_MPLLB\_DIV

<b>SNPS_PHY_MPLLB_DIV - SNPS_PHY_MPLLB_DIV</b>						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Access:	R/W					
Size (in bits):	32					
Reset:	global					
Address:	168004h-168007h					
Name:	SNPS_PHY_MPLLB_DIV					
ShortName:	SNPS_PHY_MPLLB_DIV_PORT_A					
Reset:	global					
Address:	169004h-169007h					
Name:	SNPS_PHY_MPLLB_DIV					
ShortName:	SNPS_PHY_MPLLB_DIV_PORT_B					
Reset:	global					
Address:	16A004h-16A007h					
Name:	SNPS_PHY_MPLLB_DIV					
ShortName:	SNPS_PHY_MPLLB_DIV_PORT_C					
Reset:	global					
Address:	16B004h-16B007h					
Name:	SNPS_PHY_MPLLB_DIV					
ShortName:	SNPS_PHY_MPLLB_DIV_PORT_D					
Reset:	global					
Address:	16C004h-16C007h					
Name:	SNPS_PHY_MPLLB_DIV					
ShortName:	SNPS_PHY_MPLLB_DIV_PORT_TC1					
Reset:	global					
<b>This register is not reset by the device 2 FLR.</b>						
The defaults in this register are set for 13.5 GHz link rate and 100 MHz reference clock.						
DWord	Bit	Description				
0	31	<b>dp_mpll_force_en</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>MPLLB force enable. When asserted, MPLLB is forced to be powered up, irrespective of the txX_mpll_en input.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					



<b>SNPS_PHY_MPLLB_DIV - SNPS_PHY_MPLLB_DIV</b>				
30	<b>dp_mpll_div_clk_en</b>			
	<table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>MPLLB divide clock enable</p>	Default Value:	1b	Access:
Default Value:	1b			
Access:	R/W			
29	<b>dp_mpll_div5_clk_en</b>			
	<table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Divide by 5 enable. When asserted, mpll_div5_clk output clock is MPLLB frequency divided by 10. When unasserted, mpll_div5_clk is MPLLB freq divided by 8.</p>	Default Value:	1b	Access:
Default Value:	1b			
Access:	R/W			
28	<b>dp_mpll_init_cal_disable</b>			
	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>MPLLB calibration disable control. Set to 1 to disable MPLLB power-on calibration. Allows invalid PLL configurations. Recommend always setting to 0.</p>	Default Value:	0b	Access:
Default Value:	0b			
Access:	R/W			
27:26	<b>dp_mpll_v2i</b>			
	<table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>V2I operating range. Allows configuration of V2I operating range.</p>	Default Value:	11b	Access:
Default Value:	11b			
Access:	R/W			
25:24	<b>dp_mpll_freq_vco</b>			
	<table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>MPLLB VCO range control. Controls the desired VCO operating range.</p>	Default Value:	00b	Access:
Default Value:	00b			
Access:	R/W			
23:16	<b>dp_mpll_div_multiplier</b>			
	<table border="1"> <tr> <td>Default Value:</td> <td>00001000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>MPLLB output frequency multiplier. Frequency multiplication factor used to generate MPLL (after ref_clk_div2_en and ref_clk_mpll[a,b]_div2_en dividers) Can only be changed when txX_mpll_en inputs for all lanes are de-asserted.</p>	Default Value:	00001000b	Access:
Default Value:	00001000b			
Access:	R/W			
15:11	<b>Reserved</b>			
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
Access:	RO			
Format:	MBZ			

<b>SNPS_PHY_MPLLB_DIV - SNPS_PHY_MPLLB_DIV</b>																					
10	<p><b>dp_mpll_b_pmix_en</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This input functionality is reserved.</p>	Default Value:	1b	Access:	R/W																
Default Value:	1b																				
Access:	R/W																				
9	<p><b>dp2_mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>This bit when set indicates DP2.0 mode is operational.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>DP2.0 not selected <b>[Default]</b></td> </tr> <tr> <td>1b</td> <td>DP2.0 selected</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	DP2.0 not selected <b>[Default]</b>	1b	DP2.0 selected												
Access:	R/W																				
Value	Name																				
0b	DP2.0 not selected <b>[Default]</b>																				
1b	DP2.0 selected																				
8	<p><b>dp_mpll_b_word_div2_en</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>MPLLB word clock divide by 2 enable. When asserted, the frequency of MPLLB word clock is additionally divided by 2. Change only when txX_mpll_b_en inputs for all lanes are de-asserted.</p>	Default Value:	1b	Access:	R/W																
Default Value:	1b																				
Access:	R/W																				
7:5	<p><b>dp_mpll_b_tx_clk_div</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>MPLLB output clock divider's divide ratio. This signal can only be changed when the TX clocks are disabled within the analog. This corresponds to the power states P1 and P2.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e6f2ff;"> <th style="width: 20%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>Divide by 1 <b>[Default]</b></td> </tr> <tr> <td>001b</td> <td>Divide by 2</td> </tr> <tr> <td>010b</td> <td>Divide by 4</td> </tr> <tr> <td>011b</td> <td>Divide by 8</td> </tr> <tr> <td>100b</td> <td>Divide by 3</td> </tr> <tr> <td>101b</td> <td>Divide by 5</td> </tr> <tr> <td>110b</td> <td>Divide by 6</td> </tr> <tr> <td>111b</td> <td>Divide by 0</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	000b	Divide by 1 <b>[Default]</b>	001b	Divide by 2	010b	Divide by 4	011b	Divide by 8	100b	Divide by 3	101b	Divide by 5	110b	Divide by 6	111b	Divide by 0
Access:	R/W																				
Value	Name																				
000b	Divide by 1 <b>[Default]</b>																				
001b	Divide by 2																				
010b	Divide by 4																				
011b	Divide by 8																				
100b	Divide by 3																				
101b	Divide by 5																				
110b	Divide by 6																				
111b	Divide by 0																				
4:1	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																
Access:	RO																				
Format:	MBZ																				
0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table>	Access:	R/W																		
Access:	R/W																				

## SNPS\_PHY\_MPLLB\_DIV2

SNPS_PHY_MPLLB_DIV2 - SNPS_PHY_MPLLB_DIV2		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	global	
Address:	16801Ch-16801Fh	
Name:	SNPS_PHY_MPLLB_DIV2	
ShortName:	SNPS_PHY_MPLLB_DIV2_PORT_A	
Reset:	global	
Address:	16901Ch-16901Fh	
Name:	SNPS_PHY_MPLLB_DIV2	
ShortName:	SNPS_PHY_MPLLB_DIV2_PORT_B	
Reset:	global	
Address:	16A01Ch-16A01Fh	
Name:	SNPS_PHY_MPLLB_DIV2	
ShortName:	SNPS_PHY_MPLLB_DIV2_PORT_C	
Reset:	global	
Address:	16B01Ch-16B01Fh	
Name:	SNPS_PHY_MPLLB_DIV2	
ShortName:	SNPS_PHY_MPLLB_DIV2_PORT_D	
Reset:	global	
Address:	16C01Ch-16C01Fh	
Name:	SNPS_PHY_MPLLB_DIV2	
ShortName:	SNPS_PHY_MPLLB_DIV2_PORT_TC1	
Reset:	global	
<b>This register is not reset by the device 2 FLR.</b>		
DWord	Bit	Description
0	31:20	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	19:18	<b>hdmi_mpll_b_hdmi_pixel_clk_div</b>
Default Value: 00b		
Access: R/W		
		Adjusts hdmi_mpll_b_hdmi_pixel_clk to account for color depth. hdmi_mpll_b_hdmi_pixel_clk = (mppll_b_ana_hdmi_hdmi_div_clk / hdmi_mpll_b_hdmi_pixel_clk_div).

## SNPS\_PHY\_MPLLB\_DIV2 - SNPS\_PHY\_MPLLB\_DIV2

17:15	<b>hdmi_mpll_b_hdmi_div</b>	
	Default Value:	000b
	Access:	R/W
HDMI divider clock selector for MPLLB.		
14:12	<b>dp_ref_clk_mpll_b_div</b>	
	Default Value:	010b
	Access:	R/W
MPLLB reference clock divider control. The reference clock used for MPLLB calibration and locking can be divided by 2. Hence the total division ratio from the input reference clock is 1, 2 or 4.		
11:0	<b>dp_mpll_b_multplier</b>	
	Default Value:	1FCh
	Access:	R/W
MPLLB frequency multiplier control. Multiplies the reference clock. (See the MPLL Feedback Divider Ratio(N) Configuration table. The ref clock used by the MPLLB are generated after applying ref_clk_mpll_bdiv[2:0] division of the ref_pad_clk or ref_alt_clk.		

## SNPS\_PHY\_MPLLB\_FRACN1

<b>SNPS_PHY_MPLLB_FRACN1 - SNPS_PHY_MPLLB_FRACN1</b>						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Access:	R/W					
Size (in bits):	32					
Reset:	global					
Address:	168008h-16800Bh					
Name:	SNPS_PHY_MPLLB_FRACN1					
ShortName:	SNPS_PHY_MPLLB_FRACN1_PORT_A					
Reset:	global					
Address:	169008h-16900Bh					
Name:	SNPS_PHY_MPLLB_FRACN1					
ShortName:	SNPS_PHY_MPLLB_FRACN1_PORT_B					
Reset:	global					
Address:	16A008h-16A00Bh					
Name:	SNPS_PHY_MPLLB_FRACN1					
ShortName:	SNPS_PHY_MPLLB_FRACN1_PORT_C					
Reset:	global					
Address:	16B008h-16B00Bh					
Name:	SNPS_PHY_MPLLB_FRACN1					
ShortName:	SNPS_PHY_MPLLB_FRACN1_PORT_D					
Reset:	global					
Address:	16C008h-16C00Bh					
Name:	SNPS_PHY_MPLLB_FRACN1					
ShortName:	SNPS_PHY_MPLLB_FRACN1_PORT_TC1					
Reset:	global					
<b>This register is not reset by the device 2 FLR.</b>						
DWord	Bit	Description				
0	31	<b>dp_mpll_b_fracn_en</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> MPLLB fractional mode enable.	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					

## SNPS\_PHY\_MPLLB\_FRACN1 - SNPS\_PHY\_MPLLB\_FRACN1

	30	<b>dp_mpll_b_fracn_cfg_update_en</b>	
		Default Value:	1b
		Access:	R/W
	MPLLb config latch signal. Should be always set to "1".		
	29:16	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	15:0	<b>dp_mpll_b_fracn_den</b>	
		Default Value:	0001h
		Access:	R/W
MPLLb fractional denominator control. Controls MPLLb modulated frequency fractional ratio.			

## SNPS\_PHY\_MPLLB\_FRACN2

SNPS_PHY_MPLLB_FRACN2 - SNPS_PHY_MPLLB_FRACN2						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Access:	R/W					
Size (in bits):	32					
Reset:	global					
Address:	16800Ch-16800Fh					
Name:	SNPS_PHY_MPLLB_FRACN2					
ShortName:	SNPS_PHY_MPLLB_FRACN2_PORT_A					
Reset:	global					
Address:	16900Ch-16900Fh					
Name:	SNPS_PHY_MPLLB_FRACN2					
ShortName:	SNPS_PHY_MPLLB_FRACN2_PORT_B					
Reset:	global					
Address:	16A00Ch-16A00Fh					
Name:	SNPS_PHY_MPLLB_FRACN2					
ShortName:	SNPS_PHY_MPLLB_FRACN2_PORT_C					
Reset:	global					
Address:	16B00Ch-16B00Fh					
Name:	SNPS_PHY_MPLLB_FRACN2					
ShortName:	SNPS_PHY_MPLLB_FRACN2_PORT_D					
Reset:	global					
Address:	16C00Ch-16C00Fh					
Name:	SNPS_PHY_MPLLB_FRACN2					
ShortName:	SNPS_PHY_MPLLB_FRACN2_PORT_TC1					
Reset:	global					
<b>This register is not reset by the device 2 FLR.</b>						
DWord	Bit	Description				
0	31:16	<b>dp_mpll_b_fracn_rem</b> <table border="1"> <tr> <td>Default Value:</td> <td>0000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> MPLLB fractional remainder control. Controls the PLL modulated frequency fractional ratio.	Default Value:	0000h	Access:	R/W
Default Value:	0000h					
Access:	R/W					



## SNPS\_PHY\_MPLLB\_FRACN2 - SNPS\_PHY\_MPLLB\_FRACN2

	15:0	<b>dp_mpll_b_fracn_quot</b>
		Default Value: 0000h
		Access: R/W
		MPLLB fractional quotient control. Controls the PLL modulated frequency fractional ratio.



## SNPS\_PHY\_MPLLB\_SSCEN

SNPS_PHY_MPLLB_SSCEN - SNPS_PHY_MPLLB_SSCEN								
Register Space:	MMIO: 0/2/0							
Source:	BSpec							
Access:	R/W							
Size (in bits):	32							
Reset:	global							
Address:	168014h-168017h							
Name:	SNPS_PHY_MPLLB_SSCEN							
ShortName:	SNPS_PHY_MPLLB_SSCEN_PORT_A							
Reset:	global							
Address:	169014h-169017h							
Name:	SNPS_PHY_MPLLB_SSCEN							
ShortName:	SNPS_PHY_MPLLB_SSCEN_PORT_B							
Reset:	global							
Address:	16A014h-16A017h							
Name:	SNPS_PHY_MPLLB_SSCEN							
ShortName:	SNPS_PHY_MPLLB_SSCEN_PORT_C							
Reset:	global							
Address:	16B014h-16B017h							
Name:	SNPS_PHY_MPLLB_SSCEN							
ShortName:	SNPS_PHY_MPLLB_SSCEN_PORT_D							
Reset:	global							
Address:	16C014h-16C017h							
Name:	SNPS_PHY_MPLLB_SSCEN							
ShortName:	SNPS_PHY_MPLLB_SSCEN_PORT_TC1							
Reset:	global							
<b>This register is not reset by the device 2 FLR.</b>								
Defaults of this register are adjusted for 13.5G link rate with 100 MHz reference clock.								
DWord	Bit	Description						
0	31	<b>dp_mpll_b_ssc_en</b>						
		Access: R/W						
		SSC enable. Turns on SSC on mpll_b_div_clk output. Change only when txX_mpll_b_en is disabled.						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable <b>[Default]</b>
Value	Name							
0b	Disable							
1b	Enable <b>[Default]</b>							

SNPS_PHY_MPLLB_SSCEN - SNPS_PHY_MPLLB_SSCEN			
30	<b>dp_mpll_b_ssc_up_spread</b>		
	Access:	R/W	
	SSC profile control.		
	<b>Value</b>	<b>Name</b>	
	0b	[Default]	
	1b		
	29:10	<b>dp_mpll_b_ssc_peak</b>	
		Default Value:	1370Ah
		Access:	R/W
		SSC peak control. Controls the PPM shift amplitude of the SSC profile.	
9:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

## SNPS\_PHY\_MPLLB\_SSCSTEP

SNPS_PHY_MPLLB_SSCSTEP - SNPS_PHY_MPLLB_SSCSTEP						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Access:	R/W					
Size (in bits):	32					
Reset:	global					
Address:	168018h-16801Bh					
Name:	SNPS_PHY_MPLLB_SSCSTEP					
ShortName:	SNPS_PHY_MPLLB_SSCSTEP_PORT_A					
Reset:	global					
Address:	169018h-16901Bh					
Name:	SNPS_PHY_MPLLB_SSCSTEP					
ShortName:	SNPS_PHY_MPLLB_SSCSTEP_PORT_B					
Reset:	global					
Address:	16A018h-16A01Bh					
Name:	SNPS_PHY_MPLLB_SSCSTEP					
ShortName:	SNPS_PHY_MPLLB_SSCSTEP_PORT_C					
Reset:	global					
Address:	16B018h-16B01Bh					
Name:	SNPS_PHY_MPLLB_SSCSTEP					
ShortName:	SNPS_PHY_MPLLB_SSCSTEP_PORT_D					
Reset:	global					
Address:	16C018h-16C01Bh					
Name:	SNPS_PHY_MPLLB_SSCSTEP					
ShortName:	SNPS_PHY_MPLLB_SSCSTEP_PORT_TC1					
Reset:	global					
<b>This register is not reset by the device 2 FLR.</b>						
Defaults of this register are adjusted for 13.5G link rate with 100 MHz reference clock.						
DWord	Bit	Description				
0	31:11	<b>dp_mpll_b_ssc_stepsize</b> <table border="1"> <tr> <td>Default Value:</td> <td>19151h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> SSC step size. Controls the SSC profile step.	Default Value:	19151h	Access:	R/W
Default Value:	19151h					
Access:	R/W					



SNPS_PHY_MPLLB_SSCSTEP - SNPS_PHY_MPLLB_SSCSTEP		
	10:0	<b>Reserved</b>
		Access: RO
		Format: MBZ

## SNPS\_PHY\_MPLLB\_STATUS

<b>SNPS_PHY_MPLLB_STATUS - SNPS_PHY_MPLLB_STATUS</b>						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Access:	R/W					
Size (in bits):	32					
Reset:	global					
Address:	168010h-168013h					
Name:	SNPS_PHY_MPLLB_STATUS					
ShortName:	SNPS_PHY_MPLLB_STATUS_PORT_A					
Reset:	global					
Address:	169010h-169013h					
Name:	SNPS_PHY_MPLLB_STATUS					
ShortName:	SNPS_PHY_MPLLB_STATUS_PORT_B					
Reset:	global					
Address:	16A010h-16A013h					
Name:	SNPS_PHY_MPLLB_STATUS					
ShortName:	SNPS_PHY_MPLLB_STATUS_PORT_C					
Reset:	global					
Address:	16B010h-16B013h					
Name:	SNPS_PHY_MPLLB_STATUS					
ShortName:	SNPS_PHY_MPLLB_STATUS_PORT_D					
Reset:	global					
Address:	16C010h-16C013h					
Name:	SNPS_PHY_MPLLB_STATUS					
ShortName:	SNPS_PHY_MPLLB_STATUS_PORT_TC1					
Reset:	global					
<b>This register is not reset by the device 2 FLR.</b>						
DWord	Bit	Description				
0	31	<b>Reserved</b>				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	30	<b>dp_tx3_req</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table>	Default Value:	0b	Access:	R/WC
		Default Value:	0b			
Access:	R/WC					
DP TX0 lane request status indicator. Asserted when HW controls REQ/ACK handshake with PHY. SW should not initiate any REQ/ACK handshake with PHY while HW is in PSR.						

## SNPS\_PHY\_MPLLB\_STATUS - SNPS\_PHY\_MPLLB\_STATUS

29	<p><b>dp_tx3_ack</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>indicates the requested TX setting is completed. Stays asserted until the request input is de-asserted. Also asserts during lane reset. An ack can assert following a hardware generated TX lane request.</p>	Default Value:	0b	Access:	R/WC
Default Value:	0b				
Access:	R/WC				
28	<p><b>dp_tx2_req</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>DP TX0 lane request status indicator. Asserted when HW controls REQ/ACK handshake with PHY. SW should not initiate any REQ/ACK handshake with PHY while HW is in PSR.</p>	Default Value:	0b	Access:	R/WC
Default Value:	0b				
Access:	R/WC				
27	<p><b>dp_tx2_ack</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>indicates the requested TX setting is completed. Stays asserted until the request input is de-asserted. Also asserts during lane reset. An ack can assert following a hardware generated TX lane request.</p>	Default Value:	0b	Access:	R/WC
Default Value:	0b				
Access:	R/WC				
26	<p><b>dp_tx1_req</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>DP TX0 lane request status indicator. Asserted when HW controls REQ/ACK handshake with PHY. SW should not initiate any REQ/ACK handshake with PHY while HW is in PSR.</p>	Default Value:	0b	Access:	R/WC
Default Value:	0b				
Access:	R/WC				
25	<p><b>dp_tx1_ack</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>indicates the requested TX setting is completed. Stays asserted until the request input is de-asserted. Also asserts during lane reset. An ack can assert following a hardware generated TX lane request.</p>	Default Value:	0b	Access:	R/WC
Default Value:	0b				
Access:	R/WC				
24	<p><b>dp_tx0_req</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>DP TX0 lane request status indicator. Asserted when HW controls REQ/ACK handshake with PHY. SW should not initiate any REQ/ACK handshake with PHY while HW is in PSR.</p>	Default Value:	0b	Access:	R/WC
Default Value:	0b				
Access:	R/WC				

## SNPS\_PHY\_MPLLB\_STATUS - SNPS\_PHY\_MPLLB\_STATUS

23	<b>dp_tx0_ack</b>		
	Default Value:	0b	
	Access:	R/WC	
	<p>indicates the requested TX setting is completed. Stays asserted until the request input is de-asserted.</p> <p>Also asserts during lane reset.</p> <p>An ack can assert following a hardware generated TX lane request.</p>		
22:4	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
3:0	<b>hw_seq_state</b>		
	Access:	RO	
	This bit indicates the current HW sequencer state.		
	<b>Value</b>	<b>Name</b>	
	0000b	PHY_INIT <b>[Default]</b>	
	0001b	PLL_OFF	
	0010b	REQ_PLL_ON	
	0011b	PLL_ON_P3	
	0100b	LANE_RST	
	0101b	REQ_P0	
	0110b	LANES_OUT_OF_RST_P0	
	0111b	REQ_P3	
	1000b	WAIT_FOR_PLL_OFF_ACK	
	1001b	DRIVE_DPALT_DISABLE_SIGNALS	
	1010b	REQ_PSR_PSTATE	
	1011b	PSR_STATE	



## SNPS\_PHY\_REF\_CONTROL

<b>SNPS_PHY_REF_CONTROL - SNPS_PHY_REF_CONTROL</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Access:	R/W			
Size (in bits):	32			
Reset:	global			
Address:	168188h-16818Bh			
Name:	SNPS_PHY_REF_CONTROL			
ShortName:	SNPS_PHY_REF_CONTROL_PORT_A			
Reset:	global			
Address:	169188h-16918Bh			
Name:	SNPS_PHY_REF_CONTROL			
ShortName:	SNPS_PHY_REF_CONTROL_PORT_B			
Reset:	global			
Address:	16A188h-16A18Bh			
Name:	SNPS_PHY_REF_CONTROL			
ShortName:	SNPS_PHY_REF_CONTROL_PORT_C			
Reset:	global			
Address:	16B188h-16B18Bh			
Name:	SNPS_PHY_REF_CONTROL			
ShortName:	SNPS_PHY_REF_CONTROL_PORT_D			
Reset:	global			
Address:	16C188h-16C18Bh			
Name:	SNPS_PHY_REF_CONTROL			
ShortName:	SNPS_PHY_REF_CONTROL_PORT_TC1			
Reset:	global			
<b>This register is not reset by the device 2 FLR.</b>				
DWord	Bit	Description		
0	31:27	<p><b>ref_range</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>Specifies the frequency range of the input reference clock (post ref_clk_div2_en division if any). Any change in this input must be done while dp_ref_clken=0 and ss_ref_clken=0 and phy_reset=1 or be followed by phy_reset assertion before using the phy. This value is ignored for the TC1 instance of this register. The type-C subsystem has a separate register to control it.</p>	Access:	R/W
Access:	R/W			



## SNPS\_PHY\_REF\_CONTROL - SNPS\_PHY\_REF\_CONTROL

		Value	Name	Description
		00000b		19.2 MHz - 26.0 MHz
		00001b		26.1 MHz - 52.0 MHz
		00010b		52.1 MHz - 78.0 MHz
		00011b	<b>[Default]</b>	78.1 MHz - 104.0 MHz
		00100b		104.1 MHz - 130.0 MHz
		00101b		130.1 MHz - 156.0 MHz
		00110b		156.1 MHz - 182.0 MHz
		00111b		182.1 MHz - 200.0 MHz
26	<b>dp_ref_clk_en</b>			
	Access:			R/W
	<p>This bit when set enables the MPLL reference clock for the PHY.</p> <p>This bit must remain de-asserted until the reference clock is running at the appropriate frequency.</p> <p>The clock must be glitch-free at the primary reference clock input to the PHY.</p> <p>PHY CR interface is not available during the time reference clock is suspended.</p>			
		Value	Name	
		0b	Ref clock is not enabled <b>[Default]</b>	
		1b	Ref clock is enabled	
25	<b>dp_ref_clk_req</b>			
	Access:			RO
	<p>The purpose of this bit is to request reference clock to the PHY.</p> <p>Reference clock to the PHY cannot be disabled when this bit is set.</p>			
		Value	Name	
		0b	Ref clock can be disabled <b>[Default]</b>	
		1b	Ref clock cannot be disabled	
24	<b>refclk_mux_select</b>			
	Access:			RO
	<p>The purpose of this bit is read the current status of reference clock mux select for the type-C PHY.</p> <p>This bit will be set by SoC for 5th (type-C PORT_TC1) DE Shim instance only, and comes from the strap that selects between native and type-C connectivity for the PHY.</p>			
		Value	Name	Description
		1b	100 MHz	PHY is configured for native DP and HDMI connections.
		0b	38.4 MHz <b>[Default]</b>	PHY is configured for type-C connections.
23:16	<b>Reserved</b>			
	Access:			RO
	Format:			MBZ

## SNPS\_PHY\_REF\_CONTROL - SNPS\_PHY\_REF\_CONTROL

15	<b>Filter PLL Enable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Default of this register bit is set to '1' so that all Combo PHY PLLs will pick up filtered reference clock automatically. SoC will fan out this register to all 4 combo PHY instances. XCU unit has mux selection before the filter. Note that filter is always selected. In filter bypass output reference clock will be 38.4 MHz.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 30%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Filter PLL disabled.</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Filter PLL enabled.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0b	Disable	Filter PLL disabled.	1b	Enable	Filter PLL enabled.													
Access:	R/W																									
Value	Name	Description																								
0b	Disable	Filter PLL disabled.																								
1b	Enable	Filter PLL enabled.																								
14	<b>Filter PLL Lock</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> </table> <p>This fields indicates the status of the PLL Lock.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not locked or not enabled</td> </tr> <tr> <td>1b</td> <td>Locked</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0b	Not locked or not enabled	1b	Locked																
Access:	RO																									
Value	Name																									
0b	Not locked or not enabled																									
1b	Locked																									
13	<b>Filter PLL input mux select</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>For additional details, please review genlock page. This field selects the PLL input mux between internal 38.4 MHz crystal and external genlock reference. During reset, the genlock filter PLL locks with 38.4 MHz crystal because genlock won't be enabled until after boot. XCU unit has mux selection before the filter. Note that filter is always selected. When genlock is started after boot:the driver has to switch over to the genlock reference (secondary). Refer to the table below.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">Mode</th> <th style="width: 25%;">Reference clock</th> <th style="width: 25%;">secondary genlock mux select</th> <th style="width: 25%;">PLL output</th> </tr> </thead> <tbody> <tr> <td>Non genlock</td> <td>38.4 MHz crystal</td> <td>0</td> <td>100 MHz</td> </tr> <tr> <td>genlock primary</td> <td>38.4 MHz crystal</td> <td>0</td> <td>100 MHz</td> </tr> <tr> <td>genlock secondary</td> <td>external genlock reference</td> <td>1</td> <td>100 MHz</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Non-genlock <b>[Default]</b></td> </tr> <tr> <td>1b</td> <td>genlock</td> </tr> </tbody> </table>	Access:	R/W	Mode	Reference clock	secondary genlock mux select	PLL output	Non genlock	38.4 MHz crystal	0	100 MHz	genlock primary	38.4 MHz crystal	0	100 MHz	genlock secondary	external genlock reference	1	100 MHz	Value	Name	0b	Non-genlock <b>[Default]</b>	1b	genlock
Access:	R/W																									
Mode	Reference clock	secondary genlock mux select	PLL output																							
Non genlock	38.4 MHz crystal	0	100 MHz																							
genlock primary	38.4 MHz crystal	0	100 MHz																							
genlock secondary	external genlock reference	1	100 MHz																							
Value	Name																									
0b	Non-genlock <b>[Default]</b>																									
1b	genlock																									
12:0	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																				
Access:	RO																									
Format:	MBZ																									

## SNPS\_PHY\_TX\_COMMON

SNPS_PHY_TX_COMMON - SNPS_PHY_TX_COMMON						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Access:	R/W					
Size (in bits):	32					
Reset:	global					
Address:	168100h-168103h					
Name:	SNPS_PHY_TX_COMMON					
ShortName:	SNPS_PHY_TX_COMMON_PORT_A					
Reset:	global					
Address:	169100h-169103h					
Name:	SNPS_PHY_TX_COMMON					
ShortName:	SNPS_PHY_TX_COMMON_PORT_B					
Reset:	global					
Address:	16A100h-16A103h					
Name:	SNPS_PHY_TX_COMMON					
ShortName:	SNPS_PHY_TX_COMMON_PORT_C					
Reset:	global					
Address:	16B100h-16B103h					
Name:	SNPS_PHY_TX_COMMON					
ShortName:	SNPS_PHY_TX_COMMON_PORT_D					
Reset:	global					
Address:	16C100h-16C103h					
Name:	SNPS_PHY_TX_COMMON					
ShortName:	SNPS_PHY_TX_COMMON_PORT_TC1					
Reset:	global					
<b>This register is not reset by the device 2 FLR.</b>						
DWord	Bit	Description				
0	31	<b>Reserved</b>				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	30	<b>dp_tx_invert</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
		Default Value:	0b			
Access:	R/W					
Invert logical sense of _p and _m signals. This is only polarity inversion.						

## SNPS\_PHY\_TX\_COMMON - SNPS\_PHY\_TX\_COMMON

	29:27	<b>dp_tx_term_ctrl</b>	
		Default Value:	010b
		Access:	R/W
	TX termination control.		
	26	<b>dp_tx_vregdrv_byp</b>	
		Default Value:	0b
		Access:	R/W
	Bypasses the DP TX regulator and uses VPTX directly.		
	25:0	<b>Reserved</b>	
Access:		RO	
Format:		MBZ	

## SNPS\_PHY\_TX\_EQ

SNPS_PHY_TX_EQ - SNPS_PHY_TX_EQ	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Reset:	global
Address:	168300h-168303h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN0_PORT_A
Reset:	global
Address:	168310h-168313h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN1_PORT_A
Reset:	global
Address:	168320h-168323h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN2_PORT_A
Reset:	global
Address:	168330h-168333h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN3_PORT_A
Reset:	global
Address:	169300h-169303h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN0_PORT_B
Reset:	global
Address:	169310h-169313h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN1_PORT_B
Reset:	global
Address:	169320h-169323h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN2_PORT_B
Reset:	global
Address:	169330h-169333h



<b>SNPS_PHY_TX_EQ - SNPS_PHY_TX_EQ</b>	
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN3_PORT_B
Reset:	global
Address:	16A300h-16A303h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN0_PORT_C
Reset:	global
Address:	16A310h-16A313h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN1_PORT_C
Reset:	global
Address:	16A320h-16A323h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN2_PORT_C
Reset:	global
Address:	16A330h-16A333h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN3_PORT_C
Reset:	global
Address:	16B300h-16B303h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN0_PORT_D
Reset:	global
Address:	16B310h-16B313h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN1_PORT_D
Reset:	global
Address:	16B320h-16B323h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN2_PORT_D
Reset:	global
Address:	16B330h-16B333h
Name:	SNPS_PHY_TX_EQ
ShortName:	SNPS_PHY_TX_EQ_LN3_PORT_D
Reset:	global
Address:	16C300h-16C303h

## SNPS\_PHY\_TX\_EQ - SNPS\_PHY\_TX\_EQ

Name: SNPS\_PHY\_TX\_EQ  
 ShortName: SNPS\_PHY\_TX\_EQ\_LN0\_PORT\_TC1  
 Reset: global

Address: 16C310h-16C313h  
 Name: SNPS\_PHY\_TX\_EQ  
 ShortName: SNPS\_PHY\_TX\_EQ\_LN1\_PORT\_TC1  
 Reset: global

Address: 16C320h-16C323h  
 Name: SNPS\_PHY\_TX\_EQ  
 ShortName: SNPS\_PHY\_TX\_EQ\_LN2\_PORT\_TC1  
 Reset: global

Address: 16C330h-16C333h  
 Name: SNPS\_PHY\_TX\_EQ  
 ShortName: SNPS\_PHY\_TX\_EQ\_LN3\_PORT\_TC1  
 Reset: global

**This register is not reset by the device 2 FLR.**

DWord	Bit	Description			
0	31	<b>dp_tx_bypass_eq_calc</b>			
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>bypass eq calculated values.</p>	Default Value:	0b	Access:
	Default Value:	0b			
	Access:	R/W			
	30:24	<b>Reserved</b>			
		Access:	RO		
		Format:	MBZ		
	23:18	<b>dp_tx_eq_main</b>			
		Default Value:	000000b		
		Access:	R/W		
			main EQ level adj.		
	17:16	<b>Reserved</b>			
		Access:	RO		
		Format:	MBZ		
	15:10	<b>dp_tx_eq_post</b>			
		Default Value:	000000b		
		Access:	R/W		
			post EQ level adj.		

SNPS_PHY_TX_EQ - SNPS_PHY_TX_EQ		
	9:8	<b>Reserved</b>
		Access: RO
		Format: MBZ
	7:2	<b>dp_tx_eq_pre</b>
		Default Value: 000000b
		Access: R/W
		pre EQ level adj.
	1:0	<b>Reserved</b>
		Access: RO
Format: MBZ		



## SNPS\_PHY\_TX\_REQ

<b>SNPS_PHY_TX_REQ - SNPS_PHY_TX_REQ</b>						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Access:	R/W					
Size (in bits):	32					
Reset:	global					
Address:	168200h-168203h					
Name:	SNPS_PHY_TX_REQ					
ShortName:	SNPS_PHY_TX_REQ_PORT_A					
Reset:	global					
Address:	169200h-169203h					
Name:	SNPS_PHY_TX_REQ					
ShortName:	SNPS_PHY_TX_REQ_PORT_B					
Reset:	global					
Address:	16A200h-16A203h					
Name:	SNPS_PHY_TX_REQ					
ShortName:	SNPS_PHY_TX_REQ_PORT_C					
Reset:	global					
Address:	16B200h-16B203h					
Name:	SNPS_PHY_TX_REQ					
ShortName:	SNPS_PHY_TX_REQ_PORT_D					
Reset:	global					
Address:	16C200h-16C203h					
Name:	SNPS_PHY_TX_REQ					
ShortName:	SNPS_PHY_TX_REQ_PORT_TC1					
Reset:	global					
<b>This register is not reset by the device 2 FLR.</b>						
DWord	Bit	Description				
0	31:30	<p><b>Lane disable power state in PSR</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register field defines power state when lane is disabled in PSR cases. Shim HW uses this power state when lane enables are de-asserted in P0 (mission mode). A PSR entry is assumed when lane enables are de-asserted and this field is programmed to a non-default value.</p>	Default Value:	11b	Access:	R/W
Default Value:	11b					
Access:	R/W					

## SNPS\_PHY\_TX\_REQ - SNPS\_PHY\_TX\_REQ

29:19	<b>Reserved</b>		
	Access:		RO
	Format:		MBZ
18:16	<b>dp_tx_rate</b>		
	Access:		R/W
	TX data rate. Selects the baud rate for transmit path.		
	<b>Value</b>	<b>Name</b>	
	000b	baud <b>[Default]</b>	
	001b	baud/2	
	010b	baud/4	
15	<b>dp_tx0_lpd</b>		
	Default Value:		0b
	Access:		R/W
	lane power down. If tx0_pstate[1:0] input is set to P2, it takes priority over tx0_lpd and the transmitter is placed in P2 state.		
14	<b>dp_tx1_lpd</b>		
	Default Value:		0b
	Access:		R/W
	lane power down. Refer to description for dp_tx0_lpd.		
13	<b>dp_tx2_lpd</b>		
	Default Value:		0b
	Access:		R/W
	lane power down. Refer to description for dp_tx0_lpd.		
12	<b>dp_tx3_lpd</b>		
	Default Value:		0b
	Access:		R/W
	lane power down. Refer to description for dp_tx0_lpd.		
11:4	<b>Reserved</b>		
	Access:		RO
	Format:		MBZ

SNPS_PHY_TX_REQ - SNPS_PHY_TX_REQ												
	3:2	<b>dp_tx_width</b>										
		Access: R/W										
		TX data width.										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8-bit</td> </tr> <tr> <td>01b</td> <td>10-bit</td> </tr> <tr> <td>10b</td> <td>16-bit</td> </tr> <tr> <td>11b</td> <td>20-bit <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	00b	8-bit	01b	10-bit	10b	16-bit	11b	20-bit <b>[Default]</b>
		Value	Name									
		00b	8-bit									
	01b	10-bit										
10b	16-bit											
11b	20-bit <b>[Default]</b>											
	1:0	<b>Reserved</b>										
		Access: RO										
		Format: MBZ										



## SNPS\_PHY\_TYPEC\_STATUS

<b>SNPS_PHY_TYPEC_STATUS - SNPS_PHY_TYPEC_STATUS</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Access:	R/W			
Size (in bits):	32			
Reset:	global			
Address:	168400h-168403h			
Name:	SNPS_PHY_TYPEC_STATUS			
ShortName:	SNPS_PHY_TYPEC_STATUS_PORT_A			
Reset:	global			
Address:	169400h-169403h			
Name:	SNPS_PHY_TYPEC_STATUS			
ShortName:	SNPS_PHY_TYPEC_STATUS_PORT_B			
Reset:	global			
Address:	16A400h-16A403h			
Name:	SNPS_PHY_TYPEC_STATUS			
ShortName:	SNPS_PHY_TYPEC_STATUS_PORT_C			
Reset:	global			
Address:	16B400h-16B403h			
Name:	SNPS_PHY_TYPEC_STATUS			
ShortName:	SNPS_PHY_TYPEC_STATUS_PORT_D			
Reset:	global			
Address:	16C400h-16C403h			
Name:	SNPS_PHY_TYPEC_STATUS			
ShortName:	SNPS_PHY_TYPEC_STATUS_PORT_TC1			
Reset:	global			
<b>This register is not reset by the device 2 FLR.</b>				
DWord	Bit	Description		
0	31	<p><b>dpalt_disable live status</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>DP Alt-mode Disable/Enable request.            TCA asserts this signal to tell the DP controller that DP alt mode is disabled. The DP controller should disable lanes it controls and respond with dpalt_disable_ack.            TCA de-asserts this signal to let the DP controller know that DP alt mode is required. The DP controller should configure and enable lanes it controls.</p>	Access:	RO
Access:	RO			

## SNPS\_PHY\_TYPEC\_STATUS - SNPS\_PHY\_TYPEC\_STATUS

30	<b>dpalt_disable_ack_status</b>		RO
		Access:	
		<p>This is a status signal for driver to read.</p> <p>This bit indicates DP controller acknowledge to DP Alt mode disable/enable request. This is in response to dpalt_disable request from TCA.</p>	
29	<b>dpalt_dp4</b>		RO
		Access:	
		<p>DP ALT mode DP2/DP4 indication - whether 2 lanes or 4 lanes are accessible to DP controller. DP2 always uses the lower 2 TX lanes.</p>	
		<b>Value</b>	<b>Name</b>
		0b	2 lanes accessible <b>[Default]</b>
		1b	4 lanes accessible
28	<b>dpalt_disable_ack</b>		R/W
		Access:	
		<p>SW asserts this signal in response to dpalt_disable request from TCA only when PHY_MISC1[select_SW_seq] register bit is set.</p> <p>This bit should be at default when PHY_MISC1[select_SW_seq] register bit is not set.</p>	
27:0	<b>Reserved</b>		
		Access:	RO
		Format:	MBZ



## Soft Scratch

<b>SOFT_SCRATCH - Soft Scratch</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	512	
These are 16 dword software scratchpad dword registers defined for use.		
<b>Programming Notes</b>		
These registers are saved in the power context		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0..15	511:0	<b>Scratch</b>
		Access: R/W

## South Display Engine Interrupt Bit Definition

South Display Engine Interrupt Bit Definition		
Register Space:	MMIO: 0/2/0	
Address:	C4000h-C400Fh	
Name:	South Display Engine Interrupts	
ShortName:	SDE_INTERRUPT	
Reset:	soft	
<p>South Display Engine (SDE) interrupt bits come from events within the south display engine. The SDE_IIR bits are ORed together to generate the South/PCH Display Interrupt Event which will appear in the North Display Engine Interrupt Control Registers. The South Display Engine Interrupt Control Registers all share the same bit definitions from this table.</p>		
Programming Notes		
<p>Due to the possibility of back to back Hotplug events it is recommended that software filters the value read from the Hotplug ISRs.</p>		
<p>A wake pin is driven with the inverted value of the south display interrupt event line. The output of the wake pin is used to exit any power state that may prevent the interrupt from propagating to driver. When any interrupt is enabled, the I/O buffer will be enabled for the Wake pin.</p>		
<p>The hotplug typeC interrupts here are only for hotplug on a type-C PHY using a native DP or HDMI connector. Hotplug with type-C connector is covered in a separate type-C hotplug interrupt section.</p>		
DWord	Bit	Description
0	31	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	30:26	<b>Reserved</b>
Access: RO		
Format: MBZ		
25	<b>Hotplug TypeC Port 1</b> The ISR indicates the live value of the hotplug line when hotplug detect is enabled. The IIR is set on either a short or long pulse detection status in the Digital Port Hot Plug Control Register. See note on hotplug typeC interrupts.	
24	<b>Reserved</b>	
	Access: RO	
Format: MBZ		
23	<b>Gmbus</b> This is an active high pulse when any of the events unmasked events in GMBUS4 Interrupt Mask register occur.	

## South Display Engine Interrupt Bit Definition

22:20	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
19	<b>Hotplug DDID</b> The ISR indicates the live value of the hotplug line when hotplug detect is enabled. The IIR is set on either a short or long pulse detection status in the Digital Port Hot Plug Control Register.	
18	<b>Hotplug DDIC</b> The ISR indicates the live value of the hotplug line when hotplug detect is enabled. The IIR is set on either a short or long pulse detection status in the Digital Port Hot Plug Control Register.	
17	<b>Hotplug DDIB</b> The ISR indicates the live value of the hotplug line when hotplug detect is enabled. The IIR is set on either a short or long pulse detection status in the Digital Port Hot Plug Control Register.	
16	<b>Hotplug DDIA</b> The ISR indicates the live value of the hotplug line when hotplug detect is enabled. The IIR is set on either a short or long pulse detection status in the Digital Port Hot Plug Control Register.	
15:10	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
9	<b>SCDC TypeC Port 1</b> The IIR is set when a HDMI 2.0 SCDC read request event is detected. The ISR is active high level signal that will indicate if the read request (RR) is still active.	
8:4	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
3	<b>SCDC DDID</b> The IIR is set when a HDMI 2.0 SCDC read request event is detected. The ISR is active high level signal that will indicate if the read request (RR) is still active.	
2	<b>SCDC DDIC</b> The IIR is set when a HDMI 2.0 SCDC read request event is detected. The ISR is active high level signal that will indicate if the read request (RR) is still active.	
1	<b>SCDC DDIB</b> The IIR is set when a HDMI 2.0 SCDC read request event is detected. The ISR is active high level signal that will indicate if the read request (RR) is still active.	
0	<b>SCDC DDIA</b> The IIR is set when a HDMI 2.0 SCDC read request event is detected. The ISR is active high level signal that will indicate if the read request (RR) is still active.	



## SPI\_ERROR\_OPTIONROMBAR\_ADDRESS

SPI_ERROR_OPTIONROMBAR_ADDRESS - SPI_ERROR_OPTIONROMBAR_ADDRESS			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	1020B8h		
Programming Notes			
This register records the OptionROM BAR SPI address which resulted in a SPI access error.			
DWord	Bit	Description	
0	31:0	<b>PrimarySPIAddress</b>	
		Access:	R/W One Clear
		_Custom_GTIReset:	BUS
		This register contains the SPI address offset which had an error from a OptionROM BAR source.	



## SPI\_ERROR\_PRIMARY\_ADDRESS

SPI_ERROR_PRIMARY_ADDRESS - SPI_ERROR_PRIMARY_ADDRESS		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	1020B4h	
<b>Programming Notes</b>		
This register records the Primary SPI address which resulted in a SPI access error.		
DWord	Bit	Description
0	31:0	<b>PrimarySPIAddress</b>
		Access: R/W One Clear
		_Custom_GTIReset: BUS
		This register contains the SPI address offset which had an error from a Primary source..

## SPI\_ERROR\_SRC

SPI_ERROR_SRC - SPI_ERROR_SRC		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	1020B0h	
Programming Notes		
This register records SPI access error information.		
DWord	Bit	Description
0	31:12	<b>SPARE</b>
		Access: R/W One Clear
	_Custom_GTIReset: BUS	
	Spare.	
	11	<b>SPARE3</b>
		Access: R/W One Clear
_Custom_GTIReset: BUS		
Spare.		
10:9	<b>GSC_SPI_ERROR_OPCODE</b>	
	Access: R/W One Clear	
_Custom_GTIReset: BUS		
gSC SPI access error opcode (00=Write, 01=Read, 10=Erase, 11=Reserved).		
8	<b>GSC_SPI_ERROR</b>	
	Access: R/W One Clear	
_Custom_GTIReset: BUS		
0=No gSC SPI access error. 1=gSC SPI access error occurred.		
7	<b>SPARE2</b>	
	Access: R/W One Clear	
_Custom_GTIReset: BUS		
Spare.		
6:5	<b>OPTIONROMBAR_SPI_ERROR_OPCODE</b>	
	Access: R/W One Clear	
_Custom_GTIReset: BUS		
OPTIONROMBAR SPI access error opcode (00=Write, 01=Read, 10=Erase, 11=Reserved).		

<b>SPI_ERROR_SRC - SPI_ERROR_SRC</b>	
4	<b>OPTIONROMBAR_SPI_ERROR</b>
	Access: R/W One Clear
	_Custom_GTIReset: BUS
	0=No OptionROMBAR SPI access error. 1=OptionROMBAR SPI access error occurred.
3	<b>SPARE1</b>
	Access: R/W One Clear
	_Custom_GTIReset: BUS
	Spare.
2:1	<b>PRIMARY_SPI_ERROR_OPCODE</b>
	Access: R/W One Clear
	_Custom_GTIReset: BUS
	OPTIONROMBAR SPI access error opcode (00=Write, 01=Read, 10=Erase, 11=Reserved).
0	<b>PRIMARY_SPI_ERROR</b>
	Access: R/W One Clear
	_Custom_GTIReset: BUS
	0=No Primary SPI access error. 1=Primary SPI access error occurred.

## SPI\_STATIC\_REGIONS

SPISTATICREGIONS - SPI_STATIC_REGIONS			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	102090h		
Programming Notes			
Write-able via BIOS PG, if needed. This register would be updated for work-around purposes only.			
DWord	Bit	Description	
0	31:17	<b>SPARE</b>	
		Default Value:	0000h
		Access:	RO
		_Custom_GTIReset:	BUS
			Spare for future usage.
	16	<b>Remove OROM exposure</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
			0 - OptionROM Bar is write-able 1 - OptionROM Bar is RO gSC will program this to the appropriate value
	15:8	<b>Reserved</b>	
		Access:	RO
Format:		MBZ	
7:0	<b>OPTIONROMSPIREGIONID</b>		
	Default Value:	02h	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
		This register supplies the OptionROM BAR associated RegionID for SPI accesses.	



## SRD\_CTL

<b>SRD_CTL</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	60800h-60803h			
Name:	Transcoder SRD Control			
ShortName:	SRD_CTL_A			
Reset:	soft			
Address:	61800h-61803h			
Name:	Transcoder SRD Control			
ShortName:	SRD_CTL_B			
Reset:	soft			
Address:	62800h-62803h			
Name:	Transcoder SRD Control			
ShortName:	SRD_CTL_C			
Reset:	soft			
Address:	63800h-63803h			
Name:	Transcoder SRD Control			
ShortName:	SRD_CTL_D			
Reset:	soft			
Restriction : PSR needs to be enabled only when at least one plane is enabled.				
<b>Programming Notes</b>				
To use FBC modification tracking for idleness calculations when FBC is disabled, program FBC_CTL CPU Fence Enable, FBC_CONTROL_SA_REGISTER, FBC_CPU_FENCE_OFFSET_REGISTER, FBC_RT_BASE_ADDR_REGISTER, and BLITTER_TRACKING_REGISTER as they are programmed when FBC is enabled.				
Cursor front buffer modifications are not tracked in hardware. If the cursor front buffer is modified, touch (write without changing) any cursor register to trigger the PSR idleness tracking.				
<b>Restriction</b>				
Only the SRD Enable and Single Frame Update Enable fields can be changed while SRD is enabled. The other fields must not be changed while SRD is enabled.				
DWord	Bit	Description		
0	31	<b>SRD Enable</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This bit enables the Self Refreshing Display function. Updates will take place at the start of the next vertical blank. The port will send SRD VDMs while enabled. When idleness conditions have been met for the programmed number of idle frames, hardware will enter SRD (sleep) and can</p>	Access:	R/W
Access:	R/W			

<b>SRD_CTL</b>									
	<p>disable the link and stop fetching data from memory. When activity occurs, hardware will exit SRD (wake) and re-enable the link and resume fetching data from memory.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>SRD must not be enabled when the PSR Setup time from DPCD 00071h is greater than the time for vertical blank minus one line.</p> <p>SRD must not be enabled together with Interlacing, Black Frame Insertion (BFI), or audio on the same transcoder.</p>	Value	Name	0b	Disable	1b	Enable		
Value	Name								
0b	Disable								
1b	Enable								
30	<p><b>Single Frame Update Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field enables the single frame update mode where a plane flip will cause a single frame to be sent to the receiver. Updates to this field will take effect at the next vertical blank.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Set register PIPE_MISC field Change Mask for Vblank Vsync Int to 1b (Masked) if vblank or vsync interrupts will be used together with single frame update.</p> <p style="text-align: center;"><b>Workaround</b></p> <p>When Single Frame Update is enabled, the CRC must be disabled for panel compatibility.</p> <p style="text-align: center;"><b>Restriction</b></p> <p>This mode should only be enabled with link standby.</p>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable
Access:	Double Buffered								
Value	Name								
0b	Disable								
1b	Enable								
29	<p><b>Context restore to PSR Active</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field restores eDP context to PSR Active on a context restore.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>This field is used for hardware communication. Software must not change this field.</p>	Access:	R/W	Value	Name	0b	Disable	1b	Enable
Access:	R/W								
Value	Name								
0b	Disable								
1b	Enable								

## SRD\_CTL

28	<b>Adaptive Sync Frame Update</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field enables the Adaptive Sync Frame Update mode where a flip will cause a single frame to be sent to the receiver. Updates to this field will take effect at the next vertical blank. This field must be enabled with VRR enable.</p> <p>Restriction : This mode should only be enabled with the SRD Link Disable mode. This mode does not support VRR Max Shift. However, normal and flipline VRR modes are supported.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table> <div style="border: 1px solid black; background-color: #e6f2ff; padding: 5px; margin-top: 10px; text-align: center;"> <b>Programming Notes</b> </div> <p>Set register PIPE_MISC field <b>Change Mask for Vblank Vsync Int</b> to 1b (Masked) if vblank or vsync interrupts will be used together with single frame update.</p>	Access:	R/W	Value	Name	0b	Disable	1b	Enable
Access:	R/W									
Value	Name									
0b	Disable									
1b	Enable									
27	<b>Link Ctrl</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field controls the behavior of the link when in SRD (sleeping). The timing generator and pixel data fetches are disabled when the link is disabled. Only pixel data fetches are disabled when the link is in standby.</p> <p>This field is ignored by transcoder A/B/C since they only operate in standby.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 20%; text-align: center;">Value</th> <th style="width: 20%; text-align: center;">Name</th> <th style="width: 60%; text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> <td style="text-align: center;">Link is disabled when in SRD (sleeping)</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0b	Disable	Link is disabled when in SRD (sleeping)
Access:	R/W									
Value	Name	Description								
0b	Disable	Link is disabled when in SRD (sleeping)								
26:25	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
24:20	<b>Max Sleep Time</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">00001b 1/8 second</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field is the maximum time to spend in SRD (sleeping). It is programmed in increments of approximately 1/8 a second. Programming all 1s gives ~3.875 seconds.</p> <div style="border: 1px solid black; background-color: #e6f2ff; padding: 5px; margin-top: 10px; text-align: center;"> <b>Restriction</b> </div> <p>Programming all 0s is invalid.</p>	Default Value:	00001b 1/8 second	Access:	R/W				
Default Value:	00001b 1/8 second									
Access:	R/W									
19:17	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									



SRD_CTL				
16:14	<b>Reserved</b>			
	Access:	RO		
	Format:	MBZ		
	13	<b>Reserved</b>		
		Access:	R/W	
	12	<b>Reserved</b>		
		Access:	R/W	
	11	<b>TP2 TP3 Select</b>		
		Access:	R/W	
		This field controls whether TP1 is followed by TP2 or TP3 for training the link on exiting SRD (waking).		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	TP2	Use TP1 followed by TP2
1b		TP3	Use TP1 followed by TP3	
<b>Programming Notes</b>				
This bit impacts PSR2. Clear it before enabling PSR2 and do not set it while PSR2 is enabled.				
10		<b>CRC Enable</b>		
		Access:	R/W	
	This field controls whether the PSR CRC value will be placed in the VSC packet.			
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0b	Disable	Disable CRC output in VSC. VSC packet CRC value will be populated by VIDEO_DIP_DATA.	
	1b	Enable	Enable CRC output in VSC. VSC packet CRC value will be populated by the calculated CRC value.	
	<b>Programming Notes</b>			
	When CRC is enabled, the Max Sleep Timer should be disabled to provide additional power savings. Disable the Max Sleep Timer by setting register 0x6F860 bit 28 to 1. Re-enable the Max Sleep Timer by clearing register 0x6F860 bit 28 to 0.			
	<b>Workaround</b>			
	When Single Frame Update is enabled, the CRC must be disabled for panel compatibility.			
9:8	<b>TP2 TP3 Time</b>			
	Access:	R/W		
	This field selects the TP2 or TP3 time when training the link on exiting SRD (waking).			
	<b>Value</b>	<b>Name</b>		
	00b	500us		
01b	100us			

SRD_CTL		
	10b	2.5ms
	11b	0us Skip TP2/TP3
7:6	<b>TP4 time</b>	
	Access: R/W	
	This field selects the TP4 time when training the link on exiting SRD (waking). If this field is set to any value other than "11", TP4 pattern will be sent at PSR reentry.	
	<b>Value</b>	<b>Name</b>
	00b	500 us
	01b	100 us
	10b	2.5 ms
	11b	0 us
		Skip TP4
	<b>Programming Notes</b>	
<b>Always program TP4 to 11b.</b>		
5:4	<b>TP1 Time</b>	
	Access: R/W	
	This field selects the TP1 time when training the link on exiting SRD (waking).	
	<b>Value</b>	<b>Name</b>
	00b	500us
	01b	100us
	10b	2.5ms
	11b	0us
		Skip TP1
	3:0	<b>Idle Frames</b>
Default Value:		0001b 1 idle frame
Access:		R/W
This field is the number of idle frames required before entering SRD (sleeping).		

## SRD\_PERF\_CNT

<b>SRD_PERF_CNT</b>				
Register Space:	MMIO: 0/2/0			
Access:	Write/Read Status			
Size (in bits):	32			
Address:	60844h-60847h			
Name:	Transcoder SRD Performance Counter			
ShortName:	SRD_PERF_CNT_A			
Reset:	soft			
Address:	61844h-61847h			
Name:	Transcoder SRD Performance Counter			
ShortName:	SRD_PERF_CNT_B			
Reset:	soft			
Address:	62844h-62847h			
Name:	Transcoder SRD Performance Counter			
ShortName:	SRD_PERF_CNT_C			
Reset:	soft			
Address:	63844h-63847h			
Name:	Transcoder SRD Performance Counter			
ShortName:	SRD_PERF_CNT_D			
Reset:	soft			
DWord	Bit	Description		
0	31:24	<b>Reserved</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
0	23:0	<b>SRD Perf Cnt</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Access:</td> <td>Write/Read Status</td> </tr> </table> <p>This field increments every millisecond while in SRD (sleeping) and the display CD clock is running. It will stop incrementing when out of SRD (awake), then resume when back in SRD (sleeping). The value is maintained while SRD is disabled, and counting will resume from the previous value when SRD is re-enabled. Writes to this register will set the count to the written value, then it will increment from that value onwards.</p>	Access:	Write/Read Status
Access:	Write/Read Status			



## SRD\_STATUS

<b>SRD_STATUS</b>				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	60840h-60843h			
Name:	Transcoder SRD Status			
ShortName:	SRD_STATUS_A			
Reset:	soft			
Address:	61840h-61843h			
Name:	Transcoder SRD Status			
ShortName:	SRD_STATUS_B			
Reset:	soft			
Address:	62840h-62843h			
Name:	Transcoder SRD Status			
ShortName:	SRD_STATUS_C			
Reset:	soft			
Address:	63840h-63843h			
Name:	Transcoder SRD Status			
ShortName:	SRD_STATUS_D			
Reset:	soft			
DWord	Bit	Description		
0	31:29	<b>SRD State</b>		
		Access: RO		
		This field indicates the live state of SRD		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		000b	IDLE	Reset state
		001b	SRDONACK	Wait for TG/Stream to send on frame of data after SRD conditions are met
		010b	SRDENT	SRD entry with Link OFF
		011b	BUFOFF	Wait for buffer turn off
		100b	BUFON	Wait for buffer turn on
		101b	AUXACK	Wait for AUX to acknowledge on SRD exit
110b	SRDOFFACK	Wait for TG/Stream to acknowledge the SRD VDM exit		
111b	SRDENT_ON	SRD entry with Link ON		
Others	Reserved	Reserved		

<b>SRD_STATUS</b>			
28	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
27:26	<b>Link Status</b>		
	Access:	RO	
	This field indicates the live status of the link.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b	Full Off	Link is fully off
01b	Full On	Link is fully on	
11b	Reserved	Reserved	
25	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
24:20	<b>Max Sleep Time Counter</b>		
	Access:	RO	
This field provides the live status of the sleep time counter.			
19:16	<b>SRD Entry Count</b>		
	Access:	RO	
The value in this register represents the number of times SRD has been entered (gone to sleep). The count will increment with each entry. After reaching the maximum count value the counter will rollover and continue from 0.			
15	<b>Aux Error</b>		
	Access:	RO	
	This field indicates an error on the last SRD AUX handshake.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	No Error	AUX had no error
1b	Error	AUX error (receive error or timeout) occurred	
14:13	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
12	<b>Sending Aux</b>		
	Access:	RO	
	This field indicates if the SRD AUX handshake is currently being sent.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Not Sending	Not sending AUX handshake
1b	Sending	Sending AUX handshake	

<b>SRD_STATUS</b>													
	11:10	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
	Access:	RO											
	Format:	MBZ											
	9	<p><b>Sending Idle</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates if idles are currently being sent.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Sending</td> <td>Not sending idle</td> </tr> <tr> <td>1b</td> <td>Sending</td> <td>Sending idle</td> </tr> </tbody> </table>	Access:	RO	Value	Name	Description	0b	Not Sending	Not sending idle	1b	Sending	Sending idle
	Access:	RO											
	Value	Name	Description										
	0b	Not Sending	Not sending idle										
	1b	Sending	Sending idle										
	8	<p><b>Sending TP2 TP3</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates if TP2 or TP3 is currently being sent.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Sending</td> <td>Not sending TP2 or TP3</td> </tr> <tr> <td>1b</td> <td>Sending</td> <td>Sending TP2 or TP3</td> </tr> </tbody> </table>	Access:	RO	Value	Name	Description	0b	Not Sending	Not sending TP2 or TP3	1b	Sending	Sending TP2 or TP3
	Access:	RO											
	Value	Name	Description										
	0b	Not Sending	Not sending TP2 or TP3										
	1b	Sending	Sending TP2 or TP3										
	7	<p><b>Sending TP4</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates if TP4 is currently being sent.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Sending</td> </tr> <tr> <td>1b</td> <td>Sending</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0b	Not Sending	1b	Sending			
	Access:	RO											
Value	Name												
0b	Not Sending												
1b	Sending												
6:5	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ								
Access:	RO												
Format:	MBZ												
4	<p><b>Sending TP1</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates if TP1 is currently being sent.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Sending</td> <td>Not sending TP1</td> </tr> <tr> <td>1b</td> <td>Sending</td> <td>Sending TP1</td> </tr> </tbody> </table>	Access:	RO	Value	Name	Description	0b	Not Sending	Not sending TP1	1b	Sending	Sending TP1	
Access:	RO												
Value	Name	Description											
0b	Not Sending	Not sending TP1											
1b	Sending	Sending TP1											
3:0	<p><b>Idle Frame Counter</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field provides the live status of the idle frame counter.</p> <table border="1"> <thead> <tr> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td>The value of this field is not preserved across power down states such as DC5 and up.</td> </tr> </tbody> </table>	Access:	RO	Programming Notes	The value of this field is not preserved across power down states such as DC5 and up.								
Access:	RO												
Programming Notes													
The value of this field is not preserved across power down states such as DC5 and up.													

## SRIOV Capabilities

<b>SRIOV_CAP_0_2_0_PCI - SRIOV Capabilities</b>			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00324h		
Defines SR-IOV Capabilities			
DWord	Bit	Description	
0	31:21	<b>VF Migration Interrupt Message Number</b>	
		Default Value:	00000000000b
		Access:	RO
		_Custom_GTIRreset:	BUS
	Value: 0. VF Migration is not supported.		
	20:3	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	2	<b>VF 10-Bit Tag Requester Supported</b>	
		Default Value:	1b
		Access:	RO
		_Custom_GTIRreset:	BUS
	If Set, all VFs must support 10-Bit Tag Requester capability. If Clear, VFs must not support 10-Bit Tag Requester capability.		
	1	<b>ARI Capable Hierarchy Preserved</b>	
		Default Value:	0b
		Access:	RO
_Custom_GTIRreset:		BUS	
Value: 0. ARI not supported.			
0	<b>VF Migration Capable</b>		
	Default Value:	0b	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
Value:0. VF Migration not supported.			



## SRIOV Control Register

SRIOV_CTRL_0_2_0_PCI - SRIOV Control Register			
Register Space:	PCI: 0/2/0		
Size (in bits):	16		
Address:	00328h		
SR-IOV Control Register.			
DWord	Bit	Description	
0	15:6	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	5	<b>VF 10-Bit Tag Requester Enable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		If Set, all VFs must use 10-Bit Tags for all Non-Posted Requests they generate. If Clear, VFs must not use 10-Bit Tags for Non-Posted Requests they generate	
		<b>Value</b>	<b>Name</b>
		0b	[Default]
	1b		
4	<b>ARI Capable Hierarchy</b>		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIReset:	DEV	
	This bit must be RW in the lowest-numbered PF of the Device and hardwired to 0b in all other PFs. If the value of this bit is 1b, the Device is permitted to locate VFs in Function Numbers 8 to 255 of the captured Bus Number. Otherwise, the Device must locate VFs as if it were a non-ARI Device. This bit is not affected by FLR of any PF or VF. Default value is 0b		
4	<b>ARI Capable Hierarchy</b>		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIReset:	DEV	
	This bit must be RW in the lowest-numbered PF of the Device and hardwired to 0b in all other PFs. If the value of this bit is 1b, the Device is permitted to locate VFs in Function Numbers 8 to 255 of the captured Bus Number. Otherwise, the Device must locate VFs as if it were a non-ARI Device. This bit is not affected by FLR of any PF or VF. Default value is 0b		



## SRIOV\_CTRL\_0\_2\_0\_PCI - SRIOV Control Register

3	<p><b>VF Memory Space Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SW shall set this bit before setting VF Enable. (to allow VF memory space response)</p>	Default Value:	0b	Access:	R/W	_Custom_GTIReset:	BUS				
Default Value:	0b										
Access:	R/W										
_Custom_GTIReset:	BUS										
2	<p><b>VF Migration Interrupt Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>VF migration is not supported.</p>	Default Value:	0b	Access:	RO	_Custom_GTIReset:	BUS				
Default Value:	0b										
Access:	RO										
_Custom_GTIReset:	BUS										
1	<p><b>VF Migration Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>VF migration is not supported.</p>	Default Value:	0b	Access:	RO	_Custom_GTIReset:	BUS				
Default Value:	0b										
Access:	RO										
_Custom_GTIReset:	BUS										
0	<p><b>VF Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>System SW shall set this bit to enable VFs.          Note: This bit becomes RO defaulting to 0 if SRIOV is disabled by fuse.          Its R/W only when SRIOV is enabled by fuse.</p> <p>System SW shall set this bit to enable VFs. Setting/Clearing this bit shall result in an interrupt to GUC. This allows the GuC and subsequently the PF to take appropriate action to comprehend virtualization.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr style="background-color: #e1eef6;"> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable VFs <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable VFs</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	BUS	Value	Name	0b	Disable VFs <b>[Default]</b>	1b	Enable VFs
Access:	R/W										
_Custom_GTIReset:	BUS										
Value	Name										
0b	Disable VFs <b>[Default]</b>										
1b	Enable VFs										



## SRIOV Extended Capability Header

SRIOV_ECAPHDR_0_2_0_PCI - SRIOV Extended Capability Header			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00320h		
SR-IOV Extended Capability Header.			
DWord	Bit	Description	
0	31:20	<b>Next Capability Offset</b>	
		Default Value:	010000000000b
		Access:	RO
		_Custom_GTIReset:	BUS
			Next capability Offset. Value = 0x400 to indicate the next capability structure: LTR messaging
	19:16	<b>Capability Version</b>	
		Default Value:	1b
		Access:	RO
		_Custom_GTIReset:	BUS
			Indicates the version of the capability
15:0	<b>PCIE Extended Capability ID</b>		
	Default Value:	0000000000010000b	
	Access:	RO	
	_Custom_GTIReset:	BUS	
		PCIE Extended Capability ID	

## SRIOV Initial VFs

SRIOV_INITVFS_0_2_0_PCI - SRIOV Initial VFs						
Register Space:	PCI: 0/2/0					
Size (in bits):	16					
Address:	0032Ch					
Defines Initial number of VFs available to the VMM.						
DWord	Bit	Description				
0	15:0	<b>INITIAL VFS</b> <table border="1"> <tr> <td>Access:</td> <td>RO Variant</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> For SR-IOV implementation, this value must exactly match the Total VFs	Access:	RO Variant	_Custom_GTIReset:	BUS
Access:	RO Variant					
_Custom_GTIReset:	BUS					



## SRIOV Status

SRIOV_STS_0_2_0_PCI - SRIOV Status		
Register Space:	PCI: 0/2/0	
Size (in bits):	16	
Address:	0032Ah	
SR-IOV Status Register.		
DWord	Bit	Description
0	15:1	<b>Reserved</b>
		Access: RO Format: MBZ
0	0	<b>VF Migration Status</b>
		Default Value: 0b
		Access: RO
		_Custom_GTIReset: BUS
VF Migration Status		

## SRIOV Total VFs

SRIOV_TOTVFS_0_2_0_PCI - SRIOV Total VFs																
Register Space:	PCI: 0/2/0															
Size (in bits):	16															
Address:	0032Eh															
Defines the Total number of VFs available to the VMM. Fuses determine the value exposed, so product fusing will ultimately determine the value reported.																
DWord	Bit	Description														
0	15:0	<p><b>Total VFS</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO Variant</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Indicates the maximum number of VFs that could be associated with the PF</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0000000000000111b</td> <td></td> </tr> <tr> <td>0000000000000001b</td> <td></td> </tr> <tr> <td>0000000000001111b</td> <td></td> </tr> <tr> <td>0000000000011111b</td> <td></td> </tr> </tbody> </table>	Access:	RO Variant	_Custom_GTIReset:	BUS	Value	Name	0000000000000111b		0000000000000001b		0000000000001111b		0000000000011111b	
Access:	RO Variant															
_Custom_GTIReset:	BUS															
Value	Name															
0000000000000111b																
0000000000000001b																
0000000000001111b																
0000000000011111b																



## SSM0 BONUS1 Reg

SSM0PCBONUS1 - SSM0 BONUS1 Reg			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24414h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	7	<b>BONUS1 BIT 7</b>	
		Access:	R/W
6	<b>BONUS1 BIT 6</b>		
	Access:	R/W	
5	<b>BONUS1 BIT 5</b>		
	Access:	R/W	
4	<b>BONUS1 BIT 4</b>		
	Access:	R/W	

## SSM0SPCBONUS1 - SSM0 BONUS1 Reg

	3	<b>BONUS1 BIT 3</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS1 BIT 2</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			
	1	<b>BONUS1 BIT 1</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)			
	0	<b>BONUS1 BIT 0</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			



## SSM0 BONUS2 Reg

SSM0PCBONUS2 - SSM0 BONUS2 Reg		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	24418h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO
		Format: MBZ
	7	<b>BONUS2 BIT 7</b>
		Access: R/W _Custom_GTIReset: BUS
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
6	<b>BONUS2 BIT 6</b>	
	Access: R/W _Custom_GTIReset: BUS	
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
5	<b>BONUS2 BIT 5</b>	
	Access: R/W _Custom_GTIReset: BUS	
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
4	<b>BONUS2 BIT 4</b>	
	Access: R/W _Custom_GTIReset: BUS	
SLICE 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		



## SSM0SPCBONUS2 - SSM0 BONUS2 Reg

	3	<b>BONUS2 BIT 3</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS2 BIT 2</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
	1	<b>BONUS2 BIT 1</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	0	<b>BONUS2 BIT 0</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		



## SSM1 BONUS1 Reg

SSM1SPCBONUS1 - SSM1 BONUS1 Reg		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	24494h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO Format: MBZ
	7	<b>BONUS1 BIT 7</b>
		Access: R/W _Custom_GTIReset: BUS SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	6	<b>BONUS1 BIT 6</b>
Access: R/W _Custom_GTIReset: BUS SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
5	<b>BONUS1 BIT 5</b>	
	Access: R/W _Custom_GTIReset: BUS SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
4	<b>BONUS1 BIT 4</b>	
	Access: R/W _Custom_GTIReset: BUS SLICE 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	

## SSM1SPCBONUS1 - SSM1 BONUS1 Reg

	3	<b>BONUS1 BIT 3</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS1 BIT 2</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			
	1	<b>BONUS1 BIT 1</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)			
	0	<b>BONUS1 BIT 0</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			



## SSM1 BONUS2 Reg

SSM1SPCBONUS2 - SSM1 BONUS2 Reg		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	24498h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO
		Format: MBZ
	7	<b>BONUS2 BIT 7</b>
		Access: R/W
_Custom_GTIReset: BUS		
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
6	<b>BONUS2 BIT 6</b>	
	Access: R/W	
	_Custom_GTIReset: BUS	
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
5	<b>BONUS2 BIT 5</b>	
	Access: R/W	
	_Custom_GTIReset: BUS	
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
4	<b>BONUS2 BIT 4</b>	
	Access: R/W	
	_Custom_GTIReset: BUS	
SLICE 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		

## SSM1SPCBONUS2 - SSM1 BONUS2 Reg

	3	<b>BONUS2 BIT 3</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS2 BIT 2</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
	1	<b>BONUS2 BIT 1</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	0	<b>BONUS2 BIT 0</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		



## SSM2 BONUS1 Reg

SSM2SPCBONUS1 - SSM2 BONUS1 Reg			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24514h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	7	<b>BONUS1 BIT 7</b>	
		Access:	R/W
6	<b>BONUS1 BIT 6</b>		
	Access:	R/W	
5	<b>BONUS1 BIT 5</b>		
	Access:	R/W	
4	<b>BONUS1 BIT 4</b>		
	Access:	R/W	

## SSM2SPCBONUS1 - SSM2 BONUS1 Reg

	3	<b>BONUS1 BIT 3</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS1 BIT 2</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			
	1	<b>BONUS1 BIT 1</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)			
	0	<b>BONUS1 BIT 0</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			



## SSM2 BONUS2 Reg

SSM2SPCBONUS2 - SSM2 BONUS2 Reg			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24518h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	7	<b>BONUS2 BIT 7</b>	
		Access:	R/W
6	<b>BONUS2 BIT 6</b>		
	Access:	R/W	
5	<b>BONUS2 BIT 5</b>		
	Access:	R/W	
4	<b>BONUS2 BIT 4</b>		
	Access:	R/W	



## SSM2SPCBONUS2 - SSM2 BONUS2 Reg

	3	<b>BONUS2 BIT 3</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS2 BIT 2</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
	1	<b>BONUS2 BIT 1</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	0	<b>BONUS2 BIT 0</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		



## ssmcp Sub Slice Power Context Save request

SSMPCTXSAVEREQ - ssmcp Sub Slice Power Context Save request						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	08150h					
DWord	Bit	Description				
0	31:16	<b>Message Mask</b>				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Message Mask bits for lower 16 bits</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
15:10	<b>Reserved</b>					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Reserved</p>	Access:	RO	_Custom_GTIReset:	BUS	
Access:	RO					
_Custom_GTIReset:	BUS					
9		<b>Power context save request</b>				
		<table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Power Context Save Request            1'b0 : Power context save is not being requested            1'b1 : Power context save is being requested            CPUUnit self-clears this bit upon sampling.</p>	Access:	R/W Set	_Custom_GTIReset:	BUS
	Access:	R/W Set				
_Custom_GTIReset:	BUS					
8:0	<b>Power Context Save request credit count</b>					
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>QWord Credits for Power Context Save Request            Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least)            Maximum Credits = 511 : Unit may send 511 QWord pairs            A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit.            Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W					
_Custom_GTIReset:	BUS					

## Stream Output 0 Num Primitives Written Counter

### SO0\_NUM\_PRIMS\_WRITTEN - Stream Output 0 Num Primitives Written Counter

Register Space: MMIO: 0/2/0

Access: R/W

Size (in bits): 64

Address: 05200h-05207h

Name: Stream Output 0 Num Primitives Written Counter

ShortName: SO0\_NUM\_PRIMS\_WRITTEN

There is one 64-bit register for each of the 4 supported streams:

- 5200h-5207h SO\_NUM\_PRIMS\_WRITTEN0 (for Stream Out Stream #0)
- 5208h-520Fh SO\_NUM\_PRIMS\_WRITTEN1 (for Stream Out Stream #1)
- 5210h-5217h SO\_NUM\_PRIMS\_WRITTEN2 (for Stream Out Stream #2)
- 5218h-521Fh SO\_NUM\_PRIMS\_WRITTEN3 (for Stream Out Stream #3)

These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has successfully written to a particular "stream's" Streamed Vertex Output buffers, subject to buffer overflow detection. (See the Stream Output section of the 3D pipeline volume).

These registers are part of the context save and restore.

More details about the precise event counted by this register are located [Statistics Gathering](#).

DWord	Bit	Description						
0	31:0	<p><b>Num Prims Written Count 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							
1	31:0	<p><b>Num Prims Written Count 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>	Access:	R/W	Format:	U32	_Custom_GTIRreset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIRreset:	DEV							



## Stream Output 0 Primitive Storage Needed Counter

SOO_PRIM_STORAGE_NEEDED - Stream Output 0 Primitive Storage Needed Counter			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	64		
Address:	05240h-05247h		
Name:	Stream Output 0 Primitive Storage Needed Counter		
ShortName:	SOO_PRIM_STORAGE_NEEDED		
<p>There is one 64-bit register for each of the 4 supported streams:</p> <ul style="list-style-type: none"> <li>5240h-5247h SO_PRIM_STORAGE_NEEDED0 (for Stream Out Stream #0)</li> <li>5248h-524Fh SO_PRIM_STORAGE_NEEDED1 (for Stream Out Stream #1)</li> <li>5250h-5257h SO_PRIM_STORAGE_NEEDED2 (for Stream Out Stream #2)</li> <li>5258h-525Fh SO_PRIM_STORAGE_NEEDED3 (for Stream Out Stream #3)</li> </ul> <p>These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has or would have written to a particular "stream's" Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. (See the Stream Output section of the 3D pipeline volume).            These registers are part of the context save and restore.            More details about the precise event counted by this register are located <a href="#">here</a>.</p>			
DWord	Bit	Description	
0	31:0	<b>Prim Storage Needed Count 0</b>	
		Access:	R/W
		Format:	U32
		_Custom_GTIReset:	DEV
<p>This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.</p>			
1	31:0	<b>Prim Storage Needed Count 1</b>	
		Access:	R/W
		Format:	U32
		_Custom_GTIReset:	DEV
<p>This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.</p>			

## Stream Output 0 Write Offset

<b>SO0_WRITE_OFFSET - Stream Output 0 Write Offset</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	05280h-05283h			
Name:	Stream Output 0 Write Offset			
ShortName:	SO0_WRITE_OFFSET			
<p>There is one R/W 32-bit register for each of the 4 supported stream output buffer slots:            5280h-5283h SO_WRITE_OFFSET0 (for Stream Out Buffer #0)            5284h-5287h SO_WRITE_OFFSET1 (for Stream Out Buffer #1)            5288h-528Bh SO_WRITE_OFFSET2 (for Stream Out Buffer #2)            528Ch-528Fh SO_WRITE_OFFSET3 (for Stream Out Buffer #3)</p> <p>These registers are used to set and track a DWord-granular Write Offset for each of the 4 Stream Output Buffer slots. Software can directly write them via MI_LOAD_REGxxx commands. The SOL stage will increment them as part of stream output processing. Software can cause them to be written to memory via MI_STORE_REGxxx commands. (See the Stream Output section of the 3D pipeline volume).</p> <p>These registers are part of the context save and restore.</p>				
<b>Programming Notes</b>				
<ul style="list-style-type: none"> <li>• Software must ensure that no HW stream output operations can be in process or otherwise pending at the point that the MI_LOAD/STORE commands are processed. This will likely require a pipeline flush.</li> <li>• The SOL stage will effectively advance the write offset by the buffer's Surface Pitch after each vertex is written (assuming no overflow is detected in any targeted SO buffer). Under "normal" conditions one would expect software to initialize the WriteOffset to some (possibly zero) multiple of Surface Pitch in order to align vertex writes to the buffer's Base Address, though it is not required to do so.</li> </ul>				
DWord	Bit	Description		
0	31:2	<b>Write Offset</b>		
		Access:	R/W	
		Format:	U30	
	<table border="1"> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This field contains a DWord offset from the corresponding SO buffer's Base Address value. The SOL stage uses this value as a write offset when performing writes to the buffer. The SOL stage will increment this value as a part of performing stream output to the buffer. Note that the SOL stage uses the buffer's Surface Pitch to advance the Write Offset, without regard to the buffer's Base Address (see Programming Notes above).</p>	_Custom_GTIReset:	DEV	
_Custom_GTIReset:	DEV			
1:0	<b>Reserved</b>			
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
Access:	RO			
Format:	MBZ			



## Stream Output 1 Num Primitives Written Counter

<b>SO1_NUM_PRIMS_WRITTEN - Stream Output 1 Num Primitives Written Counter</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	64							
Address:	05208h-0520Fh							
Name:	Stream Output 1 Num Primitives Written Counter							
ShortName:	SO1_NUM_PRIMS_WRITTEN							
<p>There is one 64-bit register for each of the 4 supported streams:            5200h-5207h SO_NUM_PRIMS_WRITTEN0 (for Stream Out Stream #0)            5208h-520Fh SO_NUM_PRIMS_WRITTEN1 (for Stream Out Stream #1)            5210h-5217h SO_NUM_PRIMS_WRITTEN2 (for Stream Out Stream #2)            5218h-521Fh SO_NUM_PRIMS_WRITTEN3 (for Stream Out Stream #3)</p> <p>These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has successfully written to a particular "stream's" Streamed Vertex Output buffers, subject to buffer overflow detection. (See the Stream Output section of the 3D pipeline volume).</p> <p>These registers are part of the context save and restore.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Num Prims Written Count 0</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							
1	31:0	<p><b>Num Prims Written Count 1</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">DEV</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## Stream Output 1 Primitive Storage Needed Counter

### SO1\_PRIM\_STORAGE\_NEEDED - Stream Output 1 Primitive Storage Needed Counter

Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
Address:	05248h-0524Fh
Name:	Stream Output 1 Primitive Storage Needed Counter
ShortName:	SO1_PRIM_STORAGE_NEEDED

There is one 64-bit register for each of the 4 supported streams:  
 5240h-5247h SO\_PRIM\_STORAGE\_NEEDED0 (for Stream Out Stream #0)  
 5248h-524Fh SO\_PRIM\_STORAGE\_NEEDED1 (for Stream Out Stream #1)  
 5250h-5257h SO\_PRIM\_STORAGE\_NEEDED2 (for Stream Out Stream #2)  
 5258h-525Fh SO\_PRIM\_STORAGE\_NEEDED3 (for Stream Out Stream #3)

These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has or would have written to a particular "stream's" Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. (See the Stream Output section of the 3D pipeline volume).  
 These registers are part of the context save and restore.

DWord	Bit	Description	
0	31:0	<b>Prim Storage Needed Count 0</b>	
		Access:	R/W
		Format:	U32
		_Custom_GTIReset:	DEV
		This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.	
1	31:0	<b>Prim Storage Needed Count 1</b>	
		Access:	R/W
		Format:	U32
		_Custom_GTIReset:	DEV
		This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.	



## Stream Output 1 Write Offset

<b>SO1_WRITE_OFFSET - Stream Output 1 Write Offset</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	05284h-05287h		
Name:	Stream Output 1 Write Offset		
ShortName:	SO1_WRITE_OFFSET		
<p>There is one R/W 32-bit register for each of the 4 supported stream output buffer slots:            5280h-5283h SO_WRITE_OFFSET0 (for Stream Out Buffer #0)            5284h-5287h SO_WRITE_OFFSET1 (for Stream Out Buffer #1)            5288h-528Bh SO_WRITE_OFFSET2 (for Stream Out Buffer #2)            528Ch-528Fh SO_WRITE_OFFSET3 (for Stream Out Buffer #3)</p> <p>These registers are used to set and track a DWord-granular Write Offset for each of the 4 Stream Output Buffer slots. Software can directly write them via MI_LOAD_REGxxx commands. The SOL stage will increment them as part of stream output processing. Software can cause them to be written to memory via MI_STORE_REGxxx commands. (See the Stream Output section of the 3D pipeline volume).</p> <p>These registers are part of the context save and restore.</p>			
<b>Programming Notes</b>			
<ul style="list-style-type: none"> <li>• Software must ensure that no HW stream output operations can be in process or otherwise pending at the point that the MI_LOAD/STORE commands are processed. This will likely require a pipeline flush.</li> <li>• The SOL stage will effectively advance the write offset by the buffer's Surface Pitch after each vertex is written (assuming no overflow is detected in any targeted SO buffer). Under "normal" conditions one would expect software to initialize the WriteOffset to some (possibly zero) multiple of Surface Pitch in order to align vertex writes to the buffer's Base Address, though it is not required to do so.</li> </ul>			
DWord	Bit	Description	
0	31:2	<b>Write Offset</b>	
		Access:	R/W
		Format:	U30
	_Custom_GTIReset:	DEV	
<p>This field contains a DWord offset from the corresponding SO buffer's Base Address value. The SOL stage uses this value as a write offset when performing writes to the buffer. The SOL stage will increment this value as a part of performing stream output to the buffer. Note that the SOL stage uses the buffer's Surface Pitch to advance the Write Offset, without regard to the buffer's Base Address (see Programming Notes above).</p>			
1:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	



## Stream Output 2 Num Primitives Written Counter

### SO2\_NUM\_PRIMS\_WRITTEN - Stream Output 2 Num Primitives Written Counter

Register Space: MMIO: 0/2/0

Access: R/W

Size (in bits): 64

Address: 05210h-05217h

Name: Stream Output 2 Num Primitives Written Counter

ShortName: SO2\_NUM\_PRIMS\_WRITTEN

There is one 64-bit register for each of the 4 supported streams:

5200h-5207h SO\_NUM\_PRIMS\_WRITTEN0 (for Stream Out Stream #0)

5208h-520Fh SO\_NUM\_PRIMS\_WRITTEN1 (for Stream Out Stream #1)

5210h-5217h SO\_NUM\_PRIMS\_WRITTEN2 (for Stream Out Stream #2)

5218h-521Fh SO\_NUM\_PRIMS\_WRITTEN3 (for Stream Out Stream #3)

These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has successfully written to a particular "stream's" Streamed Vertex Output buffers, subject to buffer overflow detection. (See the Stream Output section of the 3D pipeline volume).

These registers are part of the context save and restore.

DWord	Bit	Description						
0	31:0	<p><b>Num Prims Written Count 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							
1	31:0	<p><b>Num Prims Written Count 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							



## Stream Output 2 Primitive Storage Needed Counter

### SO2\_PRIM\_STORAGE\_NEEDED - Stream Output 2 Primitive Storage Needed Counter

Register Space: MMIO: 0/2/0

Access: R/W

Size (in bits): 64

Address: 05250h-05257h

Name: Stream Output 2 Primitive Storage Needed Counter

ShortName: SO2\_PRIM\_STORAGE\_NEEDED

There is one 64-bit register for each of the 4 supported streams:

5240h-5247h SO\_PRIM\_STORAGE\_NEEDED0 (for Stream Out Stream #0)

5248h-524Fh SO\_PRIM\_STORAGE\_NEEDED1 (for Stream Out Stream #1)

5250h-5257h SO\_PRIM\_STORAGE\_NEEDED2 (for Stream Out Stream #2)

5258h-525Fh SO\_PRIM\_STORAGE\_NEEDED3 (for Stream Out Stream #3)

These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has or would have written to a particular "stream's" Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. (See the Stream Output section of the 3D pipeline volume).

These registers are part of the context save and restore.

DWord	Bit	Description						
0	31:0	<p><b>Prim Storage Needed Count 0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							
1	31:0	<p><b>Prim Storage Needed Count 1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <p>This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.</p>	Access:	R/W	Format:	U32	_Custom_GTIReset:	DEV
Access:	R/W							
Format:	U32							
_Custom_GTIReset:	DEV							

## Stream Output 2 Write Offset

<b>SO2_WRITE_OFFSET - Stream Output 2 Write Offset</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	05288h-0528Bh		
Name:	Stream Output 2 Write Offset		
ShortName:	SO2_WRITE_OFFSET		
<p>There is one R/W 32-bit register for each of the 4 supported stream output buffer slots:            5280h-5283h SO_WRITE_OFFSET0 (for Stream Out Buffer #0)            5284h-5287h SO_WRITE_OFFSET1 (for Stream Out Buffer #1)            5288h-528Bh SO_WRITE_OFFSET2 (for Stream Out Buffer #2)            528Ch-528Fh SO_WRITE_OFFSET3 (for Stream Out Buffer #3)</p> <p>These registers are used to set and track a DWord-granular Write Offset for each of the 4 Stream Output Buffer slots. Software can directly write them via MI_LOAD_REGxxx commands. The SOL stage will increment them as part of stream output processing. Software can cause them to be written to memory via MI_STORE_REGxxx commands. (See the Stream Output section of the 3D pipeline volume).</p> <p>These registers are part of the context save and restore.</p>			
<b>Programming Notes</b>			
<ul style="list-style-type: none"> <li>Software must ensure that no HW stream output operations can be in process or otherwise pending at the point that the MI_LOAD/STORE commands are processed. This will likely require a pipeline flush.</li> <li>The SOL stage will effectively advance the write offset by the buffer's Surface Pitch after each vertex is written (assuming no overflow is detected in any targeted SO buffer). Under "normal" conditions one would expect software to initialize the WriteOffset to some (possibly zero) multiple of Surface Pitch in order to align vertex writes to the buffer's Base Address, though it is not required to do so.</li> </ul>			
DWord	Bit	Description	
0	31:2	<b>Write Offset</b>	
		Access:	R/W
		Format:	U30
	_Custom_GTIReset:	DEV	
<p>This field contains a DWord offset from the corresponding SO buffer's Base Address value. The SOL stage uses this value as a write offset when performing writes to the buffer. The SOL stage will increment this value as a part of performing stream output to the buffer. Note that the SOL stage uses the buffer's Surface Pitch to advance the Write Offset, without regard to the buffer's Base Address (see Programming Notes above).</p>			
1:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	



## Stream Output 3 Num Primitives Written Counter

<b>SO3_NUM_PRIMS_WRITTEN - Stream Output 3 Num Primitives Written Counter</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	64		
Address:	05218h-0521Fh		
Name:	Stream Output 3 Num Primitives Written Counter		
ShortName:	SO3_NUM_PRIMS_WRITTEN		
<p>There is one 64-bit register for each of the 4 supported streams:            5200h-5207h SO_NUM_PRIMS_WRITTEN0 (for Stream Out Stream #0)            5208h-520Fh SO_NUM_PRIMS_WRITTEN1 (for Stream Out Stream #1)            5210h-5217h SO_NUM_PRIMS_WRITTEN2 (for Stream Out Stream #2)            5218h-521Fh SO_NUM_PRIMS_WRITTEN3 (for Stream Out Stream #3)</p> <p>These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has successfully written to a particular "stream's" Streamed Vertex Output buffers, subject to buffer overflow detection. (See the Stream Output section of the 3D pipeline volume).</p> <p>These registers are part of the context save and restore.</p>			
DWord	Bit	Description	
0	31:0	<b>Num Prims Written Count 0</b>	
		Access:	R/W
		Format:	U32
		_Custom_GTIReset:	DEV
<p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>			
1	31:0	<b>Num Prims Written Count 1</b>	
		Access:	R/W
		Format:	U32
		_Custom_GTIReset:	DEV
<p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>			

## Stream Output 3 Primitive Storage Needed Counter

### SO3\_PRIM\_STORAGE\_NEEDED - Stream Output 3 Primitive Storage Needed Counter

Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	64
Address:	05258h-0525Fh
Name:	Stream Output 3 Primitive Storage Needed Counter
ShortName:	SO3_PRIM_STORAGE_NEEDED

There is one 64-bit register for each of the 4 supported streams:  
 5240h-5247h SO\_PRIM\_STORAGE\_NEEDED0 (for Stream Out Stream #0)  
 5248h-524Fh SO\_PRIM\_STORAGE\_NEEDED1 (for Stream Out Stream #1)  
 5250h-5257h SO\_PRIM\_STORAGE\_NEEDED2 (for Stream Out Stream #2)  
 5258h-525Fh SO\_PRIM\_STORAGE\_NEEDED3 (for Stream Out Stream #3)

These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has or would have written to a particular "stream's" Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. (See the Stream Output section of the 3D pipeline volume).  
 These registers are part of the context save and restore.

DWord	Bit	Description	
0	31:0	<b>Prim Storage Needed Count 0</b>	
		Access:	R/W
		Format:	U32
		_Custom_GTIReset:	DEV
		This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.	
1	31:0	<b>Prim Storage Needed Count 1</b>	
		Access:	R/W
		Format:	U32
		_Custom_GTIReset:	DEV
		This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.	



## Stream Output 3 Write Offset

<b>SO3_WRITE_OFFSET - Stream Output 3 Write Offset</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	0528Ch-0528Fh		
Name:	Stream Output 3 Write Offset		
ShortName:	SO3_WRITE_OFFSET		
<p>There is one R/W 32-bit register for each of the 4 supported stream output buffer slots:            5280h-5283h SO_WRITE_OFFSET0 (for Stream Out Buffer #0)            5284h-5287h SO_WRITE_OFFSET1 (for Stream Out Buffer #1)            5288h-528Bh SO_WRITE_OFFSET2 (for Stream Out Buffer #2)            528Ch-528Fh SO_WRITE_OFFSET3 (for Stream Out Buffer #3)</p> <p>These registers are used to set and track a DWord-granular Write Offset for each of the 4 Stream Output Buffer slots. Software can directly write them via MI_LOAD_REGxxx commands. The SOL stage will increment them as part of stream output processing. Software can cause them to be written to memory via MI_STORE_REGxxx commands. (See the Stream Output section of the 3D pipeline volume).</p> <p>These registers are part of the context save and restore.</p>			
<b>Programming Notes</b>			
<ul style="list-style-type: none"> <li>Software must ensure that no HW stream output operations can be in process or otherwise pending at the point that the MI_LOAD/STORE commands are processed. This will likely require a pipeline flush.</li> <li>The SOL stage will effectively advance the write offset by the buffer's Surface Pitch after each vertex is written (assuming no overflow is detected in any targeted SO buffer). Under "normal" conditions one would expect software to initialize the WriteOffset to some (possibly zero) multiple of Surface Pitch in order to align vertex writes to the buffer's Base Address, though it is not required to do so.</li> </ul>			
DWord	Bit	Description	
0	31:2	<b>Write Offset</b>	
		Access:	R/W
		Format:	U30
	_Custom_GTIReset:	DEV	
<p>This field contains a DWord offset from the corresponding SO buffer's Base Address value. The SOL stage uses this value as a write offset when performing writes to the buffer. The SOL stage will increment this value as a part of performing stream output to the buffer. Note that the SOL stage uses the buffer's Surface Pitch to advance the Write Offset, without regard to the buffer's Base Address (see Programming Notes above).</p>			
1:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

## SubSlice0 Power Down FSM control register with lock

SSM0SPCPOWERDNFSMCTL - SubSlice0 Power Down FSM control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24410h		
DWord	Bit	Description	
0	31	<b>power down control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		0 = Bits of POWERDNFSMCTL register are R/W 1 = All bits of POWERDNFSMCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:13	<b>Reserved</b>	Access:	RO
		Format:	MBZ
12	<b>Leave firewall disabled</b>	Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows 1 = Leave firewall disabled, i.e don't firewall the gated domain, but complete logical flow	
11	<b>Leave reset de-asserted</b>	Access:	R/W Lock
		_Custom_GTIRreset:	BUS
		When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e assert resets during power down flows 1 = Leave reset de-asserted mode, i.e dont assert reset, but complete logical flow	

## SSM0SPCPOWERDNFSMCTL - SubSlice0 Power Down FSM control register with lock

10	<b>Leave CLKs ON</b>	Access:	R/W Lock
		_Custom_GTIRreset:	BUS
	<p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings:            0 = Default mode, i.e gate clocks during power down flows            1 = Leave CLKs ON mode, i.e dont clock gate, but complete logical flow</p>		
9	<b>Leave FET On</b>	Access:	R/W Lock
		_Custom_GTIRreset:	BUS
	<p>When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM</p> <p>Encodings:            0 = Default mode, i.e power off fets during power down flows            1 = Leave ON mode, i.e dont power off pfet, but complete logical flow</p>		
8:6	<b>Power Down state 3</b>	Default Value:	010b
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
	<p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings:            000 = Assert Reset            001 = Firewall ON            010 = Gate clocks            1xx = Rsvd for future            Default : Gate Clocks</p>		
5:3	<b>Power Down state 2</b>	Default Value:	001b
		Access:	R/W Lock
		_Custom_GTIRreset:	BUS
	<p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings:            000 = Assert Reset            001 = Firewall ON            010 = Gate clocks            1xx = Rsvd for future            Default :Firewall ON</p>		



## SSM0SPCPOWERDNFSMCTL - SubSlice0 Power Down FSM control register with lock

	2:0	<b>Power Down state 1</b>	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		<p>This will be the 1st state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default : Assert Reset</p>	



## SubSlice 0 Power Gate Control Request

SSM0PGCTLREQ - SubSlice 0 Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24400h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	<b>Message Mask</b>	
		Access:	RO
		_Custom_GTIReset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:2	<b>Reserved</b>	Access:	RO
		Format:	MBZ
1	<b>CLK RST FWE Request</b>	Access:	R/W
		_Custom_GTIReset:	BUS
		SLICE 0 CLK RST FWE request: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
0	<b>Power Gate Request</b>	Access:	R/W
		_Custom_GTIReset:	BUS
		SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	

## SubSlice 0 Power on FSM control register with lock

SSM0SPCPOWERUPFSMCTL - SubSlice 0 Power on FSM control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	2440Ch		
DWord	Bit	Description	
0	31	<b>power up control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of POWERUPFSMCTL register are R/W 1 = All bits of POWERUPFSMCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
	30:9	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	8:6	<b>Power UP state 3</b>	
		Default Value:	010b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		This will be the 3rd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	
5:3	<b>Power UP state 2</b>		
	Default Value:	001b	
	Access:	R/W Lock	
	_Custom_GTIReset:	BUS	
This will be the 2nd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets			



## SSM0SPCPOWERUPFSMCTL - SubSlice 0 Power on FSM control register with lock

		1xx = Rsvd for future Default - Firewall OFF
	2:0	<b>Power UP state 1</b>
		Default Value: 000b
		Access: R/W Lock
		_Custom_GTIReset: BUS
		This will be the 1st state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate

## SubSlice 1 Power Context Save request

SSM1PGCTXREQ - SubSlice 1 Power Context Save request						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	24484h					
DWord	Bit	Description				
0	31:16	<b>Message Mask</b>				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Message Mask bits for lower 16 bits</p>	Access:	RO	_Custom_GTIReset:	BUS
	Access:	RO				
	_Custom_GTIReset:	BUS				
15:10	<b>Reserved</b>					
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
9		<b>Power context save request</b>				
		<table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Power Context Save Request            1'b0 : Power context save is not being requested            1'b1 : Power context save is being requested            CPUUnit self-clears this bit upon sampling.</p>	Access:	R/W Set	_Custom_GTIReset:	BUS
	Access:	R/W Set				
_Custom_GTIReset:	BUS					
8:0	<b>Power Context Save request credit count</b>					
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>QWord Credits for Power Context Save Request            Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least)            Maximum Credits = 511 : Unit may send 511 QWord pairs            A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit.            Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W					
_Custom_GTIReset:	BUS					



## SubSlice 1 Power Down FSM control register with lock

### SSM1SPCPOWERDNFSMCTL - SubSlice 1 Power Down FSM control register with lock

Register Space: MMIO: 0/2/0

Size (in bits): 32

Address: 24490h

DWord	Bit	Description	
0	31	<b>power down control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of POWERDNFSMCTL register are R/W 1 = All bits of POWERDNFSMCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:13	<b>Reserved</b>	Access:	RO
		Format:	MBZ
12	<b>Leave firewall disabled</b>	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows 1 = Leave firewall disabled, i.e don't firewall the gated domain, but complete logical flow	
11	<b>Leave reset de-asserted</b>	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e assert resets during power down flows 1 = Leave reset de-asserted mode, i.e don't assert reset, but complete logical flow	

## SSM1SPCPOWERDNFSMCTL - SubSlice 1 Power Down FSM control register with lock

10	<p><b>Leave CLKs ON</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings:            0 = Default mode, i.e gate clocks during power down flows            1 = Leave CLKs ON mode, i.e don't clock gate, but complete logical flow</p>	Access:	R/W Lock	_Custom_GTIRreset:	BUS		
Access:	R/W Lock						
_Custom_GTIRreset:	BUS						
9	<p><b>Leave FET On</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>When This bit is set SPC will not turn off the PFET even though it will complete the flow with PM</p> <p>Encodings:            0 = Default mode, i.e power off fets during power down flows            1 = Leave ON mode, i.e don't power off pfet, but complete logical flow</p>	Access:	R/W Lock	_Custom_GTIRreset:	BUS		
Access:	R/W Lock						
_Custom_GTIRreset:	BUS						
8:6	<p><b>Power Down state 3</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings:            000 = Assert Reset            001 = Firewall ON            010 = Gate clocks            1xx = Rsvd for future            Default : Gate Clocks</p>	Default Value:	010b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	010b						
Access:	R/W Lock						
_Custom_GTIRreset:	BUS						
5:3	<p><b>Power Down state 2</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings:            000 = Assert Reset            001 = Firewall ON            010 = Gate clocks            1xx = Rsvd for future            Default :Firewall ON</p>	Default Value:	001b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	001b						
Access:	R/W Lock						
_Custom_GTIRreset:	BUS						



## SSM1SPCPOWERDNFSMCTL - SubSlice 1 Power Down FSM control register with lock

	2:0	<b>Power Down state 1</b>	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
This will be the 1st state before power is turned OFF in the well			
Encodings:			
000 = Assert Reset			
001 = Firewall ON			
010 = Gate clocks			
1xx = Rsvd for future			
Default : Assert Reset			



## SubSlice 1 Power Gate Control Request

SSM1PGCTLREQ - SubSlice 1 Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24480h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	<b>Message Mask</b>	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:2	<b>Reserved</b>	Access:	RO
		Format:	MBZ
1	<b>CLK RST FWE Request</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLICE 0 CLK RST FWE request: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
0	<b>Power Gate Request</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	



## SubSlice 1 Power on FSM control register with lock

SSM1SPCPOWERUPFSMCTL - SubSlice 1 Power on FSM control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	2448Ch		
DWord	Bit	Description	
0	31	<b>power up control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of POWERUPFSMCTL register are R/W 1 = All bits of POWERUPFSMCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
30:9	<b>Reserved</b>	Access:	RO
		Format:	MBZ
8:6	<b>Power UP state 3</b>	Default Value:	010b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		This will be the 3rd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	
5:3	<b>Power UP state 2</b>	Default Value:	001b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		This will be the 2nd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets	

## SSM1SPCPOWERUPFSMCTL - SubSlice 1 Power on FSM control register with lock

		1xx = Rsvd for future Default - Firewall OFF						
	2:0	<p><b>Power UP state 1</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This will be the 1st state after power is turned ON in the well</p> <p>Encodings:            000 = Clock Ungate            001 = Firewall OFF            010 = De-assert resets            1xx = Rsvd for future            Default - Clock Ungate</p>	Default Value:	000b	Access:	R/W Lock	_Custom_GTIReset:	BUS
Default Value:	000b							
Access:	R/W Lock							
_Custom_GTIReset:	BUS							



## SubSlice 2 Power Down FSM control register with lock

### SSM2SPCPOWERDNFSMCTL - SubSlice 2 Power Down FSM control register with lock

Register Space: MMIO: 0/2/0

Size (in bits): 32

Address: 24510h

DWord	Bit	Description	
0	31	<b>power down control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		<p>0 = Bits of POWERDNFSMCTL register are R/W            1 = All bits of POWERDNFSMCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	
30:13	<b>Reserved</b>	Access:	RO
		Format:	MBZ
12	<b>Leave firewall disabled</b>	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		<p>When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows            1 = Leave firewall disabled, i.e don't firewall the gated domain, but complete logical flow</p>	
11	<b>Leave reset de-asserted</b>	Access:	R/W Lock
		_Custom_GTIReset:	BUS
		<p>When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e assert resets during power down flows            1 = Leave reset de-asserted mode, i.e don't assert reset, but complete logical flow</p>	

## SSM2SPCPOWERDNFSMCTL - SubSlice 2 Power Down FSM control register with lock

10	<b>Leave CLKs ON</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings:            0 = Default mode, i.e gate clocks during power down flows            1 = Leave CLKs ON mode, i.e don't clock gate, but complete logical flow</p>	Access:	R/W Lock	_Custom_GTIRreset:	BUS		
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							
9	<b>Leave FET On</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>When This bit is set SPC will not turn off the PFET even though it will complete the flow with PM</p> <p>Encodings:            0 = Default mode, i.e power off fets during power down flows            1 = Leave ON mode, i.e don't power off pfet, but complete logical flow</p>	Access:	R/W Lock	_Custom_GTIRreset:	BUS		
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							
8:6	<b>Power Down state 3</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings:            000 = Assert Reset            001 = Firewall ON            010 = Gate clocks            1xx = Rsvd for future            Default : Gate Clocks</p>	Default Value:	010b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	010b							
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							
5:3	<b>Power Down state 2</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings:            000 = Assert Reset            001 = Firewall ON            010 = Gate clocks            1xx = Rsvd for future            Default :Firewall ON</p>	Default Value:	001b	Access:	R/W Lock	_Custom_GTIRreset:	BUS
Default Value:	001b							
Access:	R/W Lock							
_Custom_GTIRreset:	BUS							



## SSM2SPCPOWERDNFSMCTL - SubSlice 2 Power Down FSM control register with lock

	2:0	<b>Power Down state 1</b>	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
This will be the 1st state before power is turned OFF in the well			
Encodings:			
000 = Assert Reset			
001 = Firewall ON			
010 = Gate clocks			
1xx = Rsvd for future			
Default : Assert Reset			

## SubSlice 2 Power Gate Control Request

SSM2PGCTLREQ - SubSlice 2 Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	24500h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	<b>Message Mask</b>	
		Access:	RO
		_Custom_GTIRreset:	BUS
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
15:2	<b>Reserved</b>	Access:	RO
		Format:	MBZ
1	<b>CLK RST FWE Request</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLICE 0 CLK RST FWE request: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
0	<b>Power Gate Request</b>	Access:	R/W
		_Custom_GTIRreset:	BUS
		SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	



## SubSlice 2 Power on FSM control register with lock

SSM2SPCPOWERUPFSMCTL - SubSlice 2 Power on FSM control register with lock			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	2450Ch		
DWord	Bit	Description	
0	31	<b>power up control Lock</b>	
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		0 = Bits of POWERUPFSMCTL register are R/W 1 = All bits of POWERUPFSMCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.	
	30:9	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	8:6	<b>Power UP state 3</b>	
		Default Value:	010b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		This will be the 3rd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	
5:3	<b>Power UP state 2</b>		
	Default Value:	001b	
	Access:	R/W Lock	
	_Custom_GTIReset:	BUS	
This will be the 2nd state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets			



## SSM2SPCPOWERUPFSMCTL - SubSlice 2 Power on FSM control register with lock

		1xx = Rsvd for future Default - Firewall OFF	
	2:0	<b>Power UP state 1</b>	
		Default Value:	000b
		Access:	R/W Lock
		_Custom_GTIReset:	BUS
		<p>This will be the 1st state after power is turned ON in the well</p> <p>Encodings:</p> <p>000 = Clock Ungate</p> <p>001 = Firewall OFF</p> <p>010 = De-assert resets</p> <p>1xx = Rsvd for future</p> <p>Default - Clock Ungate</p>	



## SubSlice unit Level Clock Gating Control 9520

SSMCGCTL9520 - SubSlice unit Level Clock Gating Control 9520				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	09520h			
Unit Level Clock Gating Disable bits				
DWord	Bit	Description		
0	31:2	<b>Reserved</b>		
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
		Reserved		
	1	<b>GCPunit Clock Gating Disable</b>		
		Default Value:	1b	
		Access:	R/W	
		_Custom_GTIRreset:	BUS	
			GCPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	0	<b>SMCRunit Clock Gating Disable</b>	Default Value:	1b
			Access:	R/W
			_Custom_GTIRreset:	BUS
SMCRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
<b>Workaround</b>				
SW is required to disable clock gating to converge timing.				

## SubSlice unit Level Clock Gating Control 9524

SSMCGCTL9524 - SubSlice unit Level Clock Gating Control 9524			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	09524h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31	<b>EU_FPUunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		EU_FPUunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
30		<b>EU_GAunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		EU_GAunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
29		<b>EU_TCunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		EU_TCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
28		<b>DSS Router Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		DSS Router Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## SSMCGCTL9524 - SubSlice unit Level Clock Gating Control 9524

Workaround									
SW is required to disable clock gating to converge timing.									
27	<p><b>BCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>BCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS				
Access:	R/W								
_Custom_GTIRreset:	BUS								
26	<p><b>GADSS Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>GADSS Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th colspan="2" style="background-color: #e6f2ff;">Workaround</th> </tr> <tr> <td colspan="2" style="text-align: center;">SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	Workaround		SW is required to disable clock gating to converge timing.	
Access:	R/W								
_Custom_GTIRreset:	BUS								
Workaround									
SW is required to disable clock gating to converge timing.									
25	<p><b>CREunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>CREunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS				
Access:	R/W								
_Custom_GTIRreset:	BUS								
24	<p><b>DGunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>DGunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS				
Access:	R/W								
_Custom_GTIRreset:	BUS								
23	<p><b>DMunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>DMunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p>	Access:	R/W	_Custom_GTIRreset:	BUS				
Access:	R/W								
_Custom_GTIRreset:	BUS								

## SSMCGCTL9524 - SubSlice unit Level Clock Gating Control 9524

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
22	<b>SLMBE Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	SLMBE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
21	<b>Reserved</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	Reserved		
20	<b>FLunit Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	FLunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
19	<b>DPAS_EU Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	DPAS_EU Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
18	<b>Ftunit Clock Gating Disable</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	Ftunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## SSMCGCTL9524 - SubSlice unit Level Clock Gating Control 9524

17	<p><b>VMEMSOARB Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VMEMSOARB Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
16	<p><b>GWunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>GWunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr style="background-color: #e6f2ff;"> <td style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIReset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
15	<p><b>VMEMREQARB Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VMEMREQARB Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
14:12	<p><b>HDCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>HDCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr style="background-color: #e6f2ff;"> <td style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIReset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
11	<p><b>ICunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>ICunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						

## SSMCGCTL9524 - SubSlice unit Level Clock Gating Control 9524

10	<b>Reserved</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	Reserved		
9	<b>IMEunit's Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	IMEunit's Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
8	<b>MAunit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	MAunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<b>Workaround</b>		
	SW is required to disable clock gating to converge timing.		
7	<b>MTunit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	MTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<b>Workaround</b>		
	SW is required to disable clock gating to converge timing.		
6	<b>OATREPunit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	OATREPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## SSMCGCTL9524 - SubSlice unit Level Clock Gating Control 9524

5	<p><b>PLunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>PLunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS	
Access:	R/W					
_Custom_GTIRreset:	BUS					
4	<p><b>PSDunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>PSDunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS	
Access:	R/W					
_Custom_GTIRreset:	BUS					
3	<p><b>RAMDFT Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>RAMDFT Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS	
Access:	R/W					
_Custom_GTIRreset:	BUS					
2	<p><b>SCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>SCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Workaround</b></td> </tr> </table> <p>SW is required to disable clock gating to converge timing.</p>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>
Access:	R/W					
_Custom_GTIRreset:	BUS					
<b>Workaround</b>						
1	<p><b>Slunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Slunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS	
Access:	R/W					
_Custom_GTIRreset:	BUS					



## SSMCGCTL9524 - SubSlice unit Level Clock Gating Control 9524

		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
	0	<b>SOunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		SOunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	



## SubSlice unit Level Clock Gating Control 9528

SSMCGCTL9528 - SubSlice unit Level Clock Gating Control 9528		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	09528h	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:27	<b>Reserved</b>
		Access: R/W
		_Custom_GTIRreset: BUS
Reserved		
26		<b>I1intf Clock Gating Disable</b>
		Access: R/W
		_Custom_GTIRreset: BUS
VMESC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
<b>Workaround</b>		
SW is required to disable clock gating to converge timing.		
25		<b>I3intf Clock Gating Disable</b>
		Access: R/W
		_Custom_GTIRreset: BUS
VMESC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
<b>Workaround</b>		
SW is required to disable clock gating to converge timing.		
24		<b>seqfe Clock Gating Disable</b>
		Access: R/W
		_Custom_GTIRreset: BUS
VMESC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
<b>Workaround</b>		
SW is required to disable clock gating to converge timing.		

## SSMCGCTL9528 - SubSlice unit Level Clock Gating Control 9528

23	<b>seqintf Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	VMESC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
<b>Workaround</b>		
SW is required to disable clock gating to converge timing.		
22	<b>seqbe Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	VMESC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
<b>Workaround</b>		
SW is required to disable clock gating to converge timing.		
21	<b>I1bank Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	VMESC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
<b>Workaround</b>		
SW is required to disable clock gating to converge timing.		
20	<b>VMESC Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
VMESC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
19	<b>MediaSampler arb unit2 Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
MSArb2 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		

## SSMCGCTL9528 - SubSlice unit Level Clock Gating Control 9528

		functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	18	<b>MediaSampler arb unit1 Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		MSArb1 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	17	<b>sslaunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		sslaunit Clock Gating Disable '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	16	<b>Reserved</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Reserved	
	15	<b>TSL unit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		TSLunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	14	<b>MediaSampler arb unit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		MSArb Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## SSMCGCTL9528 - SubSlice unit Level Clock Gating Control 9528

	13	<b>DTOunit unit Clock Gating Disable</b>	Access:	R/W
			_Custom_GTIRreset:	BUS
		DTOunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	12	<b>SLMFE unit Clock Gating Disable</b>	Access:	R/W
			_Custom_GTIRreset:	BUS
	SLMFE unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	11	<b>RDEunit Clock Gating Disable</b>	Access:	R/W
			_Custom_GTIRreset:	BUS
	RDEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	10	<b>Noaunit Clock Gating Disable</b>	Access:	R/W
			_Custom_GTIRreset:	BUS
	Noaunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	9	<b>CPSSunit Clock Gating Disable</b>	Access:	R/W
			_Custom_GTIRreset:	BUS
	CPSSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			

## SSMCGCTL9528 - SubSlice unit Level Clock Gating Control 9528

8	<p><b>EUunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>EUunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					
7	<p><b>EU_EMunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>EU_EMunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					
6	<p><b>sbe_sdbuf Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>sbe_sdbuf Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					
5	<p><b>DAPunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>DAPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; background-color: #e6f2ff;"> <tr> <td style="text-align: center; padding: 5px;"><b>Workaround</b></td> </tr> </table> <p>SW is required to disable clock gating to converge timing.</p>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>
Access:	R/W					
_Custom_GTIReset:	BUS					
<b>Workaround</b>						
4	<p><b>starb Clock unit Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>starb Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					

## SSMCGCTL9528 - SubSlice unit Level Clock Gating Control 9528

3	<b>STunit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	STunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
<b>Workaround</b>		
SW is required to disable clock gating to converge timing.		
2	<b>Reserved</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
Reserved		
1	<b>SVSMunit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	SVSMunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
0	<b>TDLunit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	TDLunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
<b>Workaround</b>		
SW is required to disable clock gating to converge timing.		



## SubSlice unit Level Clock Gating Control 9530

SSMCGCTL9530 - SubSlice unit Level Clock Gating Control 9530			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	09530h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:20	<b>Reserved</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Reserved	
19		<b>stsunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		stsunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
18		<b>rtfunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		rtfunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
17		<b>rttunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		rttunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
16		<b>rtcunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		rtcunit Clock Gating Disable Control:	



## SSMCGCTL9530 - SubSlice unit Level Clock Gating Control 9530

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <td colspan="2"><b>Workaround</b></td> </tr> <tr> <td colspan="2">SW is required to disable clock gating to converge timing.</td> </tr> </table>	<b>Workaround</b>		SW is required to disable clock gating to converge timing.	
<b>Workaround</b>					
SW is required to disable clock gating to converge timing.					
15	<p><b>rtmunit Clock Gating Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>rtmunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
14	<p><b>rttqunit Clock Gating Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>rttqunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
13	<p><b>SPARE Clock Gating Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SPARE Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
12	<p><b>CPSSunit Clock Gating Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>CPSSunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
11:10	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Reserved</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				



## SSMCGCTL9530 - SubSlice unit Level Clock Gating Control 9530

9	<p><b>BCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>BCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
8	<p><b>CREunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>CREunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
7	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Reserved</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
6	<p><b>GAunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>GAunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; color: blue; font-weight: bold;">Workaround</td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	Workaround	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIReset:	BUS						
Workaround							
SW is required to disable clock gating to converge timing.							
5	<p><b>ICunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>ICunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						

## SSMCGCTL9530 - SubSlice unit Level Clock Gating Control 9530

4	<b>IMEunit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	IMEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
3	<b>MTunit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	MTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<b>Workaround</b>		
SW is required to disable clock gating to converge timing.			
2	<b>PSDunit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	PSDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
1	<b>SCunit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	SCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<b>Workaround</b>		
SW is required to disable clock gating to converge timing.			
0	<b>VSunit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	VSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		



## SubSlice unit Level Clock Gating override during rstflow 9540

<b>SSMMISCCP9540 - SubSlice unit Level Clock Gating override during rstflow 9540</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	09540h	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:0	<b>ECO Spare Bits</b>
		Access: R/W
		_Custom_GTIRreset: BUS
		Reserved

## Subsystem Identification

SID2_0_2_0_PCI - Subsystem Identification								
Register Space:	PCI: 0/2/0							
Size (in bits):	16							
Address:	0002Eh							
This register is used to uniquely identify the subsystem where the PCI device resides.								
DWord	Bit	Description						
0	15:0	<b>Subsystem ID</b> <table border="1"> <tr> <td>Default Value:</td> <td>0000000000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This value is used to identify a particular subsystem. This field should be programmed by BIOS during boot-up.</p>	Default Value:	0000000000000000b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	0000000000000000b							
Access:	R/W							
_Custom_GTIReset:	BUS							



## Subsystem Vendor Identification

SVID2_0_2_0_PCI - Subsystem Vendor Identification						
Register Space:	PCI: 0/2/0					
Size (in bits):	16					
Address:	0002Ch					
This register is used to uniquely identify the subsystem where the PCI device resides.						
DWord	Bit	Description				
0	15:0	<b>Subsystem Vendor ID</b>				
		Access: R/W				
		_Custom_GTIReset: BUS				
		This value is used to identify the vendor of the subsystem.				
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>8086h</td><td>[Default]</td></tr></tbody></table>	Value	Name	8086h	[Default]
Value	Name					
8086h	[Default]					

## Supported Page Sizes

<b>SUPPORTED_PAGE_SIZES_0_2_0_PCI - Supported Page Sizes</b>								
Register Space:	PCI: 0/2/0							
Size (in bits):	32							
Address:	0033Ch							
Defines the System Page Sizes supported by this SR-IOV implementation.								
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<p><b>SUPPORTED_PAGE_SIZES VALUE</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000000000000000000010101010011b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This field indicates the page sizes supported by the PF. This PF supports a page size of <math>2^{(n+12)}</math> if bit n is Set. For example, if bit 0 is Set, the PF supports 4-KB page sizes. PFs are required to support 4-KB, 8-KB, 64-KB, 256-KB, 1-MB, and 4-MB page sizes. All other page sizes are optional, and not supported in this implementation.</p>	Default Value:	0000000000000000000010101010011b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	0000000000000000000010101010011b							
Access:	RO							
_Custom_GTIReset:	BUS							



## SVL Barrier Done

SVL_BARRIER_DONE - SVL Barrier Done			
Register Space:	MMIO: GTTMMADR		
Size (in bits):	32		
Address:	07FF0h		
This register is used to send messages when a render barrier is done. This register may not be written from CPU.			
DWord	Bit	Description	
0	31:16	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	15:8	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
		_Custom_GTIReset:	DEV
	7:0	<b>BarrierID</b>	



## SWF

SWF								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	4F000h-4F08Fh							
Name:	Software Flags							
ShortName:	SWF_*							
<p>These registers are used as scratch pad data storage space and have no direct effect on hardware operation. There are 36 instances of this register format.</p>								
DWord	Bit	Description						
0	31:0	<p><b>Software Flags</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Software flags</p>	Default Value:	00000000000000000000000000000000b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	00000000000000000000000000000000b							
Access:	R/W							
_Custom_GTIRreset:	BUS							



## System Page Sizes

<b>SYSTEM_PAGE_SIZES_0_2_0_PCI - System Page Sizes</b>								
Register Space:	PCI: 0/2/0							
Size (in bits):	32							
Address:	00340h							
Defines the System Page Size chosen by the VMM.								
DWord	Bit	Description						
0	31:0	<p><b>SYSTEM PAGE SIZES VALUE</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000001b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This field defines the page size the system will use to map the VFs memory addresses. Software must set the value of the System Page Size to one of the page sizes set in the Supported Page Sizes field (see Section 3.3.12). As with Supported Page Sizes, if bit is Set in System Page Size, the VFs associated with this PF are required to support a page size of <math>2^{(n+12)}</math>. For example, if bit 1 is Set, the system is using an 8-KB page size. The results are undefined if System Page Size is zero. The results are undefined if more than one bit is set in System Page Size. The results are undefined if a bit is Set in System Page Size that is not Set in Supported Page Sizes.</p> <p>When System Page Size is set, the VF associated with this PF is required to align all BAR resources 20 on a System Page Size boundary. Each VF BAR<sub>n</sub> or VF BAR<sub>n</sub> pair (see Section 3.3.14) shall be aligned on a System Page Size boundary. Each VF BAR<sub>n</sub> or VF BAR<sub>n</sub> pair defining a non-zero address space shall be sized to consume an integer multiple of System Page Size bytes. All data structures requiring page size alignment within a VF shall be aligned on a System Page Size boundary.</p> <p>VF Enable must be zero when System Page Size is written. The results are undefined if System Page Size is written when VF Enable is Set.</p> <p>Default value is 1h (i.e., 4 KB), and that is the only value allowed for this implementation</p>	Default Value:	00000000000000000000000000000001b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	00000000000000000000000000000001b							
Access:	R/W							
_Custom_GTIRreset:	BUS							

## Tailpointer delay counter

<b>TP_DELAY_CNTR - Tailpointer delay counter</b>				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
_Custom_GTIReset:	BUS			
Address:	1C2DA0h-1C2DA3h			
Name:	Tailpointer delay counter			
ShortName:	TP_DELAY_CNTR_VDENC_REG0			
Address:	1C6DA0h-1C6DA3h			
Name:	Tailpointer delay counter			
ShortName:	TP_DELAY_CNTR_VDENC_REG1			
Address:	1D2DA0h-1D2DA3h			
Name:	Tailpointer delay counter			
ShortName:	TP_DELAY_CNTR_VDENC_REG2			
Address:	1D6DA0h-1D6DA3h			
Name:	Tailpointer delay counter			
ShortName:	TP_DELAY_CNTR_VDENC_REG3			
Address:	1E2DA0h-1E2DA3h			
Name:	Tailpointer delay counter			
ShortName:	TP_DELAY_CNTR_VDENC_REG4			
Address:	1E6DA0h-1E6DA3h			
Name:	Tailpointer delay counter			
ShortName:	TP_DELAY_CNTR_VDENC_REG5			
Address:	1F2DA0h-1F2DA3h			
Name:	Tailpointer delay counter			
ShortName:	TP_DELAY_CNTR_VDENC_REG6			
Address:	1F6DA0h-1F6DA3h			
Name:	Tailpointer delay counter			
ShortName:	TP_DELAY_CNTR_VDENC_REG7			
This register has stall counter for the VDENC. In an ideal case, this value should be zero				
DWord	Bit	Description		
0	31:0	<b>Tail pointer count delay</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Hardware Clear</td> </tr> </table>	Access:	R/W Hardware Clear
Access:	R/W Hardware Clear			



## TASK Invocation Counter

TASK_INVOCATION_COUNT - TASK Invocation Counter				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	026E8h			
Name:	TASK Invocation Counter			
ShortName:	TASK_INVOCATION_COUNT			
<p>The <b>TASK_INVOCATION_COUNT</b> accumulates <u>API-level</u> Task Shader invocations dispatched by the pipeline. For each TaskShader ThreadGroup dispatched, this register is incremented by the thread group size. This register does <u>not</u> count EU thread dispatches.</p> <p>SW shall comprehend that a pipeline flush is required to ensure that preceding TaskShader work is included in the register value.</p>				
DWord	Bit	Description		
0	63:32	<b>TASK Invocation Count UDW</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of patch objects processed by the TASK stage. Updated only when TASK Enable and TASK Statistics Enable are set in 3DSTATE_TASK	Access:	R/W
	Access:	R/W		
31:0	<b>TASK Invocation Count LDW</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of patch objects processed by the TASK stage. Updated only when TASK Enable and TASK Statistics Enable are set in 3DSTATE_TASK	Access:	R/W	
Access:	R/W			

## TASK Invocation Counter per Slice

TASK_INVOCATION_COUNT_SLICE - TASK Invocation Counter per Slice				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	065C8h-065CFh			
Name:	TASK Invocation Counter per Slice			
ShortName:	TASK_INVOCATION_COUNT_SLICE_SVGUNIT			
Address:	175C8h-175CFh			
Name:	TASK Invocation Counter per Slice			
ShortName:	TASK_INVOCATION_COUNT_SLICE_SVGRUNIT			
<p>The <b>TASK_INVOCATION_COUNT</b> accumulates <u>API-level</u> Task Shader invocations dispatched by the pipeline per Gslice. For each TaskShader ThreadGroup dispatched in that Gslice, this register is incremented by the thread group size. This register <u>does not</u> count EU thread dispatches. SW shall comprehend that a pipeline flush is required to ensure that preceding TaskShader work is included in the register value.</p>				
DWord	Bit	Description		
0..1	63:32	<b>TASK Invocation Count UDW in Slice</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of patch objects processed by the TASK stage within the slice. Updated only when TASK Enable and TASK Statistics Enable are set in 3DSTATE_TASK	Access:	R/W
	Access:	R/W		
31:0	<b>TASK Invocation Count LDW in Slice</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of patch objects processed by the TASK stage within the slice. Updated only when TASK Enable and TASK Statistics Enable are set in 3DSTATE_TASK	Access:	R/W	
Access:	R/W			



## TBIMR Mode Register

<b>TBIMR_MODE - TBIMR Mode Register</b>																									
Register Space:	MMIO: 0/2/0																								
Size (in bits):	32																								
Address:	06200h-06203h																								
Name:	TBIMR Mode Register																								
ShortName:	TBIMR_MODE_SVGUNIT																								
Address:	17200h-17203h																								
Name:	TBIMR Mode Register																								
ShortName:	TBIMR_MODE_SVGRUNIT																								
TBIMR Mode register.																									
DWord	Bit	Description																							
0	31:16	<b>Mask Bits</b>																							
		Access:	WO																						
		Format:	Mask																						
			Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)																						
	15:12	<b>Reserved</b>																							
		Access:	R/W																						
		Format:	PBC																						
			_Custom_GTIReset: DEV																						
	11:8	11:8	<b>Output starved Timer Count</b>																						
			Access:	R/W																					
_Custom_GTIReset:			DEV																						
		This count indicates how many clocks hardware will wait to close the batch if there is no poly packet at the input.																							
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>16 Clocks_Output</td> </tr> <tr> <td>1h</td> <td>32 Clocks_Output</td> </tr> <tr> <td>2h</td> <td>48 Clocks_Output</td> </tr> <tr> <td>3h</td> <td>64 Clocks_Output</td> </tr> <tr> <td>4h</td> <td>96 Clocks_Output</td> </tr> <tr> <td>5h</td> <td>128 Clocks_Output <b>[Default]</b></td> </tr> <tr> <td>6h</td> <td>192 Clocks_Output</td> </tr> <tr> <td>7h</td> <td>256 Clocks_Output</td> </tr> <tr> <td>8h</td> <td>384 Clocks_Output</td> </tr> <tr> <td>9h</td> <td>512 Clocks_Output</td> </tr> </tbody> </table>	Value	Name	0h	16 Clocks_Output	1h	32 Clocks_Output	2h	48 Clocks_Output	3h	64 Clocks_Output	4h	96 Clocks_Output	5h	128 Clocks_Output <b>[Default]</b>	6h	192 Clocks_Output	7h	256 Clocks_Output	8h	384 Clocks_Output	9h	512 Clocks_Output	
Value		Name																							
0h		16 Clocks_Output																							
1h		32 Clocks_Output																							
2h		48 Clocks_Output																							
3h		64 Clocks_Output																							
4h		96 Clocks_Output																							
5h		128 Clocks_Output <b>[Default]</b>																							
6h		192 Clocks_Output																							
7h	256 Clocks_Output																								
8h	384 Clocks_Output																								
9h	512 Clocks_Output																								

## TBIMR\_MODE - TBIMR Mode Register

	ah	1024 Clocks_Output
	bh	2048 Clocks_Output
	ch	4096 Clocks_Output
	dh	8192 Clocks_Output
	eh	Reserved
	fh	Reserved
7:4	<b>Reserved</b>	
	Access:	R/W
	Format:	PBC
	_Custom_GTIRreset:	DEV
3:0	<b>Input starved Timer Count</b>	
	Access:	R/W
	_Custom_GTIRreset:	DEV
This count indicates how many clocks hardware will wait to close the batch if the pixel pipe is starved and batch has some poly data.		
	<b>Value</b>	<b>Name</b>
	0h	16 Clocks_Input
	1h	32 Clocks_Input
	2h	48 Clocks_Input
	3h	64 Clocks_Input <b>[Default]</b>
	4h	96 Clocks_Input
	5h	128 Clocks_Input
	6h	192 Clocks_Input
	7h	256 Clocks_Input
	8h	384 Clocks_Input
	9h	512 Clocks_Input
	ah	1024 Clocks_Input
	bh	2048 Clocks_Input
	ch	4096 Clocks_Input
	dh	8192 Clocks_Input
	eh	Reserved
	fh	Reserved



## TCSS\_DISP\_MAILBOX\_IN\_CMD

TCSS_DISP_MAILBOX_IN_CMD			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	3710B0h-3710B3h		
Name:	TCSS_DISP_MAILBOX_IN_CMD		
ShortName:	TCSS_DISP_MAILBOX_IN_CMD		
Reset:	global		
DE to IOM Mailbox			
DWord	Bit	Description	
0	31	<b>RUN_BUSY</b>	
		Access:	R/W
		Run/Busy	
		<b>Value</b>	<b>Name</b>
		0b	
	1b		
	30:24	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	23:16	<b>PARAM2</b>	
		Access:	R/W
	15:8	<b>PARAM1</b>	
Access:		R/W	
7:0	<b>CMD</b>		
	Access:	R/W	
		Command or completion code	



## TCSS\_DISP\_MAILBOX\_IN\_DATA

TCSS_DISP_MAILBOX_IN_DATA						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	3710B4h-3710B7h					
Name:	TCSS_DISP_MAILBOX_IN_DATA					
ShortName:	TCSS_DISP_MAILBOX_IN_DATA					
Reset:	global					
DE to IOM Mailbox						
DWord	Bit	Description				
0	31:0	<b>DATA</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Mailbox data</td> </tr> </table>	Access:	R/W	Mailbox data	
Access:	R/W					
Mailbox data						



## TCSS\_DISP\_MAILBOX\_OUT\_CMD

TCSS_DISP_MAILBOX_OUT_CMD								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	3710A8h-3710ABh							
Name:	TCSS_DISP_MAILBOX_OUT_CMD							
ShortName:	TCSS_DISP_MAILBOX_OUT_CMD							
Reset:	global							
IOM to DE Mailbox								
DWord	Bit	Description						
0	31	<b>RUN_BUSY</b>						
		Access: R/W						
		Run/Busy						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> <tr> <td>1b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b		1b	
	Value	Name						
0b								
1b								
	30:24	<b>Reserved</b>						
		Access: RO						
		Format: MBZ						
	23:16	<b>PARAM2</b>						
		Access: R/W						
		Parameter 2						
	15:8	<b>PARAM1</b>						
		Access: R/W						
		Parameter 1						
	7:0	<b>CMD</b>						
		Access: R/W						
		Command or completion code						

## TCSS\_DISP\_MAILBOX\_OUT\_DATA

TCSS_DISP_MAILBOX_OUT_DATA						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	3710ACh-3710AFh					
Name:	TCSS_DISP_MAILBOX_OUT_DATA					
ShortName:	TCSS_DISP_MAILBOX_OUT_DATA					
Reset:	global					
IOM to DE Mailbox						
DWord	Bit	Description				
0	31:0	<b>DATA</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Mailbox data</td> </tr> </table>	Access:	R/W	Mailbox data	
Access:	R/W					
Mailbox data						



## Thread Dispatched Count Register

TDL_THR_DISP_COUNT - Thread Dispatched Count Register				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	0E4BCh			
This register provides the count of threads dispatched/valid in the subslice.				
DWord	Bit	Description		
0	31:6	<b>Reserved</b>		
		Access: RO		
	Format: MBZ			
	5:0	<b>Thread Count</b>		
Access: RO				
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0-56</td> <td>Valid Range</td> </tr> </tbody> </table>		Value	Name	0-56
Value	Name			
0-56	Valid Range			

## Thread Faulted Count Register

TDL_THR_PF_COUNT - Thread Faulted Count Register							
Register Space:	MMIO: 0/2/0						
Access:	RO						
Size (in bits):	32						
Address:	0E5BCh						
This register provides the count of threads faulted in each subslice.							
DWord	Bit	Description					
0	31	<b>Canonical fault indication bit to CS</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>The bit is set when a canonical fault on data fetch is reported by EU.</p>	Access:	RO			
	Access:	RO					
	30:6	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO						
Format:	MBZ						
5:0	<b>Thread Count</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0-56</td> <td>Valid Range</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0-56	Valid Range
Access:	RO						
Value	Name						
0-56	Valid Range						



## Thread Fault Status Register 0

TDL_THR_PF_STATUS0 - Thread Fault Status Register 0		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	0E6B8h	
This register provides the status of each thread in the SubSlice. A bit set indicates the thread in the specific thread slot is faulted.		
DWord	Bit	Description
0	31:24	<b>Row0, EU3, [Reserved, T6-T0]</b> Access: RO
	23:16	<b>Row0, EU2, [Reserved, T6-T0]</b> Access: RO
	15:8	<b>Row0, EU1, [Reserved, T6-T0]</b> Access: RO
	7:0	<b>Row0, EU0, [Reserved, T6-T0]</b> Access: RO

## Thread Fault Status Register 1

TDL_THR_PF_STATUS1 - Thread Fault Status Register 1		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	0E7B8h	
This register provides the status of each thread in the SubSlice. A bit set indicates the thread in the specific thread slot is faulted.		
DWord	Bit	Description
0	31:24	<b>Row1, EU3, [Reserved, T6-T0]</b> Access: RO
	23:16	<b>Row1, EU2, [Reserved, T6-T0]</b> Access: RO
	15:8	<b>Row1, EU1, [Reserved, T6-T0]</b> Access: RO
	7:0	<b>Row1, EU0, [Reserved, T6-T0]</b> Access: RO



## Thread Load Status Register 0

TDL_THR_STATUS0 - Thread Load Status Register 0		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	0E4B8h	
This register provides the status of each thread in the SubSlice.		
DWord	Bit	Description
0	31:24	<b>Row0, EU3, [T7-T0]</b> Access: RO
	23:16	<b>Row0, EU2, [T7-T0]</b> Access: RO
	15:8	<b>Row0, EU1, [T7-T0]</b> Access: RO
	7:0	<b>Row0, EU0, [T7-T0]</b> Access: RO



## Thread Load Status Register 1

TDL_THR_STATUS1 - Thread Load Status Register 1		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	0E5B8h	
This register provides the status of each thread in the SubSlice. A bit set indicates a valid thread is loaded in the thread slot.		
DWord	Bit	Description
0	31:24	<b>Row1, EU3, [Reserved, T6-T0]</b> Access: RO
	23:16	<b>Row1, EU2, [Reserved, T6-T0]</b> Access: RO
	15:8	<b>Row1, EU1, [Reserved, T6-T0]</b> Access: RO
	7:0	<b>Row1, EU0, [Reserved, T6-T0]</b> Access: RO



## Thread Mode Register

FF_MODE - Thread Mode Register										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
_Custom_GTIReset:	DEV									
Address:	06210h-06213h									
Name:	Thread Mode Register									
ShortName:	FF_MODE_SVGUNIT									
Address:	17210h-17213h									
Name:	Thread Mode Register									
ShortName:	FF_MODE_SVGRUNIT									
This register is used to program the FF shader Mode.										
DWord	Bit	Description								
0	31	<b>TE Autostrip Disable</b>								
		Access:	R/W							
		Format:	U1							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Enable <b>[Default]</b></td> <td>TE will generate "autostrip" primitives (if/where possible) during tessellation.</td> </tr> <tr> <td>1h</td> <td>Disable</td> <td>TE will not generate "autostrip" primitives.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Enable <b>[Default]</b>	TE will generate "autostrip" primitives (if/where possible) during tessellation.	1h	Disable
	Value	Name	Description							
	0h	Enable <b>[Default]</b>	TE will generate "autostrip" primitives (if/where possible) during tessellation.							
	1h	Disable	TE will not generate "autostrip" primitives.							
	30	<b>TDS external Cache Disable</b>								
		Access:	R/W							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable <b>[Default]</b></td> <td>The external TDS Cache is enabled if there is enough handles to enable the cache.</td> </tr> <tr> <td>1b</td> <td>Disable</td> <td>The external TDS Cache is disabled even if there is enough handles to enable the cache. Only the internal TDS Cache will be used.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Enable <b>[Default]</b>	The external TDS Cache is enabled if there is enough handles to enable the cache.	1b	Disable
Value		Name	Description							
0b	Enable <b>[Default]</b>	The external TDS Cache is enabled if there is enough handles to enable the cache.								
1b	Disable	The external TDS Cache is disabled even if there is enough handles to enable the cache. Only the internal TDS Cache will be used.								
29:26	<b>DS Hit Max Value</b>									
	Access:	R/W								
	Format:	U4								
	If the number of hits reaches the DS Hit Max Value and there is a pending miss to be dispatched, the DS will dispatch the pending miss vertex as a single dispatch.									
	Programming a value of 0 will disable the DS Hit Max counter logic and therefore partial dispatches will <u>not</u> be forced due to the number of hits seen during the accumulation of inputs									

## FF\_MODE - Thread Mode Register

		for a thread dispatch.	
		<b>Value</b>	<b>Name</b>
		15	<b>[Default]</b>
		[0,15]	
25:20	<b>VS Hit Max Value</b>		
	Access:	R/W	
	Format:	U6	
	If the number of hits reaches the VS Hit Max Value and there is a pending miss to be dispatched, the VS will dispatch the pending miss vertex as a single dispatch.		
	Since VS Reference Count Full Force miss enable was removed, the value can be [1,63].		
		<b>Value</b>	<b>Name</b>
		10	<b>[Default]</b>
		[1,63]	
19	<b>Tessellation DOP gating Disable</b>		
	Access:	R/W	
	Format:	Disable	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Enable <b>[Default]</b>	HS, TE, TETG, DS, GS and SOL units are DOP gated if all units are disabled
	1h	Disable	DOP gating is disabled for HS, TE, TETG, DS, GS and SOL units
	<b>Programming Notes</b>		
	Once this bit is set to a 1, it must not be cleared to a 0 until after a reset.		
18	<b>TRI NOINSIDE Autostrip Cache Invalidate Disable</b>		
	Access:	R/W	
	Format:	Disable	
	This bit can be used to control the TRI NOINSIDE Autostrip Cache Invalidate feature. By default the invalidation is ENABLED (allowing higher performance).		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Enable <b>[Default]</b>	TE will suppress the Autostrip cache invalidate for TRI NOINSIDE patches. This setting may improve performance.
	1h	Disable	TE will not suppress the Autostrip cache invalidate for TRI NOINSIDE patches.

## FF\_MODE - Thread Mode Register

Programming Notes											
<p>The setting of this field impacts the selection of the "provoking vertex" for the center triangle of TRI domains (if a center triangle exists given the tessellation factors), and this will in turn impact the generated image if any PS attributes are enabled as "flat shaded" and that/those attributes are not identical on all 3 vertices of the triangle. Given the fact that the APIs do not impose requirements on the starting/provoking vertices of the tessellation-generated triangles, the selection of provoking vertices can be arbitrary as long as it is deterministic (i.e., repeated rendering the same patch will yield the same results).</p> <p>Note: If FF_mode.TE autostrip Disable is set to 1, then TRI NOINSIDE Autostrip Cache Invalidate will also be disabled.</p>											
17	<b>Thread fusing disable</b>										
Access:		R/W									
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td>Disable</td> <td>Fusing of threads will be disabled. Threads will not be fused.</td> </tr> <tr> <td>0h</td> <td style="text-align: center;"><b>[Default]</b></td> <td>Fusing of threads will be enabled. Threads will be fused if all conditions are met to fuse a thread.</td> </tr> </tbody> </table>			Value	Name	Description	1h	Disable	Fusing of threads will be disabled. Threads will not be fused.	0h	<b>[Default]</b>	Fusing of threads will be enabled. Threads will be fused if all conditions are met to fuse a thread.
Value	Name	Description									
1h	Disable	Fusing of threads will be disabled. Threads will not be fused.									
0h	<b>[Default]</b>	Fusing of threads will be enabled. Threads will be fused if all conditions are met to fuse a thread.									
16	<b>Mesh Shader Partial Autostrip Disable</b>										
Access:		R/W									
Format:		Disable									
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td style="text-align: center;"><b>[Default]</b></td> <td>The Mesh Shader unit can generate "partial autostrip" primitives from TRILIST inputs.</td> </tr> <tr> <td>1h</td> <td></td> <td>The Mesh Shader unit will not generate "partial autostrip" primitives</td> </tr> </tbody> </table>			Value	Name	Description	0h	<b>[Default]</b>	The Mesh Shader unit can generate "partial autostrip" primitives from TRILIST inputs.	1h		The Mesh Shader unit will not generate "partial autostrip" primitives
Value	Name	Description									
0h	<b>[Default]</b>	The Mesh Shader unit can generate "partial autostrip" primitives from TRILIST inputs.									
1h		The Mesh Shader unit will not generate "partial autostrip" primitives									
16:15	<b>Reserved</b>										
Access:		R/W									
Format:		PBC									
15	<b>Mesh Shader Autostrip Disable</b>										
Access:		R/W									
Format:		Disable									
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td style="text-align: center;"><b>[Default]</b></td> <td>The mesh shader unit can generate "autostrip" primitives from TRILIST inputs.</td> </tr> <tr> <td>1h</td> <td></td> <td>The mesh shader unit will not generate "autostrip" primitives.</td> </tr> </tbody> </table>			Value	Name	Description	0h	<b>[Default]</b>	The mesh shader unit can generate "autostrip" primitives from TRILIST inputs.	1h		The mesh shader unit will not generate "autostrip" primitives.
Value	Name	Description									
0h	<b>[Default]</b>	The mesh shader unit can generate "autostrip" primitives from TRILIST inputs.									
1h		The mesh shader unit will not generate "autostrip" primitives.									
14:13	<b>Reserved</b>										
Access:		R/W									
Format:		PBC									

## FF\_MODE - Thread Mode Register

12	<b>Reserved</b>	
	Default Value:	0h
	Access:	R/W
	Format:	PBC
11:7	<b>Reserved</b>	
	Access:	R/W
	Format:	PBC
6:5	<b>Reserved</b>	
	Access:	R/W
	Format:	PBC
4	<b>Reserved</b>	
	Default Value:	0h
	Access:	R/W
	Format:	PBC
3	<b>Reserved</b>	
	Access:	R/W
	Format:	PBC
2	<b>TDS Tracking fifo wrap fix disable</b>	
	Access:	R/W
	Format:	Disable
	<b>Value</b>	<b>Name</b> <b>Description</b>
	1h	Disable the tds tracking fifo wrap fix.
	0h	<b>[Default]</b> Enable the tds tracking fifo wrap fix.
1	<b>Reserved</b>	
	Access:	R/W
	Format:	PBC
0	<b>Reserved</b>	
	Access:	R/W
	Format:	PBC



## Thread Restart Control Register

TDL_THR_RESTART - Thread Restart Control Register		
Register Space:	MMIO: 0/2/0	
Access:	WO	
Size (in bits):	32	
Address:	0E450h	
This register provides control to restart page faulted and halted threads in each subslice.		
DWord	Bit	Description
0	31:1	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	0	<b>Restart All Faulted Threads</b>
Access: WO		
A write of 1 to this register restarts all threads that have halted due to page fault.		

## Tile 0 Posted Queue Head

TILE0_PQUEUE_HEAD - Tile 0 Posted Queue Head								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	101810h							
DWord	Bit	Description						
0	31:5	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	4:0	<b>Tile 0 Posted Queue Head Pointer</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>00000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Default Value:	00000b	Access:	R/W	_Custom_GTIReset:	BUS
		Default Value:	00000b					
		Access:	R/W					
_Custom_GTIReset:	BUS							
Head pointer for Tile 0 16 deep posted port FIFO. Incremented by SGRunit on posted write to Tile 0.								



## Tile 0 Posted Queue Tail

TILE0_PQUEUE_TAIL - Tile 0 Posted Queue Tail		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	101814h	
DWord	Bit	Description
0	31:5	<b>Reserved</b>
		Access: RO
		Format: MBZ
0	4:0	<b>Tile 0 Posted Queue Tail Pointer</b>
		Default Value: 10000b
		Access: R/W
		_Custom_GTIReset: BUS
Tail pointer for Tile 0 16 deep posted port FIFO.		



## Tile 1 Posted Queue Head

TILE1_PQUEUE_HEAD - Tile 1 Posted Queue Head								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	101820h							
DWord	Bit	Description						
0	31:5	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	4:0	<b>Tile 1 Posted Queue Head Pointer</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>00000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Default Value:	00000b	Access:	R/W	_Custom_GTIReset:	BUS
		Default Value:	00000b					
		Access:	R/W					
_Custom_GTIReset:	BUS							
Head pointer for Tile 1 16 deep posted port FIFO. Incremented by SGRunit on posted write to Tile 1.								



## Tile 1 Posted Queue Tail

TILE1_PQUEUE_TAIL - Tile 1 Posted Queue Tail			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	101824h		
DWord	Bit	Description	
0	31:5	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	4:0	<b>Tile 1 Posted Queue Tail Pointer</b>	
		Default Value:	10000b
		Access:	R/W
_Custom_GTIReset:		BUS	
Tail pointer for Tile 1 16 deep posted port FIFO.			

## Tile 2 Posted Queue Head

TILE2_PQUEUE_HEAD - Tile 2 Posted Queue Head								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	101830h							
DWord	Bit	Description						
0	31:5	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	4:0	<b>Tile 2 Posted Queue Head Pointer</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>00000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Default Value:	00000b	Access:	R/W	_Custom_GTIReset:	BUS
		Default Value:	00000b					
		Access:	R/W					
_Custom_GTIReset:	BUS							
Head pointer for Tile 2 16 deep posted port FIFO. Incremented by SGRunit on posted write to Tile 2.								



## Tile 2 Posted Queue Tail

TILE2_PQUEUE_TAIL - Tile 2 Posted Queue Tail		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	101834h	
DWord	Bit	Description
0	31:5	<b>Reserved</b>
		Access: RO
		Format: MBZ
0	4:0	<b>Tile 2 Posted Queue Tail Pointer</b>
		Default Value: 10000b
		Access: R/W
		_Custom_GTIRreset: BUS
Tail pointer for Tile 2 16 deep posted port FIFO.		

## Tile 3 Posted Queue Head

TILE3_PQUEUE_HEAD - Tile 3 Posted Queue Head								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	101840h							
DWord	Bit	Description						
0	31:5	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	4:0	<b>Tile 3 Posted Queue Head Pointer</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>00000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table>	Default Value:	00000b	Access:	R/W	_Custom_GTIReset:	BUS
		Default Value:	00000b					
		Access:	R/W					
_Custom_GTIReset:	BUS							
Head pointer for Tile 3 16 deep posted port FIFO. Incremented by SGRunit on posted write to Tile 3.								



## Tile 3 Posted Queue Tail

TILE3_PQUEUE_TAIL - Tile 3 Posted Queue Tail		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	101844h	
DWord	Bit	Description
0	31:5	<b>Reserved</b>
		Access: RO
		Format: MBZ
0	4:0	<b>Tile 3 Posted Queue Tail Pointer</b>
		Default Value: 10000b
		Access: R/W
		_Custom_GTIReset: BUS
Tail pointer for Tile 3 16 deep posted port FIFO.		

## Tile Cache Control Register

TCCNTLREG - Tile Cache Control Register			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	0B138h		
Name:	Tile Cache Control Register		
ShortName:	TCCNTLREG		
Address:	0B238h		
ShortName:	TCCNTLREG_CCS0		
DWord	Bit	Description	
0	31:25	<b>Unified Tile Cache Pool</b>	
		Default Value:	00h
		Access:	R/W
		Number of ways allocated for the unified client pool. This is a combined pool for all streams.	
		<b>Z Tile Cache Pool</b>	
24:18		Default Value:	00h
		Access:	R/W
		Number of ways allocated for Z streams.	
17:11		<b>C Tile Cache Pool</b>	
		Default Value:	00h
		Access:	R/W
		Number of ways allocated for Color Streams	
10:4		<b>Command Streamer Allocation</b>	
		Default Value:	00h
		Access:	R/W
		Number of ways allocated for CS(Command Streamer)	
3		<b>State cache redirect to CS section Enable</b>	
		Access:	R/W
		Format:	Enable
		Enables the redirection of the state cache from the Unified/RO sections of the L3 to the CS Command buffer section	

## TCCNTLREG - Tile Cache Control Register

	Value	Name	Description
	1	[Default]	Enables the re-direction
	0		Disables the re-direction. State lines will be cached into RO/L3 rest section of the cache.
2	<b>L3 Data partial write merging enable</b>		
	Default Value:		1
	Access:		R/W
	Format:		Enable
1	<b>Color/Z write partial write merging enable</b>		
	Access:		R/W
	Format:		Enable
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0	[Default]	Partial write merging optimization (in SQDB) will be disabled for Color/Z bound cycles.
0	<b>Reserved</b>		
	Access:		RO
	Format:		MBZ



## TiledResources Invalid Tile Detection Register

<b>TRINVTILEDETCT - TiledResources Invalid Tile Detection Register</b>												
Register Space:	MMIO: 0/2/0											
Size (in bits):	32											
Address:	04DECh											
Name:	TiledResources Invalid Tile Detection Register											
ShortName:	TRINVTILEDETCT											
DWord	Bit	Description										
0	31:0	<b>Invalid Tile Detection Value</b> <table border="1" data-bbox="321 674 1464 764"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> <table border="1" data-bbox="321 800 1464 995"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00000000h</td> <td><b>[Default]</b></td> <td>A 32-bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Invalid Tiles. Hardware will flag each entry and space behind it as Invalid Tile for matched entries.</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	Description	00000000h	<b>[Default]</b>	A 32-bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Invalid Tiles. Hardware will flag each entry and space behind it as Invalid Tile for matched entries.
Access:	R/W											
_Custom_GTIReset:	DEV											
Value	Name	Description										
00000000h	<b>[Default]</b>	A 32-bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Invalid Tiles. Hardware will flag each entry and space behind it as Invalid Tile for matched entries.										



## TiledResources VA Detection Registers

TRVADR - TiledResources VA Detection Registers			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	04DF0h		
Name:	TiledResources VA Detection Registers		
ShortName:	TRVADR		
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	7:4	<b>TR - VA Mask Value</b>	
		Default Value:	0000b
		Access:	R/W
		_Custom_GTIRreset:	DEV
	<p>4bit MASK value that is mapped to incoming address bits[47:44]            MASK bits are used to identify which address bits need to be considered for compare.            If particular mask bit is "1", mapping address bit needs to be compared to DATA value provided.            If "0", corresponding address bit is masked which makes it don't care for compare. (This field defaults to "0000" to disable detection).            Note: The only usage model for GFX driver to set this field to "1111". Behavior of h/w for any other setting is not defined.            Note: GFX driver shall use same TRVA MASK value for all contexts.</p>		
	3:0	<b>TR- VA Data Value</b>	
		Access:	R/W
_Custom_GTIRreset:		DEV	
<b>Value</b>		<b>Name</b>	<b>Description</b>
0000b		<b>[Default]</b>	<p>4bit Data value that is mapped to incoming address bits[47:44].            Data bits are used to compare address values that are not filtered by the TRVAMV for match            Note: GFX driver shall use same TRVA Data value for all contexts</p>

## Tiled Resources Wrapper Write Data Port arbitration

<b>TRWRPARB - Tiled Resources Wrapper Write Data Port arbitration</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	04DF8h	
Name:	Tiled Resources Wrapper Write Data Port arbitration	
ShortName:	TRWRPARB	
DWord	Bit	Description
0	31:13	<b>Reserved</b>
		Access: RO
		Format: MBZ
	12:10	<b>L3 Max Write Request Limit Count</b>
		Default Value: 100b
		Access: R/W
		_Custom_GTIReset: DEV
	This is the MAX number of Allowed writes from L3 before switching the priority to Z Requests Count - Minimum count value must be 1	
	9	<b>Reserved</b>
		Access: RO
		Format: MBZ
	8:6	<b>Z Max Write Request Limit Count</b>
Default Value: 010b		
Access: R/W		
_Custom_GTIReset: DEV		
This is the MAX number of Allowed writes from Z before switching the priority to C Requests Count - Minimum count value must be = 1		
5	<b>Reserved</b>	
	Access: RO	
	Format: MBZ	
4:2	<b>C Max Write Request Limit Count</b>	
	Default Value: 010b	
	Access: R/W	
	_Custom_GTIReset: DEV	
This is the MAX number of Allowed writes from C before switching to L3 Request Count - Minimum count value = 1		

## TRWRPARB - Tiled Resources Wrapper Write Data Port arbitration

	1	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	0	<b>Fixed Arbitration enable</b>	
		Default Value:	1b
		Access:	R/W
		_Custom_GTIRreset:	DEV
Fixed Arbitration enable when 1'b1 Programmable arbitration when 1'b0			

## TIMESTAMP\_CTR

TIMESTAMP_CTR				
Register Space:	MMIO: 0/2/0			
Access:	R/WC			
Size (in bits):	32			
Address:	44070h-44073h			
Name:	Time Stamp Counter			
ShortName:	TIMESTAMP_CTR			
Reset:	global			
The register is not reset by a FLR.				
DWord	Bit	Description		
0	31:0	<p><b>TIMESTAMP Counter</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>This field increments every microsecond. The value in this field is latched in the Pipe Flip TIMESTAMP registers when flips occur, and in the Pipe Frame TIMESTAMP registers at start of vertical blank. The register value will reset if any value is written to it. The register is not reset by a FLR.</p>	Access:	R/WC
Access:	R/WC			



## TLB Inval Descriptor A

DWord		Bit	Description				
Register Space:		MMIO: 0/2/0					
Size (in bits):		32					
_Custom_GTIReset:		DEV					
Address:		0CF7Ch					
<p>This register defines the TLB invalidation descriptor (first of the 3 parts) for driver initiated TLB invalidations. This part of the descriptor must be written after the other two parts, as writing [0] of this register triggers the invalidation flow.</p>							
0	31:12	<b>Address Low</b>	<table border="1"> <tr> <td>Default Value:</td> <td>00000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is the PPGTT Virtual Address[31:12] of the page or page range that needs to be invalidated in the TLBs for the context specified by PASID/VF on page selective invalidations. The address is a 4K aligned address. For non page-selective-invalidations, this field is ignored.</p>	Default Value:	00000h	Access:	R/W
Default Value:	00000h						
Access:	R/W						
	11:10	<b>Reserved</b>	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO						
Format:	MBZ						
	9	<b>Invalidation Mode</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Specifies Light or Heavy Invalidation mode.</p> <p><b>0: Heavy Invalidation Mode:</b> This is the normal legacy invalidation mode. The pipeline of the engine(s) for which the invalidation is targeted to is blocked, and all the in-flight transactions are guaranteed to be Globally Observed before completing the TLB invalidation.</p> <p><b>1: Light Invalidation Mode:</b> TLBs of the targeted engine(s) are immediately invalidated. In-flight transactions are NOT guaranteed to be Globally Observed before completing TLB invalidation. Light Invalidation Mode is to be used only when it can be guaranteed (by SW) that the address translations remain invariant for the in-flight transactions across the TLB invalidation. In other words, this mode can be used when the TLB invalidation is intended to clear out the stale cached translations that are no longer in use. Light Invalidation Mode is much faster than the Heavy Invalidation Mode, as it does not wait for the in-flight transactions to be GOD.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b						
Access:	R/W						
	8:3	<b>Address Mask</b>	<table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>For page selective invalidations, this specifies the number of contiguous PPGTT pages that needs to be invalidated. The value in this field specifies the number of low order bits of the ADDR field that must be masked for the invalidation operation. This field enables SW to request invalidation</p>	Default Value:	00h	Access:	R/W
Default Value:	00h						
Access:	R/W						

<b>TLB_INV_DESC_A - TLB Inval Descriptor A</b>					
	<p>of contiguous mappings for size-aligned regions. When invalidating a large-page translation, SW must use the appropriate Address Mask value (0 for 4KB page, 4 for 64KB page, 9 for 2M page). For non page selective invalidations, this field is ignored.</p>				
2:1	<p><b>Granularity</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field indicates the requested invalidation granularity. HW implementations may perform coarser invalidation than the granularity requested.</p> <p><b>00: All-mappings-within-all-PASID/VF:</b> All TLB entries for all PASIDs/VFs are invalidated. This essentially invalidates all the TLBs in GAM.</p> <p><b>01: Reserved</b></p> <p><b>10: All-mappings-within-PASID/VF:</b> All TLB entries for the PASID/VF specified are invalidated. This results in invalidating all the TLB entries for one or more engines whose PASID/VF matches with than in the invalidation descriptor.</p> <p><b>11: Page-Selective-within-PASID/VF:</b> TLB entries that fall in the address range specified by ADDR/AM fields for the specified PASID/VF are invalidated.</p>	Default Value:	00b	Access:	R/W
Default Value:	00b				
Access:	R/W				
0	<p><b>Valid</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>TLB Invalidation Descriptor (all 3 parts) are valid.            This triggers the TLB invalidation flow            This bit self clears.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				



## TLB Inval Descriptor B

TLB_INV_DESC_B - TLB Inval Descriptor B		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	DEV	
Address:	0CF80h	
This register defines the TLB invalidation descriptor (Second of the 3 parts) for driver initiated TLB invalidations.		
DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	15:0	<b>Address Hi</b>
Default Value: 0000h		
Access: R/W		
<p>This is the PPGTT Virtual Address[48:32] of the page or page range that needs to be invalidated in the TLBs for the context specified by PASID/VF on page selective invalidations. The address is a 4K aligned address. For non page-selective-invalidations, this field is ignored.</p>		



## TLB Inval Descriptor C

<b>TLB_INV_DESC_C - TLB Inval Descriptor C</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	0CF84h		
This register defines the TLB invalidation descriptor (Third of the 3 parts) for driver initiated TLB invalidations.			
DWord	Bit	Description	
0	31:20	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
19:6	19:6	<b>PASID Hi</b>	
		Default Value:	00000h
		Access:	R/W
		This is used only with SIOV. When SIOV is enabled, PASID_Hi field holds the PASID[19:6] of the context for which the invalidation is intended for.	
5:0	5:0	<b>VF Number</b>	
		Default Value:	00h
		Access:	R/W
		When SRIOV is enabled, VF field holds the 6 bit VF number of the context for which the invalidation is intended for. Any engine that is currently running under the specified VF will go through the TLB invalidation, as specified in the invalidation descriptor. Any engine running under a different VF is not affected. When SIOV is enabled, this field holds the PASID[5:0] of the context for which the invalidation is intended for.	



## TLBInvalidationRegister\_BLT

BLT_TLB_INV_CR - TLBInvalidationRegister_BLT		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIRreset:	DEV	
Address:	0CEE4h	
Name:	BLT TLB Invalidation Register	
ShortName:	BLT_TLB_INV_CR	
DWord	Bit	Description
0	31:1	<b>Reserved</b>
		Access: RO
		Format: MBZ

## TLBInvalidationRegister\_GFX

GFX_TLB_INV_CR - TLBInvalidationRegister_GFX						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
_Custom_GTIReset:	DEV					
Address:	0CED8h					
Name:	GFX TLB Invalidation Register					
ShortName:	GFX_TLB_INV_CR					
DWord	Bit	Description				
0	31:1	<b>Reserved</b>				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	0	<b>Invalidate TLBs on the corresponding Engine</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
		Default Value:	0b			
Access:	R/W					
<p>SW writes 1 to invalidate the TLBs for the associated engine and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.</p> <p>This bit is self clear.</p>						



## TLBInvalidationRegister\_GUC

GUC_TLB_INV_CR - TLBInvalidationRegister_GUC						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
_Custom_GTIRReset:	DEV					
_Custom_GTIHardWiredEnable:	clr_reg_ga_cee8					
Address:	0CEE8h					
Name:	GUC TLB Invalidation Register					
ShortName:	GUC_TLB_INV_CR					
_Custom_GTIHardWiredEnable:	clr_reg_ga_cee8					
DWord	Bit	Description				
0	31:1	<b>Reserved</b>				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	0	<b>Invalidate TLBs on the corresponding Engine</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
		Default Value:	0b			
Access:	R/W					
<p>SW writes 1 to invalidate the TLBs for the associated engine and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs. This bit is self clear.</p>						

## TLBInvalidationRegister\_OA

OA_TLB_INV_CR - TLBInvalidationRegister_OA				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
_Custom_GTIRreset:	DEV			
Address:	0CEECh			
Name:	OA TLB Invalidation Register			
ShortName:	OA_TLB_INV_CR			
DWord	Bit	Description		
0	31:1	<b>Reserved</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
0	0	<b>Invalidate TLBs on the corresponding Engine</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated engine and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs. This bit is self clear.</p>	Default Value:	0b
Default Value:	0b			
Access:	R/W			



## Top of Low Usable DRAM Register

TOLUD_REG - Top of Low Usable DRAM Register			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	108000h		
This 32 bit register defines the Top of Low Usable DRAM. GT uses this to ensure no GT memory accesses occur between 4GB and TOLUD.			
DWord	Bit	Description	
0	31:20	<b>TOLUD</b>	
		Default Value:	001h
		Access:	R/W
		_Custom_GTIReset:	BUS
	<p>This register contains bits 31 to 20 of an address one byte above the maximum DRAM memory below 4G that is usable by the operating system.</p> <p>Address bits 31 down to 20 programmed to 01h implies a minimum memory size of 1MB. BIOS must set this value.</p> <p>Address bits 19:0 are assumed to be 0_0000h for the purposes of address comparison. The Host interface positively decodes an address towards DRAM if the incoming address is less than the value programmed in this register.</p>		
19:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

## Total Local Memory

TOTAL_LOCAL_MEMORY - Total Local Memory			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	108430h		
Indicates the maximum PCIe LMEMBAR sizes in the PF and VF resize-able BAR capability structures.			
DWord	Bit	Description	
0	31:9	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	8	<b>Local memory 512GB</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Indicates 512GB
	7	<b>Local memory 256GB</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Indicates 256GB
	6	<b>Local memory 128GB</b>	
		Default Value:	0b
		Access:	R/W
_Custom_GTIRreset:		BUS	
		Indicates 128GB	
5	<b>Local memory 64GB</b>		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
		Indicates 64GB	
4	<b>Local memory 32GB</b>		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
		Indicates 32GB	

TOTAL_LOCAL_MEMORY - Total Local Memory			
		Indicates 32GB	
	3	<b>Local memory 16GB</b>	
		Default Value: 0b	
		Access: R/W	
		_Custom_GTIRreset: BUS	
			Indicates 16GB
	2	<b>Local memory 8GB</b>	
		Default Value: 0b	
		Access: R/W	
		_Custom_GTIRreset: BUS	
			Indicates 8GB
	1	<b>Local memory 4GB</b>	
		Default Value: 0b	
		Access: R/W	
_Custom_GTIRreset: BUS			
		Indicates 4GB	
0	<b>Local memory 2GB</b>		
	Default Value: 0b		
	Access: R/W		
	_Custom_GTIRreset: BUS		
		Indicates 2GB	



## TOUUD\_LSB\_REG

TOUUD_LSB_REG - TOUUD_LSB_REG			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	108080h		
<p>This 64 bit register defines the Top of Upper Usable DRAM. Address bits 19:0 are assumed to be 000_0000h for the purposes of address comparison. The Host interface positively decodes an address towards DRAM if the incoming address is less than the value programmed in this register and greater than or equal to 4GB. BIOS Restriction: Minimum value for TOUUD is 4GB.</p> <p>All the bits in this register have SAI policy group protection.</p>			
DWord	Bit	Description	
0	31:20	<b>TOUUD</b>	
		Default Value:	001h
		Access:	R/W
		_Custom_GTIRreset:	BUS
<p>This register contains the LSB portion (bits 31 to 20) of an address one byte above the maximum DRAM memory above 4G that is usable by the operating system. Address bits 19:0 are assumed to be 000_0000h for the purposes of address comparison. The Host interface positively decodes an address towards DRAM if the incoming address is less than the value programmed in this register and greater than 4GB.</p>			
19:1	<b>Reserved</b>	Access:	RO
		Format:	MBZ
0	<b>SPARE</b>	Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Was lock bit prior	



## TOUUD\_MSB\_REG

TOUUD_MSB_REG - TOUUD_MSB_REG		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	108084h	
This is the most significant 32 bits of a 64 bit register that defines the Top of Upper Usable DRAM. BIOS Restriction: Minimum value for TOUUD is 4GB.		
DWord	Bit	Description
0	31:0	<b>TOUUD</b>
		Default Value: 00000000h
		Access: R/W
		_Custom_GTIReset: BUS
		This register contains bits 63 to 32 of an address one byte above the maximum DRAM memory above 4G that is usable by the operating system.

## TRANS\_CLK\_SEL

TRANS_CLK_SEL																								
Register Space:	MMIO: 0/2/0																							
Access:	R/W																							
Size (in bits):	32																							
Address:	46140h-46143h																							
Name:	Transcoder A Clock Select																							
ShortName:	TRANS_CLK_SEL_A																							
Reset:	soft																							
Address:	46144h-46147h																							
Name:	Transcoder B Clock Select																							
ShortName:	TRANS_CLK_SEL_B																							
Reset:	soft																							
Address:	46148h-4614Bh																							
Name:	Transcoder C Clock Select																							
ShortName:	TRANS_CLK_SEL_C																							
Reset:	soft																							
Address:	4614Ch-4614Fh																							
Name:	Transcoder D Clock Select																							
ShortName:	TRANS_CLK_SEL_D																							
Reset:	soft																							
This register maps the port clock to the transcoder.																								
DWord	Bit	Description																						
0	31:28	<p><b>Trans Clock Select</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Select which DDI clock to use for this transcoder.</td> </tr> <tr> <td colspan="2">Restriction : This must not be changed while the transcoder is enabled.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0000b</td> <td>None - Clock Disabled</td> </tr> <tr> <td>0001b</td> <td>DDI A</td> </tr> <tr> <td>0010b</td> <td>DDI B</td> </tr> <tr> <td>0011b</td> <td>DDI C</td> </tr> <tr> <td>0100b</td> <td>DDI D</td> </tr> <tr> <td>0101b</td> <td>DDI E</td> </tr> <tr> <td>0110b</td> <td>DDI USBC1</td> </tr> </table>	Access:	R/W	Select which DDI clock to use for this transcoder.		Restriction : This must not be changed while the transcoder is enabled.		Value	Name	0000b	None - Clock Disabled	0001b	DDI A	0010b	DDI B	0011b	DDI C	0100b	DDI D	0101b	DDI E	0110b	DDI USBC1
Access:	R/W																							
Select which DDI clock to use for this transcoder.																								
Restriction : This must not be changed while the transcoder is enabled.																								
Value	Name																							
0000b	None - Clock Disabled																							
0001b	DDI A																							
0010b	DDI B																							
0011b	DDI C																							
0100b	DDI D																							
0101b	DDI E																							
0110b	DDI USBC1																							



TRANS_CLK_SEL				
		0111b	DDI USBC2	
		1000b	DDI USBC3	
		1001b	DDI USBC4	
	27:0	<b>Reserved</b>		
		Access:		RO
		Format:		MBZ

## TRANS\_CONF

<b>TRANS_CONF</b>	
Register Space:	MMIO: 0/2/0
Access:	Double Buffered
Size (in bits):	32
_Custom_Display_DoubleBufferUpdatePoint: Start of vertical blank (WD cap sync) OR transcoder disabled	
Address:	7E008h-7E00Bh
Name:	Transcoder WD0 Configuration
ShortName:	TRANS_CONF_WD0
Reset:	soft
Address:	7D008h-7D00Bh
Name:	Transcoder WD1 Configuration
ShortName:	TRANS_CONF_WD1
Reset:	soft
Address:	7B008h-7B00Bh
Name:	Transcoder DSI 0 Configuration
ShortName:	TRANS_CONF_DSI0
Reset:	soft
Address:	7B808h-7B80Bh
Name:	Transcoder DSI 1 Configuration
ShortName:	TRANS_CONF_DSI1
Reset:	soft
Address:	70008h-7000Bh
Name:	Transcoder Configuration
ShortName:	TRANS_CONF_A
Reset:	soft
Address:	71008h-7100Bh
Name:	Transcoder Configuration
ShortName:	TRANS_CONF_B
Reset:	soft
Address:	72008h-7200Bh
Name:	Transcoder Configuration
ShortName:	TRANS_CONF_C
Reset:	soft
Address:	73008h-7300Bh
Name:	Transcoder Configuration

<b>TRANS_CONF</b>																	
ShortName:		TRANS_CONF_D															
Reset:		soft															
DWord	Bit	Description															
0	31	<b>Transcoder Enable</b>															
		Access: Double Buffered															
		Setting this bit to the value of one, turns on this transcoder. Turning the transcoder off disables the timing generator and synchronization pulses to the display will not be maintained. Enabling the transcoder may be internally delayed for one frame while the display data buffers are re-configured.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable									
Value	Name																
0b	Disable																
1b	Enable																
		<b>Restriction</b>															
		Timing registers must contain valid values before this bit is enabled.															
	30	<b>Transcoder State</b>															
		Access: RO															
		This read only bit indicates the actual state of the transcoder.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled									
Value	Name																
0b	Disabled																
1b	Enabled																
29:23		<b>Reserved</b>															
		Access: RO															
		Format: MBZ															
22:21		<b>Interlaced Mode</b>															
		Access: Double Buffered															
		These bits control the transcoder interlaced mode. This field is ignored by WD.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>PF-PD</td> <td>Progressive Fetch with Progressive Display</td> </tr> <tr> <td>01b</td> <td>PF-ID</td> <td>Progressive Fetch with Interlaced Display</td> </tr> <tr> <td>11b</td> <td>IF-ID</td> <td>Interlaced Fetch with Interlaced Display</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	00b	PF-PD	Progressive Fetch with Progressive Display	01b	PF-ID	Progressive Fetch with Interlaced Display	11b	IF-ID	Interlaced Fetch with Interlaced Display	Others	Reserved	Reserved
		Value	Name	Description													
		00b	PF-PD	Progressive Fetch with Progressive Display													
		01b	PF-ID	Progressive Fetch with Interlaced Display													
11b	IF-ID	Interlaced Fetch with Interlaced Display															
Others	Reserved	Reserved															
<b>Programming Notes</b>																	
Progressive Fetch with Interlaced Display requires pipe scaling.																	
<b>Restriction</b>																	
VGA display modes do not work while in interlaced fetch mode.																	

## TRANS\_CONF

		<p>Progressive Fetch with Interlaced Display effectively down scales the vertical by 2X, which reduces the maximum supported pixel rate by half.</p> <p>Interlaced fetch mode is not supported with Y Tiling. Interlaced fetch mode is not supported with 90/270 rotation. Interlaced fetch mode is not supported with scaling. Interlaced fetch mode is not supported with YUV 420 hybrid planar source pixel formats. In Interlaced mode, the plane height must be a minimum of 2 scanlines.</p>	
20:12	<b>Reserved</b>	Access:	RO
		Format:	MBZ
11:8	<b>Reserved</b>	Access:	Double Buffered
7	<b>Reserved</b>	Access:	Double Buffered
6:2	<b>Reserved</b>	Access:	RO
		Format:	MBZ
1:0	<b>Early pixel count scaling</b>	Access:	Double Buffered
	<p>The hblank_early is generated on data timing (not the timing generator), so different factors such as the VDSC output bpp can shift the position of hblank_early relative to hblank. This 2-bit register field per transcoder within non-audio register space for early pixel count scaling provides guard bandwidth to help insure that the actual position is at least greater than or equal to the value requested in AUD_CONFIG_BE.</p>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b	Scale x2	Scale the AUD_CONFIG_BE early pixel count by x2
	01b	Scale x4	Scale the AUD_CONFIG_BE early pixel count by x4
	10b	Scale x8	Scale the AUD_CONFIG_BE early pixel count by x8
	11b	Scale x1	Disable Scaling of AUD_CONFIG_BE early pixel count (x1)



## TRANS\_DDI\_FUNC\_CTL

TRANS_DDI_FUNC_CTL												
Register Space:	MMIO: 0/2/0											
Access:	R/W											
Size (in bits):	32											
Address:	6B400h-6B403h											
Name:	Transcoder DSI 0 DDI Function Control											
ShortName:	TRANS_DDI_FUNC_CTL_DSI0											
Reset:	soft											
Address:	6BC00h-6BC03h											
Name:	Transcoder DSI 1 DDI Function Control											
ShortName:	TRANS_DDI_FUNC_CTL_DSI1											
Reset:	soft											
Address:	60400h-60403h											
Name:	Transcoder DDI Function Control											
ShortName:	TRANS_DDI_FUNC_CTL_A											
Reset:	soft											
Address:	61400h-61403h											
Name:	Transcoder DDI Function Control											
ShortName:	TRANS_DDI_FUNC_CTL_B											
Reset:	soft											
Address:	62400h-62403h											
Name:	Transcoder DDI Function Control											
ShortName:	TRANS_DDI_FUNC_CTL_C											
Reset:	soft											
Address:	63400h-63403h											
Name:	Transcoder DDI Function Control											
ShortName:	TRANS_DDI_FUNC_CTL_D											
Reset:	soft											
DWord	Bit	Description										
0	31	<p><b>TRANS DDI Function Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This bit enables the transcoder DDI function.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </table>	Access:	R/W	This bit enables the transcoder DDI function.		Value	Name	0b	Disable	1b	Enable
Access:	R/W											
This bit enables the transcoder DDI function.												
Value	Name											
0b	Disable											
1b	Enable											



## TRANS\_DDI\_FUNC\_CTL

30:27

### DDI Select

Access:	R/W
---------	-----

These bits determine which DDI port this transcoder will connect to. It is not valid to enable and direct more than one transcoder to one DDI, except when using DisplayPort multistreaming.  
 This field is ignored by the DSI transcoders since they have a fixed DDI mapping.

Value	Name
0000b	None
0001b	DDI A
0010b	DDI B
0011b	DDI C
0100b	DDI USBC1
0101b	DDI USBC2
0110b	DDI USBC3
0111b	DDI USBC4
1000b	DDI D
1001b	DDI E

**Restriction**

This field must not be changed while the function is enabled.

26:24

### TRANS DDI Mode Select

Access:	R/W
---------	-----

This field determines the mode of operation. HDMI mode enables a null packet (32 bytes of a value of 0) to be sent when Vsync=1, and also enables preambles and guardbands prior to the null packets, in accordance with the HDMI specification. DVI mode will function as HDMI if DIP packets or audio are enabled.  
 This field does not apply to the DSI transcoder.

Value	Name	Description
000b	HDMI	Function in HDMI mode
001b	DVI	Function in DVI mode
010b	DP SST	Function in DisplayPort SST mode
011b	DP MST	Function in DisplayPort MST mode
100b	DP2.0 32b symbol mode	Function is selected only in DisplayPort 2.0 128b/132b mode.
Others	Reserved	Reserved

## TRANS\_DDI\_FUNC\_CTL

Restriction																													
<p>This field must not be changed while the function is enabled. The DisplayPort mode (SST or MST) selected here must match the mode selected in the DisplayPort Transport Control register for the transport attached to this transcoder.</p> <p>Trans DDI mode select should be programmed to MST in the same register write as MST transport select (field [11:10] in this register).</p>																													
23	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																								
Access:	RO																												
Format:	MBZ																												
22:20	<p><b>Bits Per Color</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table> <p>This field selects the number of bits per color output on the DDI connected to this transcoder. Dithering should be enabled when selecting a pixel color depth higher or lower than the pixel color depth of the frame buffer.</p> <p>This field does not apply to the DSI transcoder. The Pixel Format for the DSI transcoder is defined within the TRANS_DSI_FUNC_CONF register.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>8 bpc</td> <td></td> </tr> <tr> <td>001b</td> <td>10 bpc</td> <td></td> </tr> <tr> <td>010b</td> <td>6 bpc</td> <td></td> </tr> <tr> <td>011b</td> <td>12 bpc</td> <td></td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th colspan="2" style="text-align: center; background-color: #e6f2ff;">Restriction</th> </tr> </thead> <tbody> <tr> <td colspan="2">This field must not be changed while the function is enabled.</td> </tr> <tr> <td colspan="2">6bpc not supported with HDMI.</td> </tr> <tr> <td colspan="2">6bpc not supported with VDSC.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	000b	8 bpc		001b	10 bpc		010b	6 bpc		011b	12 bpc		Others	Reserved	Reserved	Restriction		This field must not be changed while the function is enabled.		6bpc not supported with HDMI.		6bpc not supported with VDSC.	
Access:	R/W																												
Value	Name	Description																											
000b	8 bpc																												
001b	10 bpc																												
010b	6 bpc																												
011b	12 bpc																												
Others	Reserved	Reserved																											
Restriction																													
This field must not be changed while the function is enabled.																													
6bpc not supported with HDMI.																													
6bpc not supported with VDSC.																													
19:18	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																								
Access:	RO																												
Format:	MBZ																												
17:16	<p><b>Sync Polarity</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> </table> <p>This field indicates the polarity of Hsync and Vsync.</p> <p>Field ignored by the DSI transcoder</p>	Access:	R/W																										
Access:	R/W																												

## TRANS\_DDI\_FUNC\_CTL

		Value	Name	Description
		00b	Low	VS and HS are active low (inverted)
		01b	VS Low, HS High	VS is active low (inverted), HS is active high
		10b	VS High, HS Low	VS is active high, HS is active low (inverted)
		11b	High <b>[Default]</b>	VS and HS are active high
15	<b>Reserved</b>			
	Access:			RO
	Format:			MBZ
14:12	<b>DSI Input Select</b>			
	Access:			R/W
	These bits determine the input to transcoder DSI. These bits are ignored by the other transcoders.			
		Value	Name	
		000b	Pipe A	
		101b	Pipe B	
		110b	Pipe C	
		111b	Pipe D	
		Others	Reserved	
	<b>Restriction</b>			
	This field must not be changed while the function is enabled. It is not valid to have the same pipes driving multiple enabled transcoders.			
11:10	<b>MST Transport Select</b>			
	Access:			R/W
	<b>Description</b>			
	This field selects which DP transport the DP data from this transcoder is sent to for MST stream combining. This field is ignored when MST is disabled.			
	Restriction : MST transport select should be programmed in the same register write as Trans DDI mode select (field [26:24] in this register).			
	This field is required to be programmed in DP 2.0 128b/132b case as well.			
		Value	Name	
		00b	DPTP A	
		01b	DPTP B	
		10b	DPTP C	
		11b	DPTP D	

## TRANS\_DDI\_FUNC\_CTL

Restriction		
This field must not be changed while the function is enabled.		
9	<b>Reserved</b>	
Access:		R/W
8	<b>DP VC Payload Allocate</b>	
Access:		R/W
Description		
This bit enables DisplayPort Virtual Channel payload allocation. This bit is ignored by transcoder EDP since it does not support multistreaming.		
This bit is ignored by transcoder DSI since it does not support multistreaming		
This field is required to be programmed for DP2.0 128b/132b use case as well.		
Value	Name	
0b	Disable	
1b	Enable	
7	<b>HDMI Scrambler CTS Enable</b>	
Access:		R/W
This bit enables Compliance Test Specification mode on the HDMI scrambler. This bit must be set before the scrambler is enabled.		
This bit is ignored by transcoder DSI		
Value	Name	
0b	Disable	
1b	True	
6	<b>HDMI Scrambler Reset frequency</b>	
Access:		R/W
This bit specifies the frequency at which the scrambler is reset when the HDMI Scrambler CTS Enable bit is set.		
This bit must be set before or along with the HDMI Scrambler CTS Enable bit.		
Value	Name	Description
0b	Every Line	SSCP sent on hsync of every line
1b	Every Other Line	SSCP sent on hsync of every other line
5	<b>Reserved</b>	
Access:		R/W
4	<b>High TMDS Char Rate</b>	
Access:		R/W

## TRANS\_DDI\_FUNC\_CTL

		<p>This field enables the high TMDS character rate. It must be enabled when the HDMI link symbol rate is greater than 340 MHz. It must be disabled when the HDMI link symbol rate is less than or equal to 340 MHz.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable</td> <td>TMDS Character Rate is less than or equal to 340 Mega-characters/second/channel</td> </tr> <tr> <td>1</td> <td>Enable</td> <td>TMDS Character Rate is greater than 340 Mega-characters/second/channel</td> </tr> </tbody> </table>		Value	Name	Description	0	Disable	TMDS Character Rate is less than or equal to 340 Mega-characters/second/channel	1	Enable	TMDS Character Rate is greater than 340 Mega-characters/second/channel															
Value	Name	Description																									
0	Disable	TMDS Character Rate is less than or equal to 340 Mega-characters/second/channel																									
1	Enable	TMDS Character Rate is greater than 340 Mega-characters/second/channel																									
3:1	<b>Port Width Selection</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 100%;">Description</th> </tr> </thead> <tbody> <tr> <td> <p>This field selects the number of lanes to be enabled on the DDI link for DisplayPort and DSI. for DSI, this field specifies the number of Data lanes to use - the Clock lane is always enabled when the DSI function is enabled. This field is ignored for HDMI and DVI which always use all 4 lanes. The value selected here must match the value selected in the DDI Buffer Control register for the DDI attached to this pipe.</p> </td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>x1</td> <td>x1 Mode</td> </tr> <tr> <td>001b</td> <td>x2</td> <td>x2 Mode</td> </tr> <tr> <td>010b</td> <td>x3</td> <td>[ ] x3 Mode (DSI only)</td> </tr> <tr> <td>011b</td> <td>x4</td> <td>x4 Mode</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 100%;">Restriction</th> </tr> </thead> <tbody> <tr> <td>This field must not be changed while the DDI is enabled.</td> </tr> </tbody> </table>		Access:	R/W	Description	<p>This field selects the number of lanes to be enabled on the DDI link for DisplayPort and DSI. for DSI, this field specifies the number of Data lanes to use - the Clock lane is always enabled when the DSI function is enabled. This field is ignored for HDMI and DVI which always use all 4 lanes. The value selected here must match the value selected in the DDI Buffer Control register for the DDI attached to this pipe.</p>	Value	Name	Description	000b	x1	x1 Mode	001b	x2	x2 Mode	010b	x3	[ ] x3 Mode (DSI only)	011b	x4	x4 Mode	Others	Reserved	Reserved	Restriction	This field must not be changed while the DDI is enabled.
Access:	R/W																										
Description																											
<p>This field selects the number of lanes to be enabled on the DDI link for DisplayPort and DSI. for DSI, this field specifies the number of Data lanes to use - the Clock lane is always enabled when the DSI function is enabled. This field is ignored for HDMI and DVI which always use all 4 lanes. The value selected here must match the value selected in the DDI Buffer Control register for the DDI attached to this pipe.</p>																											
Value	Name	Description																									
000b	x1	x1 Mode																									
001b	x2	x2 Mode																									
010b	x3	[ ] x3 Mode (DSI only)																									
011b	x4	x4 Mode																									
Others	Reserved	Reserved																									
Restriction																											
This field must not be changed while the DDI is enabled.																											
0	<b>HDMI Scrambling Enabled</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Setting this bit enables scrambling over the HDMI link. Scrambling must be enabled when the HDMI link symbol rate is greater than 340 MHz. Scrambling should be enabled at lower frequencies if the receiver supports it at that speed. This must not changed while the port is enabled.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>		Access:	R/W	Value	Name	0b	Disable	1b	Enable																
Access:	R/W																										
Value	Name																										
0b	Disable																										
1b	Enable																										



## TRANS\_DDI\_FUNC\_CTL2

TRANS_DDI_FUNC_CTL2								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	6B404h-6B407h							
Name:	Transcoder DSI 0 DDI Function Control2							
ShortName:	TRANS_DDI_FUNC_CTL2_DSI0							
Reset:	soft							
Address:	6BC04h-6BC07h							
Name:	Transcoder DSI 1 DDI Function Control2							
ShortName:	TRANS_DDI_FUNC_CTL2_DSI1							
Reset:	soft							
Address:	60404h-60407h							
Name:	Transcoder DDI Function Control2							
ShortName:	TRANS_DDI_FUNC_CTL2_A							
Reset:	soft							
Address:	61404h-61407h							
Name:	Transcoder DDI Function Control2							
ShortName:	TRANS_DDI_FUNC_CTL2_B							
Reset:	soft							
Address:	62404h-62407h							
Name:	Transcoder DDI Function Control2							
ShortName:	TRANS_DDI_FUNC_CTL2_C							
Reset:	soft							
Address:	63404h-63407h							
Name:	Transcoder DDI Function Control2							
ShortName:	TRANS_DDI_FUNC_CTL2_D							
Reset:	soft							
DWord	Bit	Description						
0	31	<b>Genlock Enable</b>						
		Access: <span style="float: right;">R/W</span>						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Enable</td> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> </tbody> </table>	Value	Name	1b	Enable	0b	Disable
Value	Name							
1b	Enable							
0b	Disable							

## TRANS\_DDI\_FUNC\_CTL2

30:29	<b>Genlock Mode</b>		
	Access:		R/W
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	10b	Primary	Primary transcoder outputs frame sync for other transcoders to secondary to.
	00b	Local Secondary	Local secondary transcoder secondaries to frame sync from a primary transcoder in the same device. The primary transcoder is selected by Port Sync Mode Primary Select.
01b	Remote Secondary	Remote secondary transcoder secondaries to frame sync from a primary transcoder in a different device.	
11b	Reserved		
28	<b>DDI clock squash</b>		
	Access:		R/W
	<p>This field must not be set when DE Shim register SNPS_PHY_MPLL_B_DIV[dp_shim_div32_clk_sel] is set.</p> <p>SW must ensure that both DDI clock squashing and DIV32 setting at DE Shim level match MPLLB programming.</p> <p>This bit should be set only for DP v2.0 mode.</p>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	DDI clock squashing disabled	Do not throttle forwarded clock at 8:5 ratio to match drain rate to PHY.
1b	DDI clock squashing enabled	Throttle forwarded clock at 8:5 ratio to match drain rate to PHY .	
27:9	<b>Reserved</b>		
	Access:		RO
	Format:		MBZ
8	<b>Double Buffer Vactive</b>		
	Access:		R/W
	<b>Value</b>	<b>Name</b>	
	0b	Normal Vactive	
1b	Double Buffer Vactive		
7:6	<b>Audio Mute Override</b>		
	Access:		R/W
	This field overrides audio mute signal in VBID.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b,01b	Do not override	
10b	Override and reset	Override audio mute bit to '0'.	

<b>TRANS_DDI_FUNC_CTL2</b>			
	11b	Override and set	Override audio mute bit to '1'.
5	<b>Dual Pipe Sync Enable</b>		
	Access:		R/W
	This bit informs the DSI transcoder that while it is synchronized with another DSI transcoder, it will also be driven by a separate Pipe		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
0b	Disabled	Both transcoders are being driven by a single Pipe (Dual Link - Single Pipe)	
1b	Enabled	Each transcoder is being driven by a separate Pipe (Dual Link - Dual Pipe)	
4	<b>Port Sync Mode Enable</b>		
	Access:		R/W
	This field enables the DisplayPort port sync mode on this transcoder. This mode forces two or more transcoders to be in sync; with one transcoder primary and one or more transcoder secondaries. The primary is unaware that it is operating in this mode. Only the secondary is aware that it is operating in this mode. Port sync mode is only enabled in the secondary transcoder.		
	For DSI, this bit enables DSI Transcoder 1 to be a secondary to DSI Transcoder 0. DSI Transcoder 0 is unaware that it is the primary of DSI Transcoder 1		
		<b>Value</b>	<b>Name</b>
	0b	Disable	
1b	Enable		
	<b>Restriction</b>		
Follow the instructions for enabling and disabling Sync Mode in the Display Mode Set Sequence - Sequence for DisplayPort.			
Port Sync Mode Primary Select must be programmed with a valid value when Port sync Mode is enabled.			
The secondary and primary transcoders and associated ports must have identical parameters and properties; same color format, link width (number of lanes enabled), resolution, refresh rate, PLL configuration, dot clock, TU size, M and N programming, etc .Spread spectrum clocking cannot be used when the ports use separate PLLs.			
Port Sync Mode can be enabled with DisplayPort SST and with DisplayPort MST.			
3	<b>Reserved</b>		
	Access:		RO
	Format:		MBZ
2:0	<b>Port Sync Mode Primary Select</b>		
	Access:		R/W



## TRANS\_DDI\_FUNC\_CTL2

Description	
This field indicates which transcoder will be the primary to this transcoder when in port sync mode.	
This field is ignored by the DSI transcoders since only DSI 0 can be the primary.	
This field is also used for genlock for the local secondary transcoder to select a primary transcoder.	
Value	Name
001b	Transcoder A
010b	Transcoder B
011b	Transcoder C
100b	Transcoder D
Restriction	
A port cannot be secondaried to itself.	
The DSI transcoders cannot be secondaried to a non-DSI transcoder - field ignored by the DSI transcoder.	



## TRANS\_DP2\_CTL

TRANS_DP2_CTL - TRANS_DP2_CTL										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	600A0h-600A3h									
Name:	Transcoder DP2 control									
ShortName:	TRANS_DP2_CTL_A									
Reset:	soft									
Address:	610A0h-610A3h									
Name:	Transcoder DP2 control									
ShortName:	TRANS_DP2_CTL_B									
Reset:	soft									
Address:	620A0h-620A3h									
Name:	Transcoder DP2 control									
ShortName:	TRANS_DP2_CTL_C									
Reset:	soft									
Address:	630A0h-630A3h									
Name:	Transcoder DP2 control									
ShortName:	TRANS_DP2_CTL_D									
Reset:	soft									
This register controls DP2.0 datapath.										
DWord	Bit	Description								
0	31	<b>128b_132b_channel_coding</b>								
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Assertion of this register field to "1" enables DP v2.0 128b/132b channel coding and associated DP v2.0 datapath.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0b</td> <td>disable</td> </tr> <tr> <td>1b</td> <td>enable</td> </tr> </table>	Access:	R/W	Assertion of this register field to "1" enables DP v2.0 128b/132b channel coding and associated DP v2.0 datapath.		Value	Name	0b	disable
Access:	R/W									
Assertion of this register field to "1" enables DP v2.0 128b/132b channel coding and associated DP v2.0 datapath.										
Value	Name									
0b	disable									
1b	enable									
	30	<b>Panel Replay enable</b>								
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Assertion of this register field to "1" enables panel replay feature on external DP ports.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0b</td> <td>disable</td> </tr> <tr> <td>1b</td> <td>enable</td> </tr> </table>	Access:	R/W	Assertion of this register field to "1" enables panel replay feature on external DP ports.		Value	Name	0b	disable
Access:	R/W									
Assertion of this register field to "1" enables panel replay feature on external DP ports.										
Value	Name									
0b	disable									
1b	enable									

TRANS_DP2_CTL - TRANS_DP2_CTL		
	29:27	<b>Reserved</b>
		Access: RO
		Format: MBZ
	26	<b>Reserved</b>
		Access: RO
		Format: MBZ
	25:24	<b>Reserved</b>
		Access: RO
		Format: MBZ
	23	<b>Reserved</b>
		Access: R/W
	22:0	<b>Reserved</b>
		Access: RO
		Format: MBZ



## TRANS\_DP2\_VFREQHIGH

TRANS_DP2_VFREQHIGH - TRANS_DP2_VFREQHIGH		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	600A4h-600A7h	
Name:	Transcoder DP2 VFREQ high	
ShortName:	TRANS_DP2_VFREQHIGH_A	
Reset:	soft	
Address:	610A4h-610A7h	
Name:	Transcoder DP2 VFREQ high	
ShortName:	TRANS_DP2_VFREQHIGH_B	
Reset:	soft	
Address:	620A4h-620A7h	
Name:	Transcoder DP2 VFREQ high	
ShortName:	TRANS_DP2_VFREQHIGH_C	
Reset:	soft	
Address:	630A4h-630A7h	
Name:	Transcoder DP2 VFREQ high	
ShortName:	TRANS_DP2_VFREQHIGH_D	
Reset:	soft	
This register specifies upper 24-bits of DP v2.0 pixel clock frequency in Hz.		
DWord	Bit	Description
0	31:8	<b>PIXELCLOCK_HIGH</b> Access: <input type="text"/> R/W Higher 24-bits of DP v2.0 Pixel clock frequency in Hz.
	7:0	<b>Reserved</b> Access: <input type="text"/> R/W

## TRANS\_DP2\_VFREQLOW

TRANS_DP2_VFREQLOW - TRANS_DP2_VFREQLOW		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	600A8h-600ABh	
Name:	Transcoder DP2 VFREQ low	
ShortName:	TRANS_DP2_VFREQLOW_A	
Reset:	soft	
Address:	610A8h-610ABh	
Name:	Transcoder DP2 VFREQ low	
ShortName:	TRANS_DP2_VFREQLOW_B	
Reset:	soft	
Address:	620A8h-620ABh	
Name:	Transcoder DP2 VFREQ low	
ShortName:	TRANS_DP2_VFREQLOW_C	
Reset:	soft	
Address:	630A8h-630ABh	
Name:	Transcoder DP2 VFREQ low	
ShortName:	TRANS_DP2_VFREQLOW_D	
Reset:	soft	
This register specifies lower 24-bits of DP v2.0 pixel clock frequency in Hz.		
DWord	Bit	Description
0	31:8	<b>PIXELCLOCK_LOW</b> Access: <input type="text"/> R/W Lower 24-bits of DP v2.0 Pixel clock frequency in Hz.
	7:0	<b>Reserved</b> Access: <input type="text"/> R/W



## TRANS\_DSI\_FUNC\_CONF

<b>TRANS_DSI_FUNC_CONF</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	6B030h-6B033h					
Name:	Transcoder DSI 0 Function Configuration					
ShortName:	TRANS_DSI_FUNC_CONF_0					
Reset:	soft					
Address:	6B830h-6B833h					
Name:	Transcoder DSI 1 Function Configuration					
ShortName:	TRANS_DSI_FUNC_CONF_1					
Reset:	soft					
<p>This register defines the functional transcoder configuration that is specific to the DSI transcoders.</p> <p>Restriction :            This register must be programmed before the DSI Transcoder function is enabled (i.e. TRANS DDI Function Enable)            The contents of this register must not be changed while the DSI Transcoder function is enabled</p>						
DWord	Bit	Description				
0	31:30	<b>Reserved</b>				
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	29:28	<b>Mode of Operation</b>				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
		Access:	R/W			
		<p>This defines whether the DSI transcoder is in Video or Command mode. In addition to the main modes, there are two sub-modes per main mode.</p> <p>For the Command sub-modes, when in the "No Gate" mode, the transcoder will begin transmitting the frame pixels as soon as they are received from the Display Engine. When in the "TE Gate" mode, the transcoder will only start transmitting the frame pixels after a TE event is received.</p> <p>For the Video sub-modes, when in the Sync Event mode only Sync Start packets (VSS/HSS) are sent to the Periphery. When in the Sync Pulse mode, both Sync Start (VSS/HSS) and Sync End (VSE/HSE) packets are sent to the Periphery.</p> <p>Note that regardless of the programming of this field, until the Transcoder Enable bit is set within the TRANS_CONF_DSI register, the DSI transcoder will not generate any timing information to the Display Engine or timing packets to the Peripheral</p>				
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Command Mode (No Gate)</td> </tr> <tr> <td>01b</td> <td>Command Mode (TE Gate)</td> </tr> </tbody> </table>	Value	Name	00b	Command Mode (No Gate)	01b	Command Mode (TE Gate)
Value	Name					
00b	Command Mode (No Gate)					
01b	Command Mode (TE Gate)					

## TRANS\_DSI\_FUNC\_CONF

		10b	Video Mode (Sync Event)
		11b	Video Mode (Sync Pulse)
27	<b>TE Source</b> Access: <span style="float: right;">R/W</span> This bit defines the source of the TE events from the Peripheral when the Transcoder is operating in Command Mode		
	<b>Value</b>	<b>Name</b>	
	0	In-band TE event source	
	1	Out-of-band TE event source (i.e. GPIO)	
26	<b>TE Deglitch Enable</b> Access: <span style="float: right;">R/W</span> When using the GPIO as the source of TE events in Command Mode, this bit will control whether the signaling from the GPIO pin is debounced or not.		
	<b>Value</b>	<b>Name</b>	
	0b	Disabled	
	1b	Enabled	
25	<b>TE Accumulation</b> Access: <span style="float: right;">R/W</span> This bit controls whether the TE events from two Panels are accumulated into a single event (usage would be for a Dual Link mode). The accumulated DSI event will feed into the interrupt registers for each DSI transcoder pair (e.g. DSI0 and DSI1).		
	<b>Value</b>	<b>Name</b>	
	0b	Disabled	
	1b	Enabled	
	<b>Programming Notes</b>		
	<ol style="list-style-type: none"> <li>1. This bit only affects the operation of the transcoder when it is operating in the Command Mode</li> <li>2. It is the responsibility of Software to set this bit accordingly (i.e. it must ensure TE events are being received from both ports)</li> <li>3. Even though the accumulated event is being fed to the interrupt registers of both transcoders, it is ultimately up to Software on how it enables the TE Interrupt across both transcoders</li> <li>4. Hardware will automatically enable this feature (i.e. it will override the bit programming) when Periodic Frame Update and Port Sync Mode are enabled for both transcoders. Hardware will use the accumulated TE events to spawn the Frame Update Requests to each transcoder</li> </ol>		

## TRANS\_DSI\_FUNC\_CONF

	24:21	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	20	<b>Link Ready</b>	
		Access:	RO
		This bit advertises whether the Link is ready to receive traffic from the DSI transcoder	
		<b>Value</b>	<b>Name</b>
		0	Link is not ready to accept traffic
		1	Link is ready to accept traffic
	19	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	18:16	<b>Pixel Format</b>	
		Access:	R/W
	This field defines the pixel format the DSI Transcoder will be operating in		
	<b>Value</b>	<b>Name</b>	
	000b	16-bit RGB, 5-6-5	
	001b	18-bit RGB, 6-6-6 (Packed)	
	010b	18-bit RGB, 6-6-6 (Loose)	
	011b	24-bit RGB, 8-8-8	
	100b	30-bit RGB, 10-10-10	
	101b	36-bit RGB, 12-12-12	
	110b	Compressed	
	Others	Reserved	
	<b>Restriction</b>		
	When in the 18-bit RGB (Packed) pixel format, the H. Active Size must be a multiple of 4 pixels		
15	<b>BGR Transmission</b>		
	Access:	R/W	
	This field will reverse the order of the RGB channels within the pixels received from the Display Engine		
	<b>Value</b>	<b>Name</b>	
	0	Transmit order is R-G-B	
	1	Transmit order is B-G-R	
14	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	



## TRANS\_DSI\_FUNC\_CONF

13:12	<b>Pixel Virtual Channel</b>	
	Access:	R/W
	This field defines the Virtual Channel that HW will bind to all DSI packets carrying pixel data	
11:10	<b>Pixel Buffer Threshold</b>	
	Access:	R/W
	This field defines the threshold of buffering needed within the Pixel Buffer before the transcoder will start internally processing the pixel stream.	
	<b>Value</b>	<b>Name</b>
	00b	The Pixel Buffer will have to be 1/4 full
	01b	The Pixel Buffer will have to be 1/2 full
9:8	<b>Continuous Clock</b>	
	Access:	R/W
	This field will control the behavior of the Clock Lane and whether it is allowed to enter the LP state.	
	Keeping the Clock Lane running while letting the Data Lanes go in and out of the LP state keeps the LP to HS turnaround latency to a minimum, but consumes more power.	
	Certain panels may also require the Clock Lane to continuously run	
	<b>Value</b>	<b>Name</b>
	00b	Always enter LP after Data Lanes
	10b	Opportunistically keep Clock in HS or LP
	11b	Continuous HS Clock
	Others	Reserved
7	<b>LP Clock during LPM</b>	
	Access:	R/W
	When the Clock Lane is configured for Continuous HS Clock, this bit will control whether the DSI transcoder places the Clock Lane into the LP state along with the Data Lanes when the per frame LP mode (LPM) is performed.	
	This bit has no effect on the Clock Lane for the other Continuous Clock settings.	
	<b>Value</b>	<b>Name</b>
0b	Disabled	Clock Lane does not follow the Data Lanes
1b	Enable	Clock Lane follows the Data Lanes
6	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ

## TRANS\_DSI\_FUNC\_CONF

	5:4	<b>Link Calibration</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> <tr> <td colspan="2">This field will control the Link calibration of the DSI Transcoder</td> </tr> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> <tr> <td>00b</td> <td>Calibration Disabled</td> </tr> <tr> <td>10b</td> <td>Calibration Enabled - Initial only</td> </tr> <tr> <td>11b</td> <td>Calibration Enabled - Initial and Periodic</td> </tr> <tr> <td>Others</td> <td>Reserved</td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="text-align: center;">Restriction</th> </tr> <tr> <td>Calibration can be enabled for any Link frequency, but it must be enabled when the Link frequency is operating above 1.5 Gbps</td> </tr> </table>	Access:	R/W	This field will control the Link calibration of the DSI Transcoder		Value	Name	00b	Calibration Disabled	10b	Calibration Enabled - Initial only	11b	Calibration Enabled - Initial and Periodic	Others	Reserved	Restriction	Calibration can be enabled for any Link frequency, but it must be enabled when the Link frequency is operating above 1.5 Gbps
Access:	R/W																		
This field will control the Link calibration of the DSI Transcoder																			
Value	Name																		
00b	Calibration Disabled																		
10b	Calibration Enabled - Initial only																		
11b	Calibration Enabled - Initial and Periodic																		
Others	Reserved																		
Restriction																			
Calibration can be enabled for any Link frequency, but it must be enabled when the Link frequency is operating above 1.5 Gbps																			
	3	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ												
Access:	RO																		
Format:	MBZ																		
	2	<b>Blanking Packet during BLLP</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> <tr> <td colspan="2">This bit will control whether the transcoder allows the link to enter the LP state during BLLP regions (assuming there is enough time), or whether it will keep the link in the HS state with a Blanking Packet</td> </tr> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> <tr> <td>0b</td> <td>Disabled</td> <td>LP allowed in BLLP regions</td> </tr> <tr> <td>1b</td> <td>Enabled</td> <td>Blanking packets transmitted in BLLP regions</td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="text-align: center;">Programming Notes</th> </tr> <tr> <td> <ol style="list-style-type: none"> <li>1. This bit is only applicable when the transcoder is operating in the Video Mode</li> <li>2. When this bit is set, then all BLLP regions will be filled with Blanking Packets regardless of where those regions are located (i.e. Vertical active or blank)</li> <li>3. Regardless of the setting of this bit, if HW determines it cannot allow the link to enter the LP state between HS bursts, then it will automatically fill the region with a Blanking Packet</li> <li>4. Regardless of the setting of this bit, HW will still ensure the link enters the LP state once per frame per the DSI spec</li> </ol> </td> </tr> </table>	Access:	R/W	This bit will control whether the transcoder allows the link to enter the LP state during BLLP regions (assuming there is enough time), or whether it will keep the link in the HS state with a Blanking Packet		Value	Name	Description	0b	Disabled	LP allowed in BLLP regions	1b	Enabled	Blanking packets transmitted in BLLP regions	Programming Notes	<ol style="list-style-type: none"> <li>1. This bit is only applicable when the transcoder is operating in the Video Mode</li> <li>2. When this bit is set, then all BLLP regions will be filled with Blanking Packets regardless of where those regions are located (i.e. Vertical active or blank)</li> <li>3. Regardless of the setting of this bit, if HW determines it cannot allow the link to enter the LP state between HS bursts, then it will automatically fill the region with a Blanking Packet</li> <li>4. Regardless of the setting of this bit, HW will still ensure the link enters the LP state once per frame per the DSI spec</li> </ol>	
Access:	R/W																		
This bit will control whether the transcoder allows the link to enter the LP state during BLLP regions (assuming there is enough time), or whether it will keep the link in the HS state with a Blanking Packet																			
Value	Name	Description																	
0b	Disabled	LP allowed in BLLP regions																	
1b	Enabled	Blanking packets transmitted in BLLP regions																	
Programming Notes																			
<ol style="list-style-type: none"> <li>1. This bit is only applicable when the transcoder is operating in the Video Mode</li> <li>2. When this bit is set, then all BLLP regions will be filled with Blanking Packets regardless of where those regions are located (i.e. Vertical active or blank)</li> <li>3. Regardless of the setting of this bit, if HW determines it cannot allow the link to enter the LP state between HS bursts, then it will automatically fill the region with a Blanking Packet</li> <li>4. Regardless of the setting of this bit, HW will still ensure the link enters the LP state once per frame per the DSI spec</li> </ol>																			
	1	<b>S3D Orientation</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> <tr> <td colspan="2">This bit controls the orientation encoding of the 3DMODE field of the Stereoscopic 3D control function sent to a Panel via the Vertical Source Sync (VSS) packet when in Video Mode.</td> </tr> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> <tr> <td>0b</td> <td>Portrait Orientation</td> </tr> </table>	Access:	R/W	This bit controls the orientation encoding of the 3DMODE field of the Stereoscopic 3D control function sent to a Panel via the Vertical Source Sync (VSS) packet when in Video Mode.		Value	Name	0b	Portrait Orientation								
Access:	R/W																		
This bit controls the orientation encoding of the 3DMODE field of the Stereoscopic 3D control function sent to a Panel via the Vertical Source Sync (VSS) packet when in Video Mode.																			
Value	Name																		
0b	Portrait Orientation																		

<b>TRANS_DSI_FUNC_CONF</b>							
1b	Landscape Orientation						
<b>Programming Notes</b>							
<p>This bit will only be sampled by the transcoder when Stereoscopic 3D is enabled for the transcoder</p> <p>This bit should be programmed before enabling Stereoscopic 3D for the transcoder (TRANS_STEREO3D_CTL)</p> <p>If Software changes this bit, it must also perform a write to the TRANS_STEREO3D_CTL for the change to be sent within the next VSS</p> <p>This bit is only applicable when the transcoder is operating in Video Mode. If the transcoder is operating in Command Mode, then Software will have to communicate the Stereoscopic 3D function information to the Panel through a set_3D_control DCS command using the DCS Long Write DSI packet type.</p>							
0	<p><b>EoTp Disabled</b></p> <p>Access: R/W</p> <p>When set, the DSI transcoder will not transmit an End of Transmission packet at the end of High Speed bursts</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>EoTp Enabled</td> </tr> <tr> <td style="text-align: center;">1</td> <td>EoTp Disabled</td> </tr> </tbody> </table>	Value	Name	0	EoTp Enabled	1	EoTp Disabled
Value	Name						
0	EoTp Enabled						
1	EoTp Disabled						



## TRANS\_EXITLINE

<b>TRANS_EXITLINE</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	60018h-6001Bh		
Name:	Transcoder DC3CO Exit Line		
ShortName:	TRANS_EXITLINE_A		
Reset:	soft		
Address:	61018h-6101Bh		
Name:	Transcoder DC3CO Exit Line		
ShortName:	TRANS_EXITLINE_B		
Reset:	soft		
Address:	62018h-6201Bh		
Name:	Transcoder DC3CO Exit Line		
ShortName:	TRANS_EXITLINE_C		
Reset:	soft		
Address:	63018h-6301Bh		
Name:	Transcoder DC3CO Exit Line		
ShortName:	TRANS_EXITLINE_D		
Reset:	soft		
<b>Restriction</b>			
This register should be programmed following the sequence to allow DC3co (i.e., any time before DC3co is enabled).			
DWord	Bit	Description	
0	31	<b>Enable Exit Line</b>	
		Access: R/W	
		Enable indicates idle frame reset should be applied at exit line	
		<b>Value</b>	<b>Name</b>
		0b	Disable
	1b	Enable	
	30:13	<b>Reserved</b>	
		Access: RO	
		Format: MBZ	

<b>TRANS_EXITLINE</b>				
	12:0	<p><b>Exit Line</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field represents the scanline at which DC3CO Exit happens.            Example:            DC3CO Exit time per calculation is 10 scanlines            SW needs to program this field as (VACTIVE - 10).</p>	Access:	R/W
Access:	R/W			



## TRANS\_HBLANK

<b>TRANS_HBLANK</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	60004h-60007h	
Name:	Transcoder Horizontal Blank	
ShortName:	TRANS_HBLANK_A	
Reset:	soft	
Address:	61004h-61007h	
Name:	Transcoder Horizontal Blank	
ShortName:	TRANS_HBLANK_B	
Reset:	soft	
Address:	62004h-62007h	
Name:	Transcoder Horizontal Blank	
ShortName:	TRANS_HBLANK_C	
Reset:	soft	
Address:	63004h-63007h	
Name:	Transcoder Horizontal Blank	
ShortName:	TRANS_HBLANK_D	
Reset:	soft	
<b>Restriction</b>		
This register should not be changed while the transcoder or port are enabled.		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
		Access: RO
		Format: MBZ
29:16	29:16	<b>Horizontal Blank End</b>
		Access: R/W
		This field specifies Horizontal Blank End position relative to the horizontal active display start.
		<b>Restriction</b>
The minimum horizontal blank size is 32 pixels. For HDMI Audio transmission the minimum is 138 pixels. This register must always be programmed to the same value as the Horizontal Total.		
15:14	15:14	<b>Reserved</b>
		Access: RO
		Format: MBZ

<b>TRANS_HBLANK</b>				
13:0	<p><b>Horizontal Blank Start</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field specifies the Horizontal Blank Start position relative to the horizontal active display start.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Restriction</b></td> </tr> </table> <p>This register must always be programmed to the same value as the Horizontal Active.</p>	Access:	R/W	<b>Restriction</b>
Access:	R/W			
<b>Restriction</b>				



## TRANS\_HSYNC

<b>TRANS_HSYNC</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	6B008h-6B00Bh	
Name:	Transcoder DSI 0 Horizontal Sync	
ShortName:	TRANS_HSYNC_DSI0	
Reset:	soft	
Address:	6B808h-6B80Bh	
Name:	Transcoder DSI 1 Horizontal Sync	
ShortName:	TRANS_HSYNC_DSI1	
Reset:	soft	
Address:	60008h-6000Bh	
Name:	Transcoder Horizontal Sync	
ShortName:	TRANS_HSYNC_A	
Reset:	soft	
Address:	61008h-6100Bh	
Name:	Transcoder Horizontal Sync	
ShortName:	TRANS_HSYNC_B	
Reset:	soft	
Address:	62008h-6200Bh	
Name:	Transcoder Horizontal Sync	
ShortName:	TRANS_HSYNC_C	
Reset:	soft	
Address:	63008h-6300Bh	
Name:	Transcoder Horizontal Sync	
ShortName:	TRANS_HSYNC_D	
Reset:	soft	
<b>Restriction</b>		
<p>This register should not be changed while the transcoder or port are enabled.            HSYNC is always programmed to an even number of pixel clock cycles for YUV 4:2:0 pixel format with 10bpc and 12bpc.            HSYNC timings must be even for HDMI operating on 10bpc (regardless of format)</p>		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
		Access: RO



<b>TRANS_HSYNC</b>											
	<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										
29:16	<p><b>Horizontal Sync End</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field specifies the Horizontal Sync End position relative to the horizontal active display start. It is programmed with <math>\text{HorizontalActive} + \text{FrontPorch} + \text{Sync} - 1</math></p> <table border="1"> <tr> <td colspan="2" style="text-align: center;"><b>Restriction</b></td> </tr> <tr> <td colspan="2">This value must be greater than the horizontal sync start and less than Horizontal Total.</td> </tr> <tr> <td colspan="2">For the DSI transcoder this field is only relevant if the transcoder is operating in Video Mode (it is ignored in Command Mode). As such, please refer to the "Determining Minimum Horizontal Blanking Regions" section of the Transcoder DSI Function page for minimum programming allowed</td> </tr> </table>	Access:	R/W	<b>Restriction</b>		This value must be greater than the horizontal sync start and less than Horizontal Total.		For the DSI transcoder this field is only relevant if the transcoder is operating in Video Mode (it is ignored in Command Mode). As such, please refer to the "Determining Minimum Horizontal Blanking Regions" section of the Transcoder DSI Function page for minimum programming allowed			
Access:	R/W										
<b>Restriction</b>											
This value must be greater than the horizontal sync start and less than Horizontal Total.											
For the DSI transcoder this field is only relevant if the transcoder is operating in Video Mode (it is ignored in Command Mode). As such, please refer to the "Determining Minimum Horizontal Blanking Regions" section of the Transcoder DSI Function page for minimum programming allowed											
15:14	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO										
Format:	MBZ										
13:0	<p><b>Horizontal Sync Start</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field specifies the Horizontal Sync Start position relative to the horizontal active display start. It is programmed with <math>\text{HorizontalActive} + \text{FrontPorch} - 1</math></p> <table border="1"> <tr> <td colspan="2" style="text-align: center;"><b>Restriction</b></td> </tr> <tr> <td colspan="2">This value must be greater than Horizontal Active for all non-DSI transcoders, or for DSI transcoders operating with non-compressed pixels in Video Mode. For DSI transcoders operating on a compressed pixel stream in Video Mode, this value should be greater than the Horizontal Active size divided by the Compression Ratio (<math>\text{H. Blank Start} = \text{H. Active} / \text{Compression Ratio}</math>).</td> </tr> <tr> <td colspan="2">In HDMI modes the minimum gap between horizontal blank start and horizontal sync start is 16 pixels.</td> </tr> <tr> <td colspan="2">For DSI transcoders, this field is only relevant if the transcoder is operating in Video Mode (it is ignored in Command Mode). When the DSI transcoder is in Video Mode, then please refer to the "Determining Minimum Horizontal Blanking Regions" section of the Transcoder DSI Function page for minimum programming allowed.</td> </tr> </table>	Access:	R/W	<b>Restriction</b>		This value must be greater than Horizontal Active for all non-DSI transcoders, or for DSI transcoders operating with non-compressed pixels in Video Mode. For DSI transcoders operating on a compressed pixel stream in Video Mode, this value should be greater than the Horizontal Active size divided by the Compression Ratio ( $\text{H. Blank Start} = \text{H. Active} / \text{Compression Ratio}$ ).		In HDMI modes the minimum gap between horizontal blank start and horizontal sync start is 16 pixels.		For DSI transcoders, this field is only relevant if the transcoder is operating in Video Mode (it is ignored in Command Mode). When the DSI transcoder is in Video Mode, then please refer to the "Determining Minimum Horizontal Blanking Regions" section of the Transcoder DSI Function page for minimum programming allowed.	
Access:	R/W										
<b>Restriction</b>											
This value must be greater than Horizontal Active for all non-DSI transcoders, or for DSI transcoders operating with non-compressed pixels in Video Mode. For DSI transcoders operating on a compressed pixel stream in Video Mode, this value should be greater than the Horizontal Active size divided by the Compression Ratio ( $\text{H. Blank Start} = \text{H. Active} / \text{Compression Ratio}$ ).											
In HDMI modes the minimum gap between horizontal blank start and horizontal sync start is 16 pixels.											
For DSI transcoders, this field is only relevant if the transcoder is operating in Video Mode (it is ignored in Command Mode). When the DSI transcoder is in Video Mode, then please refer to the "Determining Minimum Horizontal Blanking Regions" section of the Transcoder DSI Function page for minimum programming allowed.											



## TRANS\_HTOTAL

TRANS_HTOTAL	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	6E000h-6E003h
Name:	Transcoder WD0 Horizontal Total
ShortName:	TRANS_HTOTAL_WD0
Reset:	soft
Address:	6E800h-6E803h
Name:	Transcoder WD1 Horizontal Total
ShortName:	TRANS_HTOTAL_WD1
Reset:	soft
Address:	6B000h-6B003h
Name:	Transcoder DSI 0 Horizontal Total
ShortName:	TRANS_HTOTAL_DSI0
Reset:	soft
Address:	6B800h-6B803h
Name:	Transcoder DSI 1 Horizontal Total
ShortName:	TRANS_HTOTAL_DSI1
Reset:	soft
Address:	60000h-60003h
Name:	Transcoder Horizontal Total
ShortName:	TRANS_HTOTAL_A
Reset:	soft
Address:	61000h-61003h
Name:	Transcoder Horizontal Total
ShortName:	TRANS_HTOTAL_B
Reset:	soft
Address:	62000h-62003h
Name:	Transcoder Horizontal Total
ShortName:	TRANS_HTOTAL_C
Reset:	soft
Address:	63000h-63003h
Name:	Transcoder Horizontal Total
ShortName:	TRANS_HTOTAL_D

## TRANS\_HTOTAL

Reset: soft

### Programming Notes

For eDP CoG:  $H_{total_{COG}} = (\text{active pixels per segment}) + (\text{overlap pixels} * \text{number of segments}/2) + \text{Original Horizontal Blanking}$

### Restriction

This register should not be changed while the transcoder or port are enabled.

For HDMI with YUV 4:2:0 all horizontal timings must be a multiple of 4 for 8/12/16 bpc cases and multiple of 8 for 10 bpc case.

All horizontal timings must be even for HDMI operating on 10bpc (regardless of format)

DWord	Bit	Description		
0	31:30	<b>Reserved</b>		
		Access: RO		
		Format: MBZ		
	29:16	<b>Horizontal Total</b>	Access: R/W	
			<b>Description</b>	
		<p>This field specifies Horizontal Total size. This field is programmed to the number of pixels desired minus one. This field is ignored by WD transcoders.</p> <p>This should be equal to the sum of the horizontal active and the horizontal blank sizes for all non-DSI transcoders, or for DSI transcoders operating with non-compressed pixels in Video Mode. For DSI transcoders operating with compressed pixels in Video Mode, this field should be equal to the sum of the compressed horizontal active size and the horizontal blank size (<math>H. Total = (H. Active + H. Blank size) / \text{Compression Ratio}</math>) For DSI transcoders operating in Command Mode, there are no restrictions on the programming of this field.</p>		
		<b>Restriction</b>		
		This register must always be programmed to the same value as the Horizontal Blank End.		
		15:14	<b>Reserved</b>	Access: RO
				Format: MBZ
13:0	<b>Horizontal Active</b>			Access: R/W
		<p>This field specifies Horizontal Active Display size. The first horizontal active display pixel is considered pixel number 0. This field is programmed to the number of pixels desired minus one.</p>		

<b>TRANS_HTOTAL</b>	
	<b>Restriction</b>
	<p>The minimum horizontal active display size is 64 pixels. In HDMI modes the minimum is 256 pixels. This register must always be programmed to the same value as the Horizontal Blank Start.</p> <p>DSI requires a minimum Horizontal Active Display of, 256 pixels. Also, when transmitting an 18-bit RGB pixel format, the one-based size must be a multiple of 4 pixels</p>

## TRANS\_MSA\_MISC

<b>TRANS_MSA_MISC</b>										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	60410h-60413h									
Name:	Transcoder MSA Misc									
ShortName:	TRANS_MSA_MISC_A									
Reset:	soft									
Address:	61410h-61413h									
Name:	Transcoder MSA Misc									
ShortName:	TRANS_MSA_MISC_B									
Reset:	soft									
Address:	62410h-62413h									
Name:	Transcoder MSA Misc									
ShortName:	TRANS_MSA_MISC_C									
Reset:	soft									
Address:	63410h-63413h									
Name:	Transcoder MSA Misc									
ShortName:	TRANS_MSA_MISC_D									
Reset:	soft									
<p>This register selects what value will be sent in the DisplayPort Main Stream Attribute (MSA) Miscellaneous (MISC) fields. The MSA MISC fields are mostly used to indicate the color encoding format and need to be programmed to indicate color space, bits per color, etc.</p>										
<b>Programming Notes</b>										
See the DisplayPort specification for the details on what to program in these fields.										
DWord	Bit	Description								
0	31:16	<p><b>MSA Unused</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This field selects the value that will be sent in the DisplayPort MSA unused fields.</td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Programming Notes</b></td> </tr> <tr> <td colspan="2">This should be usually programmed with all 0s.</td> </tr> </table>	Access:	R/W	This field selects the value that will be sent in the DisplayPort MSA unused fields.		<b>Programming Notes</b>		This should be usually programmed with all 0s.	
	Access:	R/W								
This field selects the value that will be sent in the DisplayPort MSA unused fields.										
<b>Programming Notes</b>										
This should be usually programmed with all 0s.										
15:8	<p><b>MSA MISC1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This field selects the value that will be sent in the DisplayPort MSA MISC1 field. When TRANS_STEREO3D_CTL bit FS_MSA_MISC1_Drive_En is enabled, hardware will drive MISC1 bits 2:1 (bits 10:9 of this register) with the field sequential stereo 3D left or right eye indication, and any value written to those bits here will be ignored.</td> </tr> </table>	Access:	R/W	This field selects the value that will be sent in the DisplayPort MSA MISC1 field. When TRANS_STEREO3D_CTL bit FS_MSA_MISC1_Drive_En is enabled, hardware will drive MISC1 bits 2:1 (bits 10:9 of this register) with the field sequential stereo 3D left or right eye indication, and any value written to those bits here will be ignored.						
Access:	R/W									
This field selects the value that will be sent in the DisplayPort MSA MISC1 field. When TRANS_STEREO3D_CTL bit FS_MSA_MISC1_Drive_En is enabled, hardware will drive MISC1 bits 2:1 (bits 10:9 of this register) with the field sequential stereo 3D left or right eye indication, and any value written to those bits here will be ignored.										

<b>TRANS_MSA_MISC</b>				
7:0	<p><b>MSA_MISC0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This field selects the value that will be sent in the DisplayPort MSA_MISC0 field.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Restriction</b></td> </tr> </table> <p>Before enabling DisplayPort, bit 0 should always be set to 1 to indicate link clock and stream clock are synchronous.</p>	Access:	R/W	<b>Restriction</b>
Access:	R/W			
<b>Restriction</b>				

## TRANS\_MULT

<b>TRANS_MULT</b>																	
Register Space:	MMIO: 0/2/0																
Access:	R/W																
Size (in bits):	32																
Address:	6002Ch-6002Fh																
Name:	Transcoder Multiply																
ShortName:	TRANS_MULT_A																
Reset:	soft																
Address:	6102Ch-6102Fh																
Name:	Transcoder Multiply																
ShortName:	TRANS_MULT_B																
Reset:	soft																
Address:	6202Ch-6202Fh																
Name:	Transcoder Multiply																
ShortName:	TRANS_MULT_C																
Reset:	soft																
Address:	6302Ch-6302Fh																
Name:	Transcoder Multiply																
ShortName:	TRANS_MULT_D																
Reset:	soft																
<b>Restriction</b>																	
This register should not be changed while the transcoder or port are enabled.																	
DWord	Bit	Description															
0	31:3	<b>Reserved</b>															
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	2:0	<b>Multiplier</b>															
		Access: R/W															
		This field specifies the data multiplier value used by HDMI and DVI.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>X1</td> <td>Multiply by 1</td> </tr> <tr> <td>001b</td> <td>X2</td> <td>Multiply by 2</td> </tr> <tr> <td>011b</td> <td>X4</td> <td>Multiply by 4</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	000b	X1	Multiply by 1	001b	X2	Multiply by 2	011b	X4	Multiply by 4	Others	Reserved	Reserved
		Value	Name	Description													
		000b	X1	Multiply by 1													
001b	X2	Multiply by 2															
011b	X4	Multiply by 4															
Others	Reserved	Reserved															



## TRANS\_PUSH

<b>TRANS_PUSH</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	60A70h-60A73h		
Name:	Transcoder ASFU VRR Push		
ShortName:	TRANS_PUSH_A		
Reset:	soft		
Address:	61A70h-61A73h		
Name:	Transcoder ASFU VRR Push		
ShortName:	TRANS_PUSH_B		
Reset:	soft		
Address:	62A70h-62A73h		
Name:	Transcoder ASFU VRR Push		
ShortName:	TRANS_PUSH_C		
Reset:	soft		
Address:	63A70h-63A73h		
Name:	Transcoder ASFU VRR Push		
ShortName:	TRANS_PUSH_D		
Reset:	soft		
<p>After programming any pipe registers in ASFU/VRR cases, Software can set push bit. H/W will sync all those updates for that frame.</p>			
DWord	Bit	Description	
0	31	<b>Push Enable</b>	
		Access: <span style="float: right;">R/W</span>	
		This bit enables Push frame functionality. This bit should be set before ASFU/VRR enable.	
		<b>Value</b>	<b>Name</b>
		0b	Disable
1b	Enable		
	30	<b>Send Push</b>	
		Access: <span style="float: right;">R/W Set</span>	
		<p>Writing a 1b to this field hints that Frame update is desired. Vblank is asserted at the next decision boundary.</p> <p>This is a sticky bit. The bit will be cleared by hardware after double buffer update. Writing a 0b has no effect.</p>	



TRANS_PUSH		
	29:0	<b>Reserved</b>
		Access: RO
		Format: MBZ



## TRANS\_SET\_CONTEXT\_LATENCY

TRANS_SET_CONTEXT_LATENCY				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	6007Ch-6007Fh			
Name:	Transcoder Set Context Latency			
ShortName:	TRANS_SET_CONTEXT_LATENCY_A			
Reset:	soft			
Address:	6107Ch-6107Fh			
Name:	Transcoder Set Context Latency			
ShortName:	TRANS_SET_CONTEXT_LATENCY_B			
Reset:	soft			
Address:	6207Ch-6207Fh			
Name:	Transcoder Set Context Latency			
ShortName:	TRANS_SET_CONTEXT_LATENCY_C			
Reset:	soft			
Address:	6307Ch-6307Fh			
Name:	Transcoder Set Context Latency			
ShortName:	TRANS_SET_CONTEXT_LATENCY_D			
Reset:	soft			
DWord	Bit	Description		
0	31:16	<b>Reserved</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
	15:0	<b>Context Latency</b>		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
		Access:	R/W	
<table border="1"> <thead> <tr> <th>Description</th> </tr> </thead> <tbody> <tr> <td> <p>This bit field is used to specify the size of window2 (minimum delay between transcoder vblank start and the delayed vblank start) in number of scan lines. Refer to the High Refresh Rate and Small Vblank Support page for details on features that are impacted when the vblank is reduced. Use cases with DSB programming in window 2 must configure the register to enough time for the DSB to complete, in scan lines. Refer to VRR page for details.</p> <p>Recommendation: If DSB time will not be calculated to match the number of registers DSB programs, program this field to a value of 100 us worth of scan lines.</p> <p><b>NOTE:</b> This latency register should always be programmed in conjunction with the following register field to delay vblank and create window 2.</p> </td> </tr> </tbody> </table>	Description	<p>This bit field is used to specify the size of window2 (minimum delay between transcoder vblank start and the delayed vblank start) in number of scan lines. Refer to the High Refresh Rate and Small Vblank Support page for details on features that are impacted when the vblank is reduced. Use cases with DSB programming in window 2 must configure the register to enough time for the DSB to complete, in scan lines. Refer to VRR page for details.</p> <p>Recommendation: If DSB time will not be calculated to match the number of registers DSB programs, program this field to a value of 100 us worth of scan lines.</p> <p><b>NOTE:</b> This latency register should always be programmed in conjunction with the following register field to delay vblank and create window 2.</p>		
Description				
<p>This bit field is used to specify the size of window2 (minimum delay between transcoder vblank start and the delayed vblank start) in number of scan lines. Refer to the High Refresh Rate and Small Vblank Support page for details on features that are impacted when the vblank is reduced. Use cases with DSB programming in window 2 must configure the register to enough time for the DSB to complete, in scan lines. Refer to VRR page for details.</p> <p>Recommendation: If DSB time will not be calculated to match the number of registers DSB programs, program this field to a value of 100 us worth of scan lines.</p> <p><b>NOTE:</b> This latency register should always be programmed in conjunction with the following register field to delay vblank and create window 2.</p>				

**TRANS\_SET\_CONTEXT\_LATENCY**

	0x420C0[31] for transcoder A. 0x420C4[31] for transcoder B. 0x420C8[31] for transcoder C. 0x420D8[31] for transcoder D.
--	--



## TRANS\_SPACE

<b>TRANS_SPACE</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	6B024h-6B027h	
Name:	Transcoder DSI 0 Space	
ShortName:	TRANS_SPACE_DSI0	
Reset:	soft	
Address:	6B824h-6B827h	
Name:	Transcoder DSI 1 Space	
ShortName:	TRANS_SPACE_DSI1	
Reset:	soft	
Address:	60024h-60027h	
Name:	Transcoder Space	
ShortName:	TRANS_SPACE_A	
Reset:	soft	
Address:	61024h-61027h	
Name:	Transcoder Space	
ShortName:	TRANS_SPACE_B	
Reset:	soft	
Address:	62024h-62027h	
Name:	Transcoder Space	
ShortName:	TRANS_SPACE_C	
Reset:	soft	
Address:	63024h-63027h	
Name:	Transcoder Space	
ShortName:	TRANS_SPACE_D	
Reset:	soft	
<b>Restriction</b>		
This register should not be changed while the transcoder or port are enabled.		
DWord	Bit	Description
0	31:12	<b>Reserved</b>
		Access: RO
		Format: MBZ

<b>TRANS_SPACE</b>		
	11:0	<b>Vertical Active Space</b>
		Access: <span style="float: right;">R/W</span>
		<b>Description</b>
		Stereo 3D is no longer supported.



## TRANS\_STEREO3D\_CTL

<b>TRANS_STEREO3D_CTL</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	7B020h-7B023h	
Name:	Transcoder DSI 0 Stereo 3D Control	
ShortName:	TRANS_STEREO3D_CTL_DSI0	
Reset:	soft	
Address:	7B820h-7B823h	
Name:	Transcoder DSI 1 Stereo 3D Control	
ShortName:	TRANS_STEREO3D_CTL_DSI1	
Reset:	soft	
Address:	70020h-70023h	
Name:	Transcoder Stereo 3D Control	
ShortName:	TRANS_STEREO3D_CTL_A	
Reset:	soft	
Address:	71020h-71023h	
Name:	Transcoder Stereo 3D Control	
ShortName:	TRANS_STEREO3D_CTL_B	
Reset:	soft	
Address:	72020h-72023h	
Name:	Transcoder Stereo 3D Control	
ShortName:	TRANS_STEREO3D_CTL_C	
Reset:	soft	
Address:	73020h-73023h	
Name:	Transcoder Stereo 3D Control	
ShortName:	TRANS_STEREO3D_CTL_D	
Reset:	soft	
This register is sampled one line before vertical blank.		
DWord	Bit	Description
0	31	<b>Transcoder S3D Enable</b>
		Access: R/W
		<b>Description</b>
		Stereo 3D is no longer supported. Do not enable this field.

## TRANS\_STEREO3D\_CTL

	Value	Name
	0b	Disable
30:29	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
28:27	<b>S3D Mode</b>	
	Access:	R/W
<p>This field selects between the stereo 3D modes.</p> <p>The stacked buffer mode combines both stereo 3D fields (left and right eye images) into a single tall frame with the left eye image on top, then a programmable space of black lines, then the right eye image on the bottom.</p> <p>The field sequential mode sends one stereo 3D field (left or right eye image) out per frame. This mode is only for use with DisplayPort. Field sequential hardware controlled mode automatically toggles between left and right eye at the start of each vertical blank. The starting field is selected using the FS_Field_Ctl register bit. Field sequential software controlled mode will manually select left or right eye using the FS_Field_Ctl register bit.</p>		
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
00b	FS HW Auto	Hardware controlled auto-toggle between left and right eye on each vertical blank.
01b	FS SW Manual	Software controlled selection between left and right eye
10b	Stacked	Stacked frame mode with both left and right eye images combined in a single tall frame
Others	Reserved	Reserved
<b>Programming Notes</b>		
In the stacked frame mode, a vertical sync is not generated in the gap between left and right eye images, and the scan line count increments across the entire tall frame.		
<b>Restriction</b>		
This field should only be changed when stereo 3D is disabled.		
26	<b>FS Field Ctl</b>	
	Access:	R/W
<p>The operation of this bit depends on the S3D Mode setting. This field is ignored in the S3D stacked mode. In the field sequential software controlled mode this bit selects the field sequential stereo 3D field (left or right eye). In the field sequential hardware controlled mode this bit selects the field sequential stereo 3D starting field, the field used on the frame when field sequential stereo 3D is enabled. Hardware does not wait for a specific eye when disabling.</p>		

## TRANS\_STEREO3D\_CTL

		Value	Name
		0b	Right Eye
		1b	Left Eye <b>[Default]</b>
		<b>Restriction</b>	
		The starting field must be set to the left eye for FS HW Auto usage.	
25	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
24	<b>S3D Current Field</b>		
	Access:	RO	
	This read only bit indicates the current stereo 3D field (left or right eye). This bit should be ignored when stereo 3D is not enabled.		
		Value	Name
		0b	Right Eye
		1b	Left Eye
23	<b>FS MSA MISC1 Drive En</b>		
	Access:	R/W	
	This bit enables hardware to drive the MSA MISC1 bits 2:1 with the internal field sequential stereo 3D left/right eye field indication. Hardware will drive 00 when field sequential 3D stereo mode is not enabled, 01 when enabled and the upcoming video frame is the right eye, 11 when enabled and the upcoming video frame is the left eye. This is based on the internal left/right indication which could be either generated by hardware in the HW auto mode or by software in the SW manual mode. FS_MSA_Drive_Invert can be programmed to invert the left and right eye selection in the MSA. When this bit is disabled, software may manually program TRANS_MSA_MISC to set MISC1 bits 2:1.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Disable	Disable hardware driving MSA MISC1 bits 2:1. Allow software to manually program MSA MISC1 bits 2:1 through TRANS_MSA_MISC.
	1b	Enable	Enable hardware to drive MSA MISC1 bits 2:1 for stereo 3D.
		<b>Restriction</b>	
	This field should only be changed when stereo 3D is disabled and should not be enabled for the stacked frame mode.		
22	<b>Reserved</b>		
	Access:	R/W	
21:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	



## TRANS\_VBLANK

<b>TRANS_VBLANK</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	6B010h-6B013h
Name:	Transcoder DSI 0 Vertical Blank
ShortName:	TRANS_VBLANK_DSI0
Reset:	soft
Address:	6B810h-6B813h
Name:	Transcoder DSI 1 Vertical Blank
ShortName:	TRANS_VBLANK_DSI1
Reset:	soft
Address:	60010h-60013h
Name:	Transcoder Vertical Blank
ShortName:	TRANS_VBLANK_A
Reset:	soft
Address:	61010h-61013h
Name:	Transcoder Vertical Blank
ShortName:	TRANS_VBLANK_B
Reset:	soft
Address:	62010h-62013h
Name:	Transcoder Vertical Blank
ShortName:	TRANS_VBLANK_C
Reset:	soft
Address:	63010h-63013h
Name:	Transcoder Vertical Blank
ShortName:	TRANS_VBLANK_D
Reset:	soft
<b>Description</b>	
<p>PSR ASU: This register is double buffered when Vactive double buffer bit (bit[8]) is asserted in TRANS_DDI_FUNC_CTL2.</p> <p>The transcoder will generate two Vertical Blanks to the Display Engine. A raw (or unmodified) V. Blank will be generated based off of the vertical timings defined within the TRANS_VTOTAL register (the raw V. Blank will assert after V.Active and de-asserted after V. Total). A delayed V. Blank will be generated from the vertical timings of this register. The delay is in terms of lines, and if this register is programmed with the same value as the TRANS_VTOTAL register (i.e. V. Blank Start = V. Active), then the delay will be zero.</p>	

<b>TRANS_VBLANK</b>		
<b>Programming Notes</b>		
This register is programmed in terms of lines and the values programmed should be zero-based (e.g. for the vertical blank to start on line 10, the Vertical Blank Start will be programmed to 9)		
<b>Restriction</b>		
This register should not be changed while the transcoder or port are enabled.		
DWord	Bit	Description
0	31:29	<b>Reserved</b>
		Access: RO Format: MBZ
	28:16	<b>Vertical Blank End</b>
		Access: R/W This field specifies Vertical Blank End position relative to the vertical active display start.
<b>Restriction</b>		
		<ol style="list-style-type: none"> <li>1. The minimum vertical blank size is 5 lines. With SRD/PSR and/or DisplayPort VDIP GMP the minimum is 8 lines</li> <li>2. The V. Blank End must be programmed to the same value as V. Total in the TRANS_VTOTAL register</li> <li>3. The V. Blank End must be greater than the V. Blank Start</li> </ol>
15:13	<b>Reserved</b>	
	Access: RO Format: MBZ	
12:0	<b>Vertical Blank Start</b>	
	Access: R/W This field specifies the Vertical Blank Start position relative to the vertical active display start.	
	<b>Restriction</b>	
		The V. Blank Start must be greater than or equal to the Vertical Active programming in TRANS_VTOTAL

## TRANS\_VRR\_CTL

TRANS_VRR_CTL				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	60420h-60423h			
Name:	VRR Control Register Transcoder			
ShortName:	TRANS_VRR_CTL_A			
Reset:	soft			
Address:	61420h-61423h			
Name:	VRR Control Register Transcoder			
ShortName:	TRANS_VRR_CTL_B			
Reset:	soft			
Address:	62420h-62423h			
Name:	VRR Control Register Transcoder			
ShortName:	TRANS_VRR_CTL_C			
Reset:	soft			
Address:	63420h-63423h			
Name:	VRR Control Register Transcoder			
ShortName:	TRANS_VRR_CTL_D			
Reset:	soft			
DWord	Bit	Description		
0	31	<b>VRR Enable</b>		
		Access:	R/W	
		This bit enables/disables VRR feature on the fly, no modeset required.		
		<b>Value</b>	<b>Name</b>	
	0b	Disable		
	1b	Enable		
	30	<b>Ignore Max Shift</b>	Access:	R/W
			This bit when set to '1' will ignore programmed Vblank max shift values (both INC and DEC), allowing Vblank to freely swing between Vmin and Vmax.	
		<b>Value</b>	<b>Name</b>	
		1b	IGNORE	
0b		DO NOT IGNORE		

## TRANS\_VRR\_CTL

		<b>TRANS_VRR_CTL</b>		
29	<b>Flip Line Enable</b>			
	Access:	R/W		
	<b>Description</b>			
	This bit enables/disables Flip Line feature where framestart will be generated at flip line value for VRR. Updates to this field will take effect at the next vertical blank. This field must be enabled before VRR enable.			
	Ignore Max Shift must be set to 1 when Flip Line is enabled			
	<b>Value</b>		<b>Name</b>	
	0b		Disable	
	1b		Enable	
	28:16	<b>Reserved</b>		
		Access:	RO	
Format:		MBZ		
15:0	<b>VRR Guardband</b>			
	Access:	R/W		
	<p>This 16-bit line count allows a maximum of <math>2^{16}</math> scanlines (programming 255 gives 255 scanlines duration to fill the pipeline etc.).</p> <p>Restriction :  Guardband = <math>V_{min} - V_{active} - Window2</math>  Refer to VRR page for details.</p>			

## TRANS\_VRR\_FLIPLINE

TRANS_VRR_FLIPLINE		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	60438h-6043Bh	
Name:	VRR Flipline Trans	
ShortName:	TRANS_VRR_FLIPLINE_A	
Reset:	soft	
Address:	61438h-6143Bh	
Name:	VRR Flipline Trans	
ShortName:	TRANS_VRR_FLIPLINE_B	
Reset:	soft	
Address:	62438h-6243Bh	
Name:	VRR Flipline Trans	
ShortName:	TRANS_VRR_FLIPLINE_C	
Reset:	soft	
Address:	63438h-6343Bh	
Name:	VRR Flipline Trans	
ShortName:	TRANS_VRR_FLIPLINE_D	
Reset:	soft	
This register defines vertical total size to execute a flip for VRR.		
DWord	Bit	Description
0	31:20	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	19:0	<b>VRR FLIPLINE</b>
Access: R/W		
This field provides the vertical total size to execute flip for VRR. This is 0-based. So, value should be programmed as N-1.		



## TRANS\_VRR\_STATUS

TRANS_VRR_STATUS						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	6042Ch-6042Fh					
Name:	VRR Status Trans					
ShortName:	TRANS_VRR_STATUS_A					
Reset:	soft					
Address:	6142Ch-6142Fh					
Name:	VRR Status Trans					
ShortName:	TRANS_VRR_STATUS_B					
Reset:	soft					
Address:	6242Ch-6242Fh					
Name:	VRR Status Trans					
ShortName:	TRANS_VRR_STATUS_C					
Reset:	soft					
Address:	6342Ch-6342Fh					
Name:	VRR Status Trans					
ShortName:	TRANS_VRR_STATUS_D					
Reset:	soft					
This register provides VRR status.						
DWord	Bit	Description				
0	31	<b>Vmax Reached</b>				
		Access: R/W				
		Sticky bit is set indicating no flip has occurred when Vmax is reached. This bit needs to be polled and cleared by software. Setting of this sticky bit will not result in any interrupt.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Reached</td> </tr> <tr> <td>1b</td> <td>Reached</td> </tr> </tbody> </table>	Value	Name	0b	Not Reached
Value	Name					
0b	Not Reached					
1b	Reached					
30:28		<b>Reserved</b>				
		Access: RO				
		Format: MBZ				
27		<b>VRR Enable Live</b>				
		Access: RO				
This bit is asserted whenever pipe/plane logic is running with VRR enabled.						

TRANS_VRR_STATUS		
	Value	Name
	0b	
	1b	
26	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
25:23	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
22:20	<b>Current Region in Vblank</b>	
	Access:	RO
	This field indicates current status of VRR FSM.	
	<b>Value</b>	<b>Name</b>
		<b>Description</b>
	000b	IDLE
	001b	SafeWindow
	010b	Guardband
	011b	Context Latency Delay
	110b	Active Region
	111b	Non-VRR Vblank
		No VRR
19:0	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ



## TRANS\_VRR\_STATUS2

<b>TRANS_VRR_STATUS2</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	6043Ch-6043Fh	
Name:	VRR Status2 Trans	
ShortName:	TRANS_VRR_STATUS2_A	
Reset:	soft	
Address:	6143Ch-6143Fh	
Name:	VRR Status2 Trans	
ShortName:	TRANS_VRR_STATUS2_B	
Reset:	soft	
Address:	6243Ch-6243Fh	
Name:	VRR Status2 Trans	
ShortName:	TRANS_VRR_STATUS2_C	
Reset:	soft	
Address:	6343Ch-6343Fh	
Name:	VRR Status2 Trans	
ShortName:	TRANS_VRR_STATUS2_D	
Reset:	soft	
This register provides the live status of vertical line counter. This field should be used to issue flip during VRR Flip Line mode.		
DWord	Bit	Description
0	31:20	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	19:0	<b>Vertical Line Counter Status</b>
Access: RO This field provides the live status of vertical line counter. This field should be used to issue flip during VRR Flip Line mode.		



## TRANS\_VRR\_VMAX

<b>TRANS_VRR_VMAX</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	60424h-60427h	
Name:	VRR Vmax Transcoder	
ShortName:	TRANS_VRR_VMAX_A	
Reset:	soft	
Address:	61424h-61427h	
Name:	VRR Vmax Transcoder	
ShortName:	TRANS_VRR_VMAX_B	
Reset:	soft	
Address:	62424h-62427h	
Name:	VRR Vmax Transcoder	
ShortName:	TRANS_VRR_VMAX_C	
Reset:	soft	
Address:	63424h-63427h	
Name:	VRR Vmax Transcoder	
ShortName:	TRANS_VRR_VMAX_D	
Reset:	soft	
<b>Programming Notes</b>		
<p>This register is not double buffered and the changed values are reflected immediately in VRR logic.            This register should not be updated while VRR mode is running.</p>		
DWord	Bit	Description
0	31:20	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	19:0	<b>VRR Vmax</b>
Access: R/W		
		<p>This field provides the maximum vertical total size for VRR. This is a 0-based counter (that is, counted 0 to N-1).            This field cannot be zero when VRR is enabled.  <math>Vmax = \text{ROUNDDOWN}(\text{Dot clock} / (\text{Htotal} * \text{Min Refresh rate}))</math></p>



## TRANS\_VRR\_VMAXSHIFT

TRANS_VRR_VMAXSHIFT		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
This register defines VBLANK maximum shift allowed between successive frames.		
Programming Notes		
This register is not double buffered and the changed values are reflected immediately in VRR logic. This register should not be updated while VRR mode is running.		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
		Access: RO
		Format: MBZ
	29:16	<b>Decrement</b>
Access: R/W This register represents the maximum reduction. Smallest Vblank = Previous Frame Vblank End - Vblank Max Shift Decrement.		
15:14	<b>Reserved</b>	
	Access: RO	
	Format: MBZ	
13:0	<b>Increment</b>	
	Access: R/W This register represents the maximum increase. Largest Vblank = Previous Frame Vblank End + Vblank Max Shift Increment.	

## TRANS\_VRR\_VMIN

<b>TRANS_VRR_VMIN</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	60434h-60437h			
Name:	VRR Vmin Transcoder			
ShortName:	TRANS_VRR_VMIN_A			
Reset:	soft			
Address:	61434h-61437h			
Name:	VRR Vmin Transcoder			
ShortName:	TRANS_VRR_VMIN_B			
Reset:	soft			
Address:	62434h-62437h			
Name:	VRR Vmin Transcoder			
ShortName:	TRANS_VRR_VMIN_C			
Reset:	soft			
Address:	63434h-63437h			
Name:	VRR Vmin Transcoder			
ShortName:	TRANS_VRR_VMIN_D			
Reset:	soft			
<b>Programming Notes</b>				
This register is not double buffered and the changed values are reflected immediately in VRR logic. This register should not be updated while VRR mode is running.				
DWord	Bit	Description		
0	31:16	<b>Reserved</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
15:0	15:0	<b>VRR Vmin</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>This field provides the minimum vertical total size for VRR. This is a 0-based counter (that is, counted 0 to N-1).            This field cannot be zero when VRR is enabled.  <math>Vmin = \text{ROUNDUP}(\text{Dot clock} / (\text{Htotal} * \text{Max Refresh rate}))</math></p>	Access:	R/W
Access:	R/W			



## TRANS\_VRR\_VSYNC

<b>TRANS_VRR_VSYNC</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	60078h-6007Bh					
Name:	Transcoder VRR Vertical Sync					
ShortName:	TRANS_VRR_VSYNC_A					
Reset:	soft					
Address:	61078h-6107Bh					
Name:	Transcoder VRR Vertical Sync					
ShortName:	TRANS_VRR_VSYNC_B					
Reset:	soft					
Address:	62078h-6207Bh					
Name:	Transcoder VRR Vertical Sync					
ShortName:	TRANS_VRR_VSYNC_C					
Reset:	soft					
Address:	63078h-6307Bh					
Name:	Transcoder VRR Vertical Sync					
ShortName:	TRANS_VRR_VSYNC_D					
Reset:	soft					
<b>Description</b>						
<p>This register sets the position for hardware to send the adaptive sync secondary data packet (SDP). That SDP defines the position of Vsync for DP to HDMI adaptive sync (VRR) supporting protocol converters. The HDMI requirement is for Vsync to be at a fixed position from the end of the Vblank (back porch). The TRANS_VSYNC register is not used for adaptive sync SDP because it provides Vsync position relative to the start of vertical active, which changes as adaptive sync shrinks or grows the initial portion of Vblank (front porch for HDMI).</p>						
DWord	Bit	Description				
0	31:29	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
<b>Programming Notes:</b> This register should not be changed while VRR with adaptive sync is enabled on this transcoder.	28:16	<b>Vertical Sync End</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field specifies the Vertical Sync End position relative to Vtotal. It is programmed with BackPorch.</p>	Access:	R/W		
	Access:	R/W				

<b>TRANS_VRR_VSYNC</b>		
	15:13	<b>Reserved</b>
		Access: RO
		Format: MBZ
	12:0	<b>Vertical Sync Start</b>
	Access: R/W	This field specifies the Vertical Sync Start position relative to Vtotal. It is programmed with Vsync_width+BackPorch.



## TRANS\_VRR\_VTOTAL\_PREV

TRANS_VRR_VTOTAL_PREV		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	60480h-60483h	
Name:	VRR Vtotal Previous Transcoder	
ShortName:	TRANS_VRR_VTOTAL_PREV_A	
Reset:	soft	
Address:	61480h-61483h	
Name:	VRR Vtotal Previous Transcoder	
ShortName:	TRANS_VRR_VTOTAL_PREV_B	
Reset:	soft	
Address:	62480h-62483h	
Name:	VRR Vtotal Previous Transcoder	
ShortName:	TRANS_VRR_VTOTAL_PREV_C	
Reset:	soft	
Address:	63480h-63483h	
Name:	VRR Vtotal Previous Transcoder	
ShortName:	TRANS_VRR_VTOTAL_PREV_D	
Reset:	soft	
<p>This register holds the Vtotal from previous frame and other VRR status bits. If VRR is not enabled, this register will hold software programmed Vtotal.</p>		
DWord	Bit	Description
0	31:29	<b>Reserved</b>
		Access: RO
		Format: MBZ
	28:20	<b>Reserved</b>
		Access: RO
		Format: MBZ
	19:0	<b>Vtotal Previous</b>
		Access: RO Vtotal from previous frame.

## TRANS\_VSYNC

<b>TRANS_VSYNC</b>		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	6B014h-6B017h	
Name:	Transcoder DSI 0 Vertical Sync	
ShortName:	TRANS_VSYNC_DSI0	
Reset:	soft	
Address:	6B814h-6B817h	
Name:	Transcoder DSI 1 Vertical Sync	
ShortName:	TRANS_VSYNC_DSI1	
Reset:	soft	
Address:	60014h-60017h	
Name:	Transcoder Vertical Sync	
ShortName:	TRANS_VSYNC_A	
Reset:	soft	
Address:	61014h-61017h	
Name:	Transcoder Vertical Sync	
ShortName:	TRANS_VSYNC_B	
Reset:	soft	
Address:	62014h-62017h	
Name:	Transcoder Vertical Sync	
ShortName:	TRANS_VSYNC_C	
Reset:	soft	
Address:	63014h-63017h	
Name:	Transcoder Vertical Sync	
ShortName:	TRANS_VSYNC_D	
Reset:	soft	
<b>Restriction</b>		
This register should not be changed while the transcoder or port are enabled.		
DWord	Bit	Description
0	31:29	<b>Reserved</b>
		Access: RO
		Format: MBZ

<b>TRANS_VSYNC</b>		
	28:16	<b>Vertical Sync End</b>
		Access: R/W
		This field specifies the Vertical Sync End position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch+Sync-1
		<b>Restriction</b>
		This value must be greater than the vertical sync start and less than Vertical Total.
	15:13	<b>Reserved</b>
		Access: RO
		Format: MBZ
	12:0	<b>Vertical Sync Start</b>
		Access: R/W
	This field specifies the Vertical Sync Start position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch-1	
	<b>Restriction</b>	
	This value must be greater than Vertical Active.	



## TRANS\_VSYNCSHIFT

<b>TRANS_VSYNCSHIFT</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	6B028h-6B02Bh		
Name:	Transcoder DSI 0 Vertical Sync Shift		
ShortName:	TRANS_VSYNCSHIFT_DSI0		
Reset:	soft		
Address:	6B828h-6B82Bh		
Name:	Transcoder DSI 1 Vertical Sync Shift		
ShortName:	TRANS_VSYNCSHIFT_DSI1		
Reset:	soft		
Address:	60028h-6002Bh		
Name:	Transcoder Vertical Sync Shift		
ShortName:	TRANS_VSYNCSHIFT_A		
Reset:	soft		
Address:	61028h-6102Bh		
Name:	Transcoder Vertical Sync Shift		
ShortName:	TRANS_VSYNCSHIFT_B		
Reset:	soft		
Address:	62028h-6202Bh		
Name:	Transcoder Vertical Sync Shift		
ShortName:	TRANS_VSYNCSHIFT_C		
Reset:	soft		
Address:	63028h-6302Bh		
Name:	Transcoder Vertical Sync Shift		
ShortName:	TRANS_VSYNCSHIFT_D		
Reset:	soft		
<b>Restriction</b>			
This register should not be changed while the transcoder or port are enabled.			
DWord	Bit	Description	
0	31:13	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ

<b>TRANS_VSYNCSHIFT</b>			
12:0	<p><b>Second Field VSync Shift</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This value specifies the vertical sync alignment for the start of the interlaced second field, expressed in terms of the absolute pixel number relative to the horizontal active display start. This value will only be used if the transcoder is programmed to an interlaced mode. Typically, the interlaced second field vertical sync should start one pixel after the point halfway between successive horizontal syncs, so the value of this register should be programmed = horizontal sync start - floor[horizontal total / 2]. Calculate using the actual horizontal sync start and horizontal total values and not the minus one values programmed into the registers. This vertical sync shift only occurs during the interlaced second field. In all other cases the vertical sync start position is aligned with horizontal sync start.</p>	Access:	R/W
Access:	R/W		

## TRANS\_VTOTAL

TRANS_VTOTAL	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	6E00Ch-6E00Fh
Name:	Transcoder WD0 Vertical Total
ShortName:	TRANS_VTOTAL_WD0
Reset:	soft
Address:	6E80Ch-6E80Fh
Name:	Transcoder WD1 Vertical Total
ShortName:	TRANS_VTOTAL_WD1
Reset:	soft
Address:	6B00Ch-6B00Fh
Name:	Transcoder DSI 0 Vertical Total
ShortName:	TRANS_VTOTAL_DSI0
Reset:	soft
Address:	6B80Ch-6B80Fh
Name:	Transcoder DSI 1 Vertical Total
ShortName:	TRANS_VTOTAL_DSI1
Reset:	soft
Address:	6000Ch-6000Fh
Name:	Transcoder Vertical Total
ShortName:	TRANS_VTOTAL_A
Reset:	soft
Address:	6100Ch-6100Fh
Name:	Transcoder Vertical Total
ShortName:	TRANS_VTOTAL_B
Reset:	soft
Address:	6200Ch-6200Fh
Name:	Transcoder Vertical Total
ShortName:	TRANS_VTOTAL_C
Reset:	soft
Address:	6300Ch-6300Fh
Name:	Transcoder Vertical Total
ShortName:	TRANS_VTOTAL_D

<b>TRANS_VTOTAL</b>		
Reset:	soft	
<b>Programming Notes</b>		
PSR ASU: This register is double buffered when Vactive double buffer bit (bit[8]) is asserted in TRANS_DDI_FUNC_CTL2.		
<b>Restriction</b>		
This register should not be changed while the transcoder or port are enabled.		
DWord	Bit	Description
0	31:29	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	28:16	<b>Vertical Total</b>
		Access: R/W
		<b>Description</b>
		This field specifies Vertical Total size. This should be equal to the sum of the vertical active and the vertical blank sizes. For progressive display modes, this field is programmed to the number of lines desired minus one. For interlaced display modes, this field is programmed with the number of lines desired minus two. The vertical counter is incremented on the leading edge of the horizontal sync. Both even and odd vertical totals are supported. This field is ignored by WD transcoders.
		Vertical total is double buffered. It updates immediately when transcoder is off. Otherwise, it updates at VBLANK rising edge.
		<b>Restriction</b>
	This register must always be programmed to the same value as the Vertical Blank End.	
15:13	<b>Reserved</b>	
	Access: RO	
Format: MBZ		
12:0	<b>Vertical Active</b>	
	Access: R/W	
	This field specifies Vertical Active Display size. The first vertical active display line is considered line number# 0. This field is always programmed to the number of lines desired minus one.	
	Restriction : When using the internal panel fitting logic, the minimum vertical active area must be seven lines. This register must always be programmed to the same value as the Vertical Blank Start.	

## TRANS\_WD\_FUNC\_CTL

<b>TRANS_WD_FUNC_CTL</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	6E400h-6E403h		
Name:	Transcoder WD0 Function Control		
ShortName:	TRANS_WD_FUNC_CTL_0		
Reset:	soft		
Address:	6EC00h-6EC03h		
Name:	Transcoder WD1 Function Control		
ShortName:	TRANS_WD_FUNC_CTL_1		
Reset:	soft		
DWord	Bit	Description	
0	31	<b>WD Function Enable</b>	
		Access: R/W	
		This bit enables the WD function.	
		<b>Value</b>	<b>Name</b>
		0b	Disable
	1b	Enable	
	30	<b>Triggered Capture Mode Enable</b>	
		Access: R/W	
		This field enables the triggered capture mode where a frame is only captured after the Start Trigger Frame bit is written with 1, and hardware will ignore the transcoder frame time. This must be set before or when WD Function Enable is set. When triggered capture mode is disabled hardware will periodically capture frames following the transcoder frame time.	
		<b>Value</b>	<b>Name</b>
0b		Disable	
1b	Enable		
29	<b>Start Trigger Frame</b>		
	Access: R/W Set		
28	<b>Stop Trigger Frame</b>		
	Access: R/W Set		

## TRANS\_WD\_FUNC\_CTL

		It must not be set at the same time as Start Trigger Frame.	
27	<b>Reserved</b>		
	Access:	R/W	
26	<b>Chroma Filtering Enable</b>		
	Access:	R/W	
	This field selects how U and V are downsampled from YUV 444 to 422. This field only applies to the YUV 422 formats.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0	Drop	Drop U2 and V2
	1	Filter <b>[Default]</b>	Use a 15-34-15 three tap filter
25:23	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	
22:20	<b>WD Color Mode</b>		
	Access:	R/W	
	This field selects the capture color format.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	YUV 4:4:4	YUV 32-bit 4:4:4 packed (8:8:8:8 MSB-Y:U:X:V)
	001b	YUV 4:2:2	YUV 16-bit 4:2:2 packed (8:8:8:8 MSB- Y1:U:Y2:V) Chroma downsampling is programmable according to the Chroma Filtering field.
	010b	XYUV 4:4:4	YUV 32-bit 4:4:4 packed (8:8:8:8 MSB-X:Y:U:V)
	011b	RGBX	RGBX 32-bit (8:8:8:8 MSB-X:B:G:R)
	100b	Y410	YUV 444 10bpc (MSB-X:V:Y:U)
	101b	YUY2 8b	8 bit YUV 422 (MSB-V:Y2:U:Y1) Chroma downsampling is programmable according to the Chroma Filtering field.
	110b	RGB10	RGB1010102 (MSB-X:B:G:R)
	<b>Restriction</b>		
	This field must not be changed while the function is enabled.		
19:18	<b>Control Pointers</b>		
	Access:	R/W	
	This field controls which pointers are sent and followed. If the head pointer is ignored, then the transcoder captures frames without any pointer comparison to stall the capture.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b	Enable Tail and Head	Send tail pointer to GT. Follow head pointer from GT.
	01b	Enable Tail, Disable	Send tail pointer to GT. Ignore head pointer from GT. Non-

<b>TRANS_WD_FUNC_CTL</b>			
		Head	cacheable.
	11b	Disable Tail and Head	Do not send tail pointer to GT. Ignore head pointer from GT. Non-cacheable.
17:16	<b>Reserved</b>		
15	<b>Reserved</b>		
	Access:		RO
	Format:		MBZ
14:12	<b>WD Input Select</b>		
	Access:		R/W
	These bits determine the input to WD.		
	<b>Value</b>	<b>Name</b>	
	000b	Pipe A	
	101b	Pipe B	
	110b	Pipe C	
	111b	Pipe D	
	Others	Reserved	
	<b>Restriction</b>		
	This field must not be changed while the function is enabled. It is not valid to have the same pipes driving multiple enabled transcoders.		
11:4	<b>Reserved</b>		
	Access:		R/W
3:0	<b>Frame Number</b>		
	Access:		R/W
	SW provided frame number. This is sent in the tail pointer message to media, to be used for synchronizing the encode with the display frame.		



## TRNULLDETCT

REG_TEMPLATE - TRNULLDETCT												
Register Space:	MMIO: 0/2/0											
Size (in bits):	32											
Address:	04DE8h											
Name:	TiledResources Null Tile Detection Register											
ShortName:	TRNULLDETCT											
DWord	Bit	Description										
0	31:0	<b>Null Tile Detection Value</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> <tr> <td>00000000h</td> <td><b>[Default]</b></td> <td>A 32bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Null Tiles. Hardware will flag each entry and space behind it as Null Tile for matched entries.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	DEV	Value	Name	Description	00000000h	<b>[Default]</b>	A 32bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Null Tiles. Hardware will flag each entry and space behind it as Null Tile for matched entries.
Access:	R/W											
_Custom_GTIReset:	DEV											
Value	Name	Description										
00000000h	<b>[Default]</b>	A 32bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Null Tiles. Hardware will flag each entry and space behind it as Null Tile for matched entries.										



## TSEG Base Memory

<b>TSEGMB - TSEG Base Memory</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	64		
Address:	108400h		
This 64 bit register defines the TSEG Base.			
DWord	Bit	Description	
0..1	63:32	<b>TSEG Memory Base MSB</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
This register contains the base address of TSEG DRAM memory. Bios must program the value of TSEGMB to be the same as BGSM when TSEG is disabled.			
		<b>Value</b>	<b>Name</b>
		FFFFFFFFh	[Default]
	31:20	<b>TSEG Memory Base LSB</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
This register contains the base address of TSEG DRAM memory. Bios must program the value of TSEGMB to be the same as BGSM when TSEG is disabled.			
		<b>Value</b>	<b>Name</b>
		FFFh	[Default]
	19:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ



## Ungated Clock Counter for DFR Testability

<b>SAMPLER_DFR_UNGATED_COUNT - Ungated Clock Counter for DFR Testability</b>						
Register Space:	MMIO: 0/2/0					
Access:	RO					
Size (in bits):	32					
_Custom_GTIReset:	DEV					
Address:	0E148h					
For testability of DFR feature						
DWord	Bit	Description				
0	31:0	<b>Counter Bits</b> <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>Format:</td><td>U32</td></tr></table> Count of full-speed sampler clocks	Access:	RO	Format:	U32
Access:	RO					
Format:	U32					

## Unslice unit Level Clock Gating Control 943C

UNSLCGCTL943C - Unslice unit Level Clock Gating Control 943C			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	0943Ch		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31	<b>hprunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		hprunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	30	<b>hucunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		hucunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
29		<b>Reserved</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Reserved	
28		<b>CSBE Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		CSBE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
27		<b>CSFE Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		CSFE Clock Gating Disable Control:	

## UNSLCGCTL943C - Unslice unit Level Clock Gating Control 943C

		'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
26	<b>CS Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>CS Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
25	<b>mmcdunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>mmcdunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
24:5	<b>Reserved</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Reserved</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
4	<b>hedunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>hedunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
3	<b>hlfunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>hlfunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					

## UNSLCGCTL943C - Unslice unit Level Clock Gating Control 943C

2	<b>hmcunit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
<p>hmcunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
1	<b>hmxunit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
<p>hmxunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
0	<b>hppunit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
<p>hppunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		



## Unslice unit Level Clock Gating Control 9430

UNSLCGCTL9430 - Unslice unit Level Clock Gating Control 9430			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	09430h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:30	<b>Reserved</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
Reserved			
29		<b>oaal2 Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
oaal2 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
<b>Workaround</b>			
SW is required to disable clock gating to converge timing.			
28		<b>oaal3 Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
oaal3 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
<b>Workaround</b>			
SW is required to disable clock gating to converge timing.			
27		<b>mertgart Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
mertgart Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
<b>Workaround</b>			
SW is required to disable clock gating to converge timing.			

## UNSLCGCTL9430 - Unslice unit Level Clock Gating Control 9430

26	<b>RCPBLAT Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	<p>RCPBLAT Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <p style="text-align: center;"><b>Workaround</b></p> <p>SW is required to disable clock gating to converge timing.</p>	
25	<b>RCPBARB Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	<p>RCPBARB Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <p style="text-align: center;"><b>Workaround</b></p> <p>SW is required to disable clock gating to converge timing.</p>	
24	<b>LNIC Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	<p>LNIC Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <p style="text-align: center;"><b>Workaround</b></p> <p>SW is required to disable clock gating to converge timing.</p>	
23	<b>LNIB Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	<p>LNIB Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <p style="text-align: center;"><b>Workaround</b></p> <p>SW is required to disable clock gating to converge timing.</p>	
22:21	<b>Reserved</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
Reserved		

## UNSLCGCTL9430 - Unslice unit Level Clock Gating Control 9430

20	<b>SARB Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	SARB Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
19	<b>DAP Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	DAP Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
18	<b>RCC Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	RCC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
17	<b>RAMRCC Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	RAMRCC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
16	<b>OAC Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	OAC Clock Gating Disable Control '0' : Clock Gating Enabled.&#160; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.&#160; (i.e., clocks are toggling, always)	



## UNSLCGCTL9430 - Unslice unit Level Clock Gating Control 9430

15	<b>SRCBPPIX Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	SRCBPPIX Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<div style="text-align: center;"><b>Workaround</b></div> SW is required to disable clock gating to converge timing.		
14	<b>SCFE Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	SCFE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<div style="text-align: center;"><b>Workaround</b></div> SW is required to disable clock gating to converge timing.		
13	<b>LNEP Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	LNEP Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<div style="text-align: center;"><b>Workaround</b></div> SW is required to disable clock gating to converge timing.		
12	<b>LNBP Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	LNBP Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<div style="text-align: center;"><b>Workaround</b></div> SW is required to disable clock gating to converge timing.		
11	<b>Reserved</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	Reserved		

## UNSLCGCTL9430 - Unslice unit Level Clock Gating Control 9430

10	<p><b>GCPunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GCPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
9	<p><b>SPARE6 Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SPARE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
8	<p><b>SPARE5 Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SPARE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
7	<p><b>SPARE4 Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SPARE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
6	<p><b>GPMunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GPMunit Clock Gating Disable Control:</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						

## UNSLCGCTL9430 - Unslice unit Level Clock Gating Control 9430

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1"> <tr> <td colspan="2" style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td colspan="2">SW is required to disable clock gating to converge timing.</td> </tr> </table>	<b>Workaround</b>		SW is required to disable clock gating to converge timing.							
<b>Workaround</b>											
SW is required to disable clock gating to converge timing.											
5	<p><b>MBGFunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>MBGFunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS				
Default Value:	1b										
Access:	R/W										
_Custom_GTIRreset:	BUS										
4	<p><b>cg3ddismertg Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>cg3ddismertg Clock Gating Disable</p> <table border="1"> <tr> <td colspan="2" style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td colspan="2">SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>		SW is required to disable clock gating to converge timing.			
Access:	R/W										
_Custom_GTIRreset:	BUS										
<b>Workaround</b>											
SW is required to disable clock gating to converge timing.											
3	<p><b>MSQDunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>MSQDunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS				
Default Value:	1b										
Access:	R/W										
_Custom_GTIRreset:	BUS										
2	<p><b>MERTXG Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>MERTXG Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1"> <tr> <td colspan="2" style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td colspan="2">SW is required to disable clock gating to converge timing.</td> </tr> </table>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>		SW is required to disable clock gating to converge timing.	
Default Value:	1b										
Access:	R/W										
_Custom_GTIRreset:	BUS										
<b>Workaround</b>											
SW is required to disable clock gating to converge timing.											



## UNSLCGCTL9430 - Unslice unit Level Clock Gating Control 9430

1	<b>MISDunit Clock Gating Disable</b>					
	<table border="1"><tr><td>Default Value:</td><td>1b</td></tr><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>BUS</td></tr></table> <p>MISDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <p style="text-align: center;"><b>Workaround</b></p> <p>SW is required to disable clock gating to converge timing.</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:
Default Value:	1b					
Access:	R/W					
_Custom_GTIRreset:	BUS					
0	<b>MCRunit Clock Gating Disable</b>					
	<table border="1"><tr><td>Default Value:</td><td>1b</td></tr><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>BUS</td></tr></table> <p>MCRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <p style="text-align: center;"><b>Workaround</b></p> <p>SW is required to disable clock gating to converge timing.</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:
Default Value:	1b					
Access:	R/W					
_Custom_GTIRreset:	BUS					

## Unslice unit Level Clock Gating Control 9434

UNSLCGCTL9434 - Unslice unit Level Clock Gating Control 9434		
Register Space: MMIO: 0/2/0		
Size (in bits): 32		
Address: 09434h		
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31	<b>GTlunit Clock Gating Disable</b>
		Default Value: 1b
		Access: R/W
		_Custom_GTIReset: BUS
GTlunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	30	<b>MBCunit Clock Gating Disable</b>
		Default Value: 1b
		Access: R/W
		_Custom_GTIReset: BUS
MBCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	29	<b>Reserved</b>
		Access: R/W
		_Custom_GTIReset: BUS
Reserved		
	28	<b>GABunit Clock Gating Disable</b>
		Default Value: 1b
		Access: R/W
		_Custom_GTIReset: BUS
		GABunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
<b>Workaround</b>		
SW is required to disable clock gating to converge timing.		

## UNSLCGCTL9434 - Unslice unit Level Clock Gating Control 9434

	27	<b>DTunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	DTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	26	<b>cg3ddisvfg Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	cg3ddisvfg Clock Gating Disable '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	25	<b>BLSunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	BLSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	24	<b>BLBunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	BLBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	23	<b>BFunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	BFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## UNSLCGCTL9434 - Unslice unit Level Clock Gating Control 9434

22	<b>BDunit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	BDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
21	<b>BCSunit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	BCSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	<b>Workaround</b>	
SW is required to disable clock gating to converge timing.		
20	<b>gamtlbhitarb Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIReset:	BUS
	gamtlbhitarb Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
<b>Workaround</b>		
SW is required to disable clock gating to converge timing.		
19	<b>Reserved</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
Reserved		
18	<b>gamtlbmisarb Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIReset:	BUS
	gamtlbmisarb Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## UNSLCGCTL9434 - Unslice unit Level Clock Gating Control 9434

17	<b>cg3ddiscfeg Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	cg3ddiscfeg Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	<b>Workaround</b>	
	SW is required to disable clock gating to converge timing.	
16	<b>POCS Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	POCS Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
15	<b>POCSFE Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	POCSFE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
14	<b>POCSBE Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	POCSBE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
13:12	<b>Reserved</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	Reserved	
11	<b>gamedia Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS



## UNSLCGCTL9434 - Unslice unit Level Clock Gating Control 9434

	<p>gamedia Clock Gating Disable            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
10	<p><b>gamid Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>gamid Clock Gating Disable            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
9	<p><b>gacs Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>gacs Clock Gating Disable            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
8	<p><b>cg3ddisbsc Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>cg3ddisbsc Clock Gating Disable            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
7	<p><b>cg3ddisvfgr Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>cg3ddisvfgr Clock Gating Disable            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
6	<p><b>SUCunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SUCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				

## UNSLCGCTL9434 - Unslice unit Level Clock Gating Control 9434

	functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)								
5	<p><b>OACSunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>OACSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1"> <tr> <td colspan="2" style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td colspan="2">SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>		SW is required to disable clock gating to converge timing.	
Access:	R/W								
_Custom_GTIReset:	BUS								
<b>Workaround</b>									
SW is required to disable clock gating to converge timing.									
4	<p><b>NOAunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>NOAunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS				
Access:	R/W								
_Custom_GTIReset:	BUS								
3	<p><b>OARUNIT Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>OARUNIT Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS				
Access:	R/W								
_Custom_GTIReset:	BUS								
2	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Reserved</p>	Access:	R/W	_Custom_GTIReset:	BUS				
Access:	R/W								
_Custom_GTIReset:	BUS								
1	<p><b>BCS BE Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>BCS BE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS				
Access:	R/W								
_Custom_GTIReset:	BUS								

## UNSLCGCTL9434 - Unslice unit Level Clock Gating Control 9434

	0	<b>BCS FE Clock Gating Disable</b>	
Access:		R/W	
_Custom_GTIReset:		BUS	
<p>BCS FE Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>			



## Unslice unit Level Clock Gating Control 9438

UNSLCGCTL9438 - Unslice unit Level Clock Gating Control 9438		
Register Space: MMIO: 0/2/0		
Size (in bits): 32		
Address: 09438h		
Unit Level Clock Gating Disable bits.		
DWord	Bit	Description
0	31	<b>maxf Clock Gating Disable</b>
		Default Value: 1b
		Access: R/W
		_Custom_GTIReset: BUS
MSQCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
30:29		<b>MSQCunit Clock Gating Disable</b>
		Default Value: 11b
		Access: R/W
		_Custom_GTIReset: BUS
MSQCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
28:27		<b>Reserved</b>
		Access: R/W
		_Custom_GTIReset: BUS
Reserved		
26		<b>LNEUNIT Clock Gating Disable</b>
		Access: R/W
		_Custom_GTIReset: BUS
		LNEUNIT Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
<b>Workaround</b>		
SW is required to disable clock gating to converge timing.		

## UNSLCGCTL9438 - Unslice unit Level Clock Gating Control 9438

25	<b>GAMXBL Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIReset:	BUS
	GAMXLB Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
24	<b>mgsx Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIReset:	BUS
mgsx Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
23	<b>ccs3be Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
ccs3be Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
22	<b>ccs2be Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
ccs2be Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
21	<b>ccs1be Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
ccs1be Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## UNSLCGCTL9438 - Unslice unit Level Clock Gating Control 9438

20	<b>ccs0be Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	ccs0be Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
19:9	<b>Reserved</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
Reserved		
8	<b>GUC Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
GUC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
7	<b>ccs3fe Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
ccs3fe Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
6	<b>ccs2fe Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
ccs2fe Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
5	<b>ccs1fe Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
ccs1fe Clock Gating Disable Control:		

## UNSLCGCTL9438 - Unslice unit Level Clock Gating Control 9438

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
4	<p><b>ccs0fe Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>ccs0fe Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
3	<p><b>ccsunit3 Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>ccsunit3 Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
2	<p><b>ccsunit2 Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>ccsunit2 Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
1	<p><b>ccsunit1 Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>ccsunit1 Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				

## UNSLCGCTL9438 - Unslice unit Level Clock Gating Control 9438

	0	<b>ccsunit0 Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
<p>ccsunit0 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>			



## Unslice unit Level Clock Gating Control 9440

<b>UNSLCGCTL9440 - Unslice unit Level Clock Gating Control 9440</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	09440h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31	<b>Reserved</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		Reserved	
	30	<b>RAM_RXBAR Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		RAM_RXBAR Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	29	<b>RXBAR Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		RXBAR Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	28	<b>gamtlboacs Clock Gating Disable</b>	
		Default Value:	1b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		gamtlboacs Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	27	<b>gamtlbvdbox5 Clock Gating Disable</b>	
		Default Value:	1b
		Access:	R/W

## UNSLCGCTL9440 - Unslice unit Level Clock Gating Control 9440

	<table border="1"> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>gamtlbvdbbox5 Clock Gating Disable Control:  '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	_Custom_GTIRreset:	BUS				
_Custom_GTIRreset:	BUS						
26	<p><b>gamtlbvdbbox6 Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>gamtlbvdbbox6 Clock Gating Disable Control:  '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
25	<p><b>gamdrtnunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>gamdrtnunit Clock Gating Disable Control:  '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
24	<p><b>gamtlbvdbbox3 Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>gamtlbvdbbox3 Clock Gating Disable Control:  '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
23	<p><b>gamtlbvdbbox4 Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>gamtlbvdbbox4 Clock Gating Disable Control:  '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						

## UNSLCGCTL9440 - Unslice unit Level Clock Gating Control 9440

22	<b>gamtlbvdbbox7 Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIRreset:	BUS
	gamtlbvdbbox7 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : lock Gating Disabled. (i.e., clocks are toggling, always)	
21	<b>gamtlbvdbbox2 Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIRreset:	BUS
	gamtlbvdbbox2 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
20	<b>SPARE Clock Gating Disable2</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
19	<b>SPARE Clock Gating Disable1</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
18	<b>Reserved</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	Reserved	

## UNSLCGCTL9440 - Unslice unit Level Clock Gating Control 9440

17	<p><b>gamtlbvdbx0 Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>gamtlbvdbx0 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
16	<p><b>gamtlbkcr Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>gamtlbkcr Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
15	<p><b>gamtlbguc Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>gamtlbguc Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
14	<p><b>gamtlbbt Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>gamtlbbt Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
13	<p><b>gamtrtlb Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>gamtrtlb Clock Gating Disable Control:</p>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIRreset:	BUS						

## UNSLCGCTL9440 - Unslice unit Level Clock Gating Control 9440

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>						
12	<p><b>gamstlb Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>gamstlb Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIReset:	BUS						
11	<p><b>gamccs Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>gamstlb Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIReset:	BUS						
10:9	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Reserved</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
8	<p><b>gamctrl Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>gamctrl Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIReset:	BUS						
7	<p><b>gamcmdi Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>gamcmdi Clock Gating Disable Control:</p>	Default Value:	1b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIReset:	BUS						



## UNSLCGCTL9440 - Unslice unit Level Clock Gating Control 9440

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>						
6	<p><b>gamtlbvdbbox1 Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>gamtlbvdbbox1 Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIReset:	BUS						
5	<p><b>gamwkr Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>gamwkr Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIReset:	BUS						
4	<p><b>gamdati Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>gamdati Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	1b						
Access:	R/W						
_Custom_GTIReset:	BUS						
3	<p><b>L3_CR Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>L3_CR Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						

## UNSLCGCTL9440 - Unslice unit Level Clock Gating Control 9440

	2	<b>gamreqstrm Clock Gating Disable</b>	
		Default Value:	1b
		Access:	R/W
		_Custom_GTIReset:	BUS
	gamreqstrm Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	1	<b>ramdft Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		ramdft Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	0	<b>hwmunit Clock Gating Disable</b>	
Access:		R/W	
_Custom_GTIReset:		BUS	
hwmunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			



## Unslice unit Level Clock Gating Control 9444

UNSLCGCTL9444 - Unslice unit Level Clock Gating Control 9444			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	09444h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31	<b>Reserved</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Reserved
	30	<b>gamtlbgfxa0 Clock Gating Disable</b>	
		Default Value:	1b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		gamtlbgfxa0 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
		<b>Workaround</b>	
	SW is required to disable clock gating to converge timing.		
	29	<b>gamtlbgfxa1 Clock Gating Disable</b>	
Default Value:		1b	
Access:		R/W	
_Custom_GTIRreset:		BUS	
gamtlbgfxa1 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
<b>Workaround</b>			
SW is required to disable clock gating to converge timing.			



## UNSLCGCTL9444 - Unslice unit Level Clock Gating Control 9444

28	<b>gamtlbcompa0 Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIReset:	BUS
gamtlbcompa0 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
27	<b>gamtlbcompa1 Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIReset:	BUS
gamtlbcompa1 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
26	<b>gamtlbcompb0 Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIReset:	BUS
gamtlbcompb0 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
25	<b>gamtlbcompb1 Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIReset:	BUS
gamtlbcompb1 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## UNSLCGCTL9444 - Unslice unit Level Clock Gating Control 9444

24	<b>gamtlbcomp0 Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 65%;">Default Value:</td> <td style="width: 35%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>gamtlbcomp0 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	1b							
Access:	R/W							
_Custom_GTIReset:	BUS							
23	<b>gamtlbcomp1 Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 65%;">Default Value:</td> <td style="width: 35%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>gamtlbcomp1 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	1b							
Access:	R/W							
_Custom_GTIReset:	BUS							
22	<b>gamtlbcompd0 Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 65%;">Default Value:</td> <td style="width: 35%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>gamtlbcompd0 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	1b							
Access:	R/W							
_Custom_GTIReset:	BUS							
21	<b>gamtlbcompd1 Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 65%;">Default Value:</td> <td style="width: 35%;">1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>gamtlbcompd1 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	1b							
Access:	R/W							
_Custom_GTIReset:	BUS							

## UNSLCGCTL9444 - Unslice unit Level Clock Gating Control 9444

20	<b>gamtlbmert Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIRreset:	BUS
gamtlbmert Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
<b>Workaround</b>		
SW is required to disable clock gating to converge timing.		
19	<b>gamtlbvebox3 Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIRreset:	BUS
gamtlbvebox3 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
18	<b>gamtlbvebox2 Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIRreset:	BUS
gamtlbvebox2 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
17	<b>gamtlbvebox1 Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIRreset:	BUS
gamtlbvebox1 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## UNSLCGCTL9444 - Unslice unit Level Clock Gating Control 9444

16	<b>gamtlbvebox0 Clock Gating Disable</b>		
	Default Value:		1b
	Access:		R/W
	_Custom_GTIRreset:		BUS
	gamtlbvebox0 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
15	<b>LBCF Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIRreset:		BUS
	LBCF Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
14	<b>LBI Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIRreset:		BUS
	LBI Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
13	<b>LSQC Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIRreset:		BUS
	LSQC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
12	<b>LSQD Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIRreset:		BUS
	LSQD Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## UNSLCGCTL9444 - Unslice unit Level Clock Gating Control 9444

11	<b>LTCC Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	LTCC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
10	<b>LTCDD Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	LTCDD Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<b>Workaround</b>		
	SW is required to disable clock gating to converge timing.		
9	<b>LTCDT Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	LTCDT Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<b>Workaround</b>		
	SW is required to disable clock gating to converge timing.		
8	<b>SMCR Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
	Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	<b>Workaround</b>		
	SW is required to disable clock gating to converge timing.		
7	<b>Reserved</b>		

## UNSLCGCTL9444 - Unslice unit Level Clock Gating Control 9444

6	<b>LDunit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	LDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
5	<b>LCunit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	LCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
4	<b>CSCunit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	CSCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	<b>Workaround</b>	
	SW is required to disable clock gating to converge timing.	
3	<b>KCRunit Clock Gating Disable</b>	
	Default Value:	1b
	Access:	R/W
	_Custom_GTIReset:	BUS
	KCRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	<b>Workaround</b>	
SW is required to disable clock gating to converge timing.		

## UNSLCGCTL9444 - Unslice unit Level Clock Gating Control 9444

	2	<b>rcuunit Clock Gating Disable</b>	
		Default Value:	1b
		Access:	R/W
		_Custom_GTIRreset:	BUS
	rcuunit Clock Gating Disable		
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	1	<b>Isnunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
Isnunit Clock Gating Disable Control:			
'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)			
'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
<b>Workaround</b>			
SW is required to disable clock gating to converge timing.			
0	<b>Reserved</b>		
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	Reserved		



## Unslice unit Level Clock Gating Control 9448

<b>UNSLCGCTL9448 - Unslice unit Level Clock Gating Control 9448</b>								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	09448h							
Unslice unit Level Clock Gating Control 9448 Unit Level Clock Gating Disable bits								
DWord	Bit	Description						
0	31:0	<b>ECO Spare Bits</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr><tr><td colspan="2">Reserved</td></tr></table>	Access:	R/W	_Custom_GTIReset:	BUS	Reserved	
Access:	R/W							
_Custom_GTIReset:	BUS							
Reserved								



## Unslice unit Level Clock Gating Control 9450

UNSLCGCTL9450 - Unslice unit Level Clock Gating Control 9450			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	09450h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:23	<b>Reserved</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Reserved	
22		<b>BLBunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		BLBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
21		<b>BFunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		BFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
20:11		<b>Reserved</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		Reserved	
10		<b>GUC Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		GUC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	

## UNSLCGCTL9450 - Unslice unit Level Clock Gating Control 9450

	9:5	<b>Reserved</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	Reserved		
	4	<b>vhmeunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	vhmeunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	3:0	<b>Reserved</b>	
Access:		R/W	
_Custom_GTIRreset:		BUS	
Reserved			

## Unslice unit Level Clock Gating Control 9454

UNSLCGCTL9454 - Unslice unit Level Clock Gating Control 9454			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	09454h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:22	<b>Reserved</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
	Reserved		
	21	<b>SPARE Clock Gating Disable2</b>	
		Access:	R/W
_Custom_GTIReset:		BUS	
SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
20:0	<b>Reserved</b>		
	Access:	R/W	
	_Custom_GTIReset:	BUS	
Reserved			



## uOS Full Hash

UOS_FULL_HASH - uOS Full Hash				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	512			
<p>The Full Hash being generated for the uOS. This register is written by Shim hardware. The update happens as the Full Hash is being generated and compared during the GfxMem --&gt; WOPCM DMA operation. IA Writes have no effect.</p>				
Programming Notes				
This register is saved in the power context				
Bits [383:0] of the "Hash" field contains valid values, bits[511:384] are reserved for future expansion.				
DWord	Bit	Description		
0..15	511:0	<b>Hash</b> <table border="1"><tr><td>Access:</td><td>RO</td></tr></table>	Access:	RO
Access:	RO			

## UTIL\_PIN\_BUF\_CTL

UTIL_PIN_BUF_CTL		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	48404h-48407h	
Name:	Utility Pin Buffer Control	
ShortName:	UTIL_PIN_BUF_CTL	
Reset:	soft	
This register controls the display utility pin I/O buffer.		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
		Access: RO
		Format: MBZ
	29:28	<b>Hysteresis</b>
		Access: R/W
	27	<b>Reserved</b>
		Access: RO
		Format: MBZ
	26:24	<b>Spare</b>
		Access: R/W
	23:21	<b>Reserved</b>
		Access: RO
Format: MBZ		
20:16	<b>Pulldown Strength</b>	
	Access: R/W	
15:12	<b>Pulldown Slew</b>	
	Access: R/W	
11:9	<b>Reserved</b>	
	Access: RO	
	Format: MBZ	
8:4	<b>Pullup Strength</b>	
	Access: R/W	
3:0	<b>Pullup Slew</b>	
	Access: R/W	



## UTIL\_PIN\_CTL

UTIL_PIN_CTL			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	48400h-48403h		
Name:	Utility Pin Control		
ShortName:	UTIL_PIN_CTL		
Reset:	soft		
This register controls the display utility pin. The maximum switching frequency is 100 KHz.			
DWord	Bit	Description	
0	31	<b>Util Pin Enable</b>	
		Access:	R/W
		This bit enables the utility pin.	
		<b>Value</b>	<b>Name</b>
		0b	Disable
	1b	Enable	
	30:29	<b>Pipe Select</b>	
		Access:	R/W
		This bit selects which pipe will be used when the utility pin is outputting timing related signals.	
		<b>Value</b>	<b>Name</b>
		00b	Pipe A
		01b	Pipe B
10b		Pipe C	
11b	Pipe D		
<b>Restriction</b>			
The field should only be changed when the utility pin is disabled or not configured to use any timing signals.			
28	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

## UTIL\_PIN\_CTL

	27:24	<p><b>Util Pin Mode</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This bit configures the utility pin mode of operation for output.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>Data</td> <td>Output the Util_Pin_Output_Data value.</td> </tr> <tr> <td>0001b</td> <td>PWM</td> <td>Output from the backlight PWM circuit.</td> </tr> <tr> <td>0100b</td> <td>Vblank</td> <td>Output the vertical blank. □ This is the pipe delayed vblank.</td> </tr> <tr> <td>0101b</td> <td>Vsync</td> <td>Output the vertical sync.</td> </tr> <tr> <td>0110b</td> <td>framestart</td> <td>Output the framestart</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="text-align: center; color: blue;">Restriction</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">The field should only be changed when the utility pin is disabled.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	Description	0000b	Data	Output the Util_Pin_Output_Data value.	0001b	PWM	Output from the backlight PWM circuit.	0100b	Vblank	Output the vertical blank. □ This is the pipe delayed vblank.	0101b	Vsync	Output the vertical sync.	0110b	framestart	Output the framestart	Others	Reserved	Reserved	Restriction	The field should only be changed when the utility pin is disabled.
Access:	R/W																										
Value	Name	Description																									
0000b	Data	Output the Util_Pin_Output_Data value.																									
0001b	PWM	Output from the backlight PWM circuit.																									
0100b	Vblank	Output the vertical blank. □ This is the pipe delayed vblank.																									
0101b	Vsync	Output the vertical sync.																									
0110b	framestart	Output the framestart																									
Others	Reserved	Reserved																									
Restriction																											
The field should only be changed when the utility pin is disabled.																											
	23	<p><b>Util Pin Output Data</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This bit selects what the value to drive as an output when in the data mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>0</td> </tr> <tr> <td>1b</td> <td>1</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	0	1b	1																	
Access:	R/W																										
Value	Name																										
0b	0																										
1b	1																										
	22	<p><b>Util Pin Output Polarity</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This bit inverts the polarity of the pin output.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not inverted</td> </tr> <tr> <td>1b</td> <td>Inverted</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Not inverted	1b	Inverted																	
Access:	R/W																										
Value	Name																										
0b	Not inverted																										
1b	Inverted																										
	21:20	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																					
Access:	RO																										
Format:	MBZ																										
	19	<p><b>Util Pin Direction</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This bit selects whether the pin is used as an output or an input.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Output</td> </tr> <tr> <td>1b</td> <td>Input</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="text-align: center; color: blue;">Restriction</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">The field should only be changed when the utility pin is disabled.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Output	1b	Input	Restriction	The field should only be changed when the utility pin is disabled.															
Access:	R/W																										
Value	Name																										
0b	Output																										
1b	Input																										
Restriction																											
The field should only be changed when the utility pin is disabled.																											

<b>UTIL_PIN_CTL</b>	
18:17	<b>Reserved</b>
	Access: RO
	Format: MBZ
16	<b>Util Pin Input Data</b>
	Access: RO This bit gives the value received on the pin. This is only valid when the utility pin is enabled and the direction is input.
15:0	<b>Reserved</b>
	Access: RO
	Format: MBZ



## UTIL2\_PIN\_BUF\_CTL

UTIL2_PIN_BUF_CTL		
Register Space:	MMIO: 0/2/0	
Access:	R/W	
Size (in bits):	32	
Address:	4840Ch-4840Fh	
Name:	Utility2 Pin Buffer Control	
ShortName:	UTIL2_PIN_BUF_CTL	
Reset:	soft	
This register controls the display utility2 pin I/O buffer.		
DWord	Bit	Description
0	31:30	<b>Reserved</b> Access: RO Format: MBZ
	29:28	<b>Hysteresis</b> Access: R/W
	27	<b>Reserved</b> Access: RO Format: MBZ
	26:24	<b>Spare</b> Access: R/W
	23:21	<b>Reserved</b> Access: RO Format: MBZ
	20:16	<b>Pulldown Strength</b> Access: R/W
	15:12	<b>Pulldown Slew</b> Access: R/W
	11:9	<b>Reserved</b> Access: RO Format: MBZ
	8:4	<b>Pullup Strength</b> Access: R/W
	3:0	<b>Pullup Slew</b> Access: R/W



## UTIL2\_PIN\_CTL

<b>UTIL2_PIN_CTL</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	48408h-4840Bh		
Name:	Utility2 Pin Control		
ShortName:	UTIL2_PIN_CTL		
Reset:	soft		
This register controls the display utility2 pin.			
DWord	Bit	Description	
0	31	<b>Util Pin Enable</b>	
		Access:	R/W
		This bit enables the utility pin.	
		<b>Value</b>	<b>Name</b>
	0b	Disable	
	1b	Enable	
	30	<b>Util Pin Direction</b>	
		Access:	R/W
		This bit selects whether the pin is used as an output or an input.	
		<b>Value</b>	<b>Name</b>
0b		Output	
1b		Input	
<b>Restriction</b>			
The field should only be changed when the utility pin is disabled.			
29:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

## Valid Bit Vector 3 for RCC Register

RCCTLB_VLD_3 - Valid Bit Vector 3 for RCC Register								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	04DACH							
This register contains the valid bits for entries 0-31 of RCCTLB.								
DWord	Bit	Description						
0	31:0	<b>Valid Bit Vector 3 for RCC</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>DEV</td> </tr> </table> Valid Bits per Entry.	Default Value:	00000000h	Access:	RO	_Custom_GTIReset:	DEV
Default Value:	00000000h							
Access:	RO							
_Custom_GTIReset:	DEV							



## VCS CSB

VCS_CSB - VCS CSB		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
SW reads this offset to read the CSB entry at the top of the CSB fifo. Reads must occur in pairs to obtain a single 64 bit CSB entry. The second read pops the entry off the CSB fifo.		
DWord	Bit	Description
0	31:0	<b>Context Status Buffer DW</b>
		Access: RO
This DW holds CSB bits[31:0] for the first read and CSB bits[63:32] for the second read.		

## VCS CSB Fifo Status Register

VCS_CSБ_FSR - VCS CSB Fifo Status Register		
Register Space: MMIO: 0/2/0		
Size (in bits): 32		
This RO register holds status of the CSB fifo.		
DWord	Bit	Description
0	31	<b>Not Empty</b>
		Default Value: 0000000000000000b
		Access: RO
	30:16	<b>Reserved</b>
		Access: RO
		Format: MBZ
	15:8	<b>FIFO Maximum Occupancy Count</b> This field is a read-only field. It reflects the depth of the FIFO, which is a static value for each product.
	7:0	<b>Fifo Occupancy Count</b>
Access: RO		



## VDBox TLB Invalidation Register

VD_TLB_INV_CR - VDBox TLB Invalidation Register			
Register Space: MMIO: 0/2/0			
Size (in bits): 32			
_Custom_GTIReset: DEV			
Address: 0CEDCh			
DWord	Bit	Description	
0	31:16	<b>Mask Bits</b>	
		Default Value:	0000000000000000b
		Access:	R/W
	15:8	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	7	<b>Invalidate VDBox TLBs bit7</b>	
		Default Value:	0b
		Access:	R/W
		<p>SW writes 1 to invalidate the TLBs for the associated VDBox and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates VDBox[7:0] TLBs. No Effect on non-existent VDBoxs. These bits self clear.</p>	
	6	<b>Invalidate VDBox TLBs bit6</b>	
		Default Value:	0b
Access:		R/W	
<p>SW writes 1 to invalidate the TLBs for the associated VDBox and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates VDBox[7:0] TLBs. No Effect on non-existent VDBoxs. These bits self clear.</p>			
5	<b>Invalidate VDBox TLBs bit5</b>		
	Default Value:	0b	
	Access:	R/W	
	<p>SW writes 1 to invalidate the TLBs for the associated VDBox and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates VDBox[7:0]</p>		

## VD\_TLB\_INV\_CR - VDBox TLB Invalidation Register

		<p>TLBs. No Effect on non-existent VDBoxs. These bits self clear.</p>					
4	<p><b>Invalidate VDBox TLBs bit4</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated VDBox and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates VDBox[7:0] TLBs. No Effect on non-existent VDBoxs. These bits self clear.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b						
Access:	R/W						
3	<p><b>Invalidate VDBox TLBs bit3</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated VDBox and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates VDBox[7:0] TLBs. No Effect on non-existent VDBoxs. These bits self clear.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b						
Access:	R/W						
2	<p><b>Invalidate VDBox TLBs bit2</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated VDBox and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates VDBox[7:0] TLBs. No Effect on non-existent VDBoxs. These bits self clear.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b						
Access:	R/W						
1	<p><b>Invalidate VDBox TLBs bit1</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated VDBox and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates VDBox[7:0] TLBs. No Effect on non-existent VDBoxs. These bits self clear.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b						
Access:	R/W						

## VD\_TLB\_INV\_CR - VDBox TLB Invalidation Register

0	<p><b>Invalidate VDBox TLBs bit0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated VDBox and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[7:0] invalidates VDBox[7:0] TLBs. No Effect on non-existent VDBoxs. These bits self clear.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				



## Vdbox unit Level Clock Gating Control 3F0C

<b>VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C</b>						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	1C3F0Ch-1C3F0Fh					
Name:	VDbox registers4					
ShortName:	VDCGCTL3F0C_VDBOX0					
Address:	1C7F0Ch-1C7F0Fh					
Name:	VDbox registers4					
ShortName:	VDCGCTL3F0C_VDBOX1					
Address:	1D3F0Ch-1D3F0Fh					
Name:	VDbox registers4					
ShortName:	VDCGCTL3F0C_VDBOX2					
Address:	1D7F0Ch-1D7F0Fh					
Name:	VDbox registers4					
ShortName:	VDCGCTL3F0C_VDBOX3					
Address:	1E3F0Ch-1E3F0Fh					
Name:	VDbox registers4					
ShortName:	VDCGCTL3F0C_VDBOX4					
Address:	1E7F0Ch-1E7F0Fh					
Name:	VDbox registers4					
ShortName:	VDCGCTL3F0C_VDBOX5					
Address:	1F3F0Ch-1F3F0Fh					
Name:	VDbox registers4					
ShortName:	VDCGCTL3F0C_VDBOX6					
Address:	1F7F0Ch-1F7F0Fh					
Name:	VDbox registers4					
ShortName:	VDCGCTL3F0C_VDBOX7					
Unit Level Clock Gating Disable bits						
DWord	Bit	Description				
0	31	<b>SPARE Clock Gating Disable12</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SPARE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W					
_Custom_GTIReset:	BUS					

## VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
30	<b>SPARE Clock Gating Disable11</b>		
	Access:		R/W
	_Custom_GTIRreset:		BUS
	SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
29	<b>SPARE Clock Gating Disable10</b>		
	Access:		R/W
	_Custom_GTIRreset:		BUS
	SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
28	<b>SPARE Clock Gating Disable9</b>		
	Access:		R/W
	_Custom_GTIRreset:		BUS
	SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
27	<b>VNCunit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIRreset:		BUS
	VNCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
26	<b>VMXunit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIRreset:		BUS
	VMXunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C

25	<p><b>VMTSunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VMTSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS				
Access:	R/W								
_Custom_GTIRreset:	BUS								
24	<p><b>VMPcunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VMPcunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS				
Access:	R/W								
_Custom_GTIRreset:	BUS								
23	<p><b>VMDunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VMDunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS				
Access:	R/W								
_Custom_GTIRreset:	BUS								
22	<p><b>VMCRunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="text-align: center;">1b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VMCRunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Default Value:	1b	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Default Value:	1b								
Access:	R/W								
_Custom_GTIRreset:	BUS								
<b>Workaround</b>									
SW is required to disable clock gating to converge timing.									
21	<p><b>VMCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VMCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS				
Access:	R/W								
_Custom_GTIRreset:	BUS								

## VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C

20	<b>VMBunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VMBunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
19	<b>VLFunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VLFunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
18	<b>VITunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VITunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
17	<b>VISunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VISunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
16	<b>VIPunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VIPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					

## VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C

15	<p><b>VID6 Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VID6 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
14	<p><b>VID5 Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VID5 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
13	<p><b>VID4 Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VID4 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
12	<p><b>VID3 Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VID3 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
11	<p><b>VID2 Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VID2 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				

## VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C

10	<b>VID1 Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VID1 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
9	<b>VIMEunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VIMEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
8	<b>VHRunit's Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VHRunit's Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
7	<b>VHMEunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VHMEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
6	<b>VFTunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VFTunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					

## VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C

5	<p><b>VDXunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VDXunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
4	<p><b>VDSunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VDSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
3	<p><b>vd1unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>vd1unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
2	<p><b>Csunit's Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>Csunit's Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIRreset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
1	<p><b>VCREunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VCREunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						

## VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C

0	<b>VCPunit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIReset:		BUS
<p>VCPunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>			



## Vdbox unit Level Clock Gating Control 3F04

<b>VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04</b>						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	1C3F04h-1C3F07h					
Name:	VDbox registers2					
ShortName:	VDCGCTL3F04_VDBOX0					
Address:	1C7F04h-1C7F07h					
Name:	VDbox registers2					
ShortName:	VDCGCTL3F04_VDBOX1					
Address:	1D3F04h-1D3F07h					
Name:	VDbox registers2					
ShortName:	VDCGCTL3F04_VDBOX2					
Address:	1D7F04h-1D7F07h					
Name:	VDbox registers2					
ShortName:	VDCGCTL3F04_VDBOX3					
Address:	1E3F04h-1E3F07h					
Name:	VDbox registers2					
ShortName:	VDCGCTL3F04_VDBOX4					
Address:	1E7F04h-1E7F07h					
Name:	VDbox registers2					
ShortName:	VDCGCTL3F04_VDBOX5					
Address:	1F3F04h-1F3F07h					
Name:	VDbox registers2					
ShortName:	VDCGCTL3F04_VDBOX6					
Address:	1F7F04h-1F7F07h					
Name:	VDbox registers2					
ShortName:	VDCGCTL3F04_VDBOX7					
Unit Level Clock Gating Disable bits						
DWord	Bit	Description				
0	31	<b>spare Clock Gating Disable4</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>__Custom_GTIReset:</td> <td>BUS</td> </tr> </table> SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)	Access:	R/W	__Custom_GTIReset:	BUS
Access:	R/W					
__Custom_GTIReset:	BUS					

## VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	<b>30</b>	<b>spare Clock Gating Disable3</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	<b>29</b>	<b>spare Clock Gating Disable2</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	<b>28</b>	<b>HVSHAREunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		HVSHAREunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	<b>27</b>	<b>HFTunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		HFTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	<b>26</b>	<b>HFQunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		HFQunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	

## VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04

25	<p><b>HCRESunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>HCRESunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
24	<p><b>HCRESunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>HCRESunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
23	<p><b>HCRESunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>HCRESunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
22	<p><b>MEDunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>MEDunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
21	<p><b>GACXunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>GACXunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				

## VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04

20	<p><b>GACunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GACunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
19	<p><b>ECPunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>ECPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
18	<p><b>BSPunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>BSPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
17	<p><b>vmmunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>vmmunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
16	<p><b>VHLFunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VHLFunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				

## VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04

15	<p><b>VDKMXunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VDKMXunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
14	<p><b>HWMunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>HWMunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIRreset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
13	<p><b>HUCMXunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>HUCMXunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
12	<p><b>HUCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>HUCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
11	<p><b>HSSEunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>HSSEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIRreset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							

## VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04

10	<p><b>HSFunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HSFunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIRreset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							
9	<p><b>HPRunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HPRunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
8	<p><b>HPPunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HPPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
7	<p><b>HMXFunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HMXFunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
6	<p><b>HMXBunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HMXBunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						

## VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04

5	<p><b>HMCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HMCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
4	<p><b>HITunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HITunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
3	<p><b>HHLFunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HHLFunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
2	<p><b>HFCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HFCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
1	<p><b>HEDunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HEDunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				

## VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04

0	<b>HBEunit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIReset:		BUS
<p>HBEunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>			



## Vdbox unit Level Clock Gating Control 3F08

<b>VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08</b>						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	1C3F08h-1C3F0Bh					
Name:	VDbox registers3					
ShortName:	VDCGCTL3F08_VDBOX0					
Address:	1C7F08h-1C7F0Bh					
Name:	VDbox registers3					
ShortName:	VDCGCTL3F08_VDBOX1					
Address:	1D3F08h-1D3F0Bh					
Name:	VDbox registers3					
ShortName:	VDCGCTL3F08_VDBOX2					
Address:	1D7F08h-1D7F0Bh					
Name:	VDbox registers3					
ShortName:	VDCGCTL3F08_VDBOX3					
Address:	1E3F08h-1E3F0Bh					
Name:	VDbox registers3					
ShortName:	VDCGCTL3F08_VDBOX4					
Address:	1E7F08h-1E7F0Bh					
Name:	VDbox registers3					
ShortName:	VDCGCTL3F08_VDBOX5					
Address:	1F3F08h-1F3F0Bh					
Name:	VDbox registers3					
ShortName:	VDCGCTL3F08_VDBOX6					
Address:	1F7F08h-1F7F0Bh					
Name:	VDbox registers3					
ShortName:	VDCGCTL3F08_VDBOX7					
Unit Level Clock Gating Disable bits						
DWord	Bit	Description				
0	31	<b>SPARE Clock Gating Disable8</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>  _Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>SPARE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W					
_Custom_GTIReset:	BUS					

## VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08

30	<b>SPARE Clock Gating Disable7</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SPARE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
29	<b>SPARE Clock Gating Disable6</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SPARE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
28	<b>spare Clock Gating Disable5</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SPARE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
27	<b>VClunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VClunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
26	<b>VCDunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VCDunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					

## VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08

25	<b>vbspunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>vbspunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
24	<b>VBPunits Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VBPunits Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
23	<b>VAMunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VAMunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
22	<b>VADuit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VADuit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
21	<b>VACunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VACunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					

## VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08

20	<p><b>USBunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>USBunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
19	<p><b>SECunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>SECunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
18	<p><b>RDOFunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>RDOFunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
17	<p><b>RDOBunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>RDOBunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
16	<p><b>QRCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>QRCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				

## VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08

15	<p><b>MEDunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>MEDunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
14	<p><b>MPCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>MPCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
13	<p><b>MDCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>MDCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
12	<p><b>jusbunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>jusbunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
11	<p><b>JPGunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>JPGunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				

## VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08

10	<p><b>HWOPunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HWOPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
9	<p><b>HVDL1unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HVDL1unit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
8	<p><b>HVDunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HVDunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
7	<p><b>HTQunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HTQunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS		
Access:	R/W						
_Custom_GTIRreset:	BUS						
6	<p><b>HSAOunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HSAOunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIRreset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIRreset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							

## VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08

5	<p><b>HRSunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HRSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
4	<p><b>HPOunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HPOunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
3	<p><b>HMDCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HMDCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
2	<p><b>HLEunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HLEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
1	<p><b>HLCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HLCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				



## VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08

	0	<b>HIMEunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		HIMEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	



## Vdbox unit Level Clock Gating Control 3F10

VDCGCTL3F10 - Vdbox unit Level Clock Gating Control 3F10		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	1C3F10h-1C3F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX0	
Address:	1C7F10h-1C7F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX1	
Address:	1D3F10h-1D3F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX2	
Address:	1D7F10h-1D7F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX3	
Address:	1E3F10h-1E3F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX4	
Address:	1E7F10h-1E7F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX5	
Address:	1F3F10h-1F3F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX6	
Address:	1F7F10h-1F7F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX7	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	30:11	<b>Reserved</b>
Access: RO		
Format: MBZ		

## VDCGCTL3F10 - Vdbox unit Level Clock Gating Control 3F10

10	<p><b>hmxbrouterunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>hmxbrouterunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
9	<p><b>RAMDFTunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>RAMDFTunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
8	<p><b>VWOPunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VWOPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
7	<p><b>SWPunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>SWPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
6	<p><b>VTQunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VTQunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				

## VDCGCTL3F10 - Vdbox unit Level Clock Gating Control 3F10

5	<p><b>VSLunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VSLunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
4	<p><b>VSECunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VSECunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
3	<p><b>VRTunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VRTunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
2	<p><b>VPRunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VPRunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
1	<p><b>VOPunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VOPunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				



## VDCGCTL3F10 - Vdbox unit Level Clock Gating Control 3F10

	0	<b>VNEunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
VNEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			

## Vdbox unit Level Clock Gating Control 3F14

<b>VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14</b>						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
Address:	1C3F14h-1C3F17h					
Name:	VDbox registers6					
ShortName:	VDCGCTL3F14_VDBOX0					
Address:	1C7F14h-1C7F17h					
Name:	VDbox registers6					
ShortName:	VDCGCTL3F14_VDBOX1					
Address:	1D3F14h-1D3F17h					
Name:	VDbox registers6					
ShortName:	VDCGCTL3F14_VDBOX2					
Address:	1D7F14h-1D7F17h					
Name:	VDbox registers6					
ShortName:	VDCGCTL3F14_VDBOX3					
Address:	1E3F14h-1E3F17h					
Name:	VDbox registers6					
ShortName:	VDCGCTL3F14_VDBOX4					
Address:	1E7F14h-1E7F17h					
Name:	VDbox registers6					
ShortName:	VDCGCTL3F14_VDBOX5					
Address:	1F3F14h-1F3F17h					
Name:	VDbox registers6					
ShortName:	VDCGCTL3F14_VDBOX6					
Address:	1F7F14h-1F7F17h					
Name:	VDbox registers6					
ShortName:	VDCGCTL3F14_VDBOX7					
Unit Level Clock Gating Disable bits						
DWord	Bit	Description				
0	31	<b>VDlunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>  _Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> VDlunit Clock Gating Disable Control:  '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W					
_Custom_GTIReset:	BUS					

## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

		<p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
	<b>30</b>	<b>SFMunit Clock Gating Disable1</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		SFMunit Clock Gating Disable Control:	
		<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
	<b>29</b>	<b>SFEunit Clock Gating Disable1</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		SFEunit Clock Gating Disable Control:	
		<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
	<b>28</b>	<b>SFDunits Clock Gating Disable1</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		SFDunits Clock Gating Disable Control:	
		<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
		<b>Workaround</b>	
		SW is required to disable clock gating to converge timing.	
	<b>27</b>	<b>SFAunit Clock Gating Disable1</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		SFAunit Clock Gating Disable Control:	

## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; background-color: #e6f2ff;"> <tr> <td colspan="2" style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td colspan="2">SW is required to disable clock gating to converge timing.</td> </tr> </table>		<b>Workaround</b>		SW is required to disable clock gating to converge timing.	
<b>Workaround</b>						
SW is required to disable clock gating to converge timing.						
26	<p><b>VEOunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VEOunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
25	<p><b>VNCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VNCunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					
24	<p><b>VMXunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>VMXunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W					
_Custom_GTIRreset:	BUS					

## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

23	<b>vmpcunit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIReset:		BUS
	vmpcunit Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
22	<b>vmmunit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIReset:		BUS
	vmmunit Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
21	<b>VMCunit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIReset:		BUS
	VMCunit Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
20	<b>VLFunit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIReset:		BUS
	VLFunit Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		



## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

19	<b>VISunit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIReset:		BUS
	VISunit Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
18	<b>vhmeunit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIReset:		BUS
	vhmeunit Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
17	<b>vhlfunit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIReset:		BUS
	vhlfunit Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
16	<b>VCWunit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIReset:		BUS
	VCWunit Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

15	<b>HWMCMD Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>HWMCMD Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W							
_Custom_GTIReset:	BUS							
<b>Workaround</b>								
SW is required to disable clock gating to converge timing.								
14	<b>USBunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>USBunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W							
_Custom_GTIReset:	BUS							
13	<b>QRCunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>QRCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W							
_Custom_GTIReset:	BUS							
12	<b>MPCunit Clock Gating Disable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>MPCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W							
_Custom_GTIReset:	BUS							

## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

11	<p><b>mdcunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>mdcunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					
10	<p><b>HWMunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>HWMunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Workaround</b></td> </tr> </table> <p>SW is required to disable clock gating to converge timing.</p>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>
Access:	R/W					
_Custom_GTIReset:	BUS					
<b>Workaround</b>						
9	<p><b>IECPuit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>IECPuit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					
8	<p><b>HVDunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>HVDunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS	
Access:	R/W					
_Custom_GTIReset:	BUS					

## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

7	<p><b>HUCMXunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>HUCMXunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
6	<p><b>HUCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>HUCunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
5	<p><b>HTQunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>HTQunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS		
Access:	R/W						
_Custom_GTIReset:	BUS						
4	<p><b>HSAOunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>HSAOunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <tr> <td style="text-align: center; background-color: #e6f2ff;"><b>Workaround</b></td> </tr> <tr> <td>SW is required to disable clock gating to converge timing.</td> </tr> </table>	Access:	R/W	_Custom_GTIReset:	BUS	<b>Workaround</b>	SW is required to disable clock gating to converge timing.
Access:	R/W						
_Custom_GTIReset:	BUS						
<b>Workaround</b>							
SW is required to disable clock gating to converge timing.							

## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

3	<p><b>HPRunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HPRunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
2	<p><b>HPPunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HPPunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
1	<p><b>HHLFunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HHLFunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
0	<p><b>HFCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>HFCunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				



## Vdbox unit Level Clock Gating Control 3F18

VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Address:	1C3F18h-1C3F1Bh	
Name:	VDbox registers7	
ShortName:	VDCGCTL3F18_VDBOX0	
Address:	1C7F18h-1C7F1Bh	
Name:	VDbox registers7	
ShortName:	VDCGCTL3F18_VDBOX1	
Address:	1D3F18h-1D3F1Bh	
Name:	VDbox registers7	
ShortName:	VDCGCTL3F18_VDBOX2	
Address:	1D7F18h-1D7F1Bh	
Name:	VDbox registers7	
ShortName:	VDCGCTL3F18_VDBOX3	
Address:	1E3F18h-1E3F1Bh	
Name:	VDbox registers7	
ShortName:	VDCGCTL3F18_VDBOX4	
Address:	1E7F18h-1E7F1Bh	
Name:	VDbox registers7	
ShortName:	VDCGCTL3F18_VDBOX5	
Address:	1F3F18h-1F3F1Bh	
Name:	VDbox registers7	
ShortName:	VDCGCTL3F18_VDBOX6	
Address:	1F7F18h-1F7F1Bh	
Name:	VDbox registers7	
ShortName:	VDCGCTL3F18_VDBOX7	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:27	<b>Reserved</b>
		Access: RO
		Format: MBZ

## VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18

26	<p><b>VECS BE unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VECS BE unit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
25	<p><b>VECS FE unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VECS FE unit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
24	<p><b>VCS BE unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VCS BE unit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				
23	<p><b>VCS FE unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>VCS FE unit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIReset:	BUS
Access:	R/W				
_Custom_GTIReset:	BUS				



## VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18

22	<p><b>amx router unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>amxb router unit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
21	<p><b>amx unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>amx unit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
20	<p><b>splt unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>splt unit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
19	<p><b>tbc unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>tbc unit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				



## VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18

18	<b>vdl1is unit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	vdl1is unit Clock Gating Disable Control:	
	'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)	
	'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
17	<b>lbc unit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	lbc unit Clock Gating Disable Control:	
	'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)	
	'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
16	<b>amxb unit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	amxb unit Clock Gating Disable Control:	
	'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)	
	'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
15	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
14	<b>awm unit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
	awm unit Clock Gating Disable Control:	
	'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)	
	'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
	<b>Workaround</b>	
	SW is required to disable clock gating to converge timing.	

## VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18

13	<b>aln unit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIRreset:		BUS
	aln unit Clock Gating Disable Control:		
	'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)		
	'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)		
	<b>Workaround</b>		
	SW is required to disable clock gating to converge timing.		
12	<b>alf unit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIRreset:		BUS
	alf unit Clock Gating Disable Control:		
	'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)		
	'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)		
11	<b>apr unit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIRreset:		BUS
	apr unit Clock Gating Disable Control:		
	'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)		
	'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)		
10	<b>amc unit Clock Gating Disable</b>		
	Access:		R/W
	_Custom_GTIRreset:		BUS
	amc unit Clock Gating Disable Control:		
	'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)		
	'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)		

## VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18

9	<p><b>ait unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>ait unit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
8	<p><b>app unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>app unit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
7	<p><b>aed unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>aed unit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				
6	<p><b>hfe unit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>hfe unit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W				
_Custom_GTIRreset:	BUS				



## VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18

5	<b>scr unit Clock Gating Disable 2</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	scr unit Clock Gating Disable Control:  '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
4	<b>scr unit Clock Gating Disable 1</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	scr unit Clock Gating Disable Control:  '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
3	<b>scr unit Clock Gating Disable 0</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	scr unit Clock Gating Disable Control:  '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
2	<b>scr unit Clock Gating Disable 3</b>	
	Access:	R/W
	_Custom_GTIRreset:	BUS
	scr unit Clock Gating Disable Control:  '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	

## VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18

1	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
0	<b>kin unit Clock Gating Disable</b>	
	Access:	R/W
	_Custom_GTIReset:	BUS
kin unit Clock Gating Disable Control:  '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)  '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)		



## Vdbox unit Level Clock Gating override during rstflow

<b>VDMISCCP3F20 - Vdbox unit Level Clock Gating override during rstflow</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:0	<b>ECO Spare Bits</b>
		Access: R/W
		_Custom_GTIReset: BUS
		Reserved

## vdcp Vdbox unit Level Clock Gating override during rstflow

VDMISCCP3F20 - vdcp Vdbox unit Level Clock Gating override during rstflow				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	03F20h			
Unit Level Clock Gating Disable bits				
DWord	Bit	Description		
0	31:1	<b>Reserved</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
0	0	<b>miscpcp Clock Gating Disable during rstflow</b>		
		Default Value:	1b	
		Access:	R/W	
		_Custom_GTIReset:	BUS	
miscpcp Clock Gating Disable Control: '0' : Clock Gating Enabled during reset flows (i.e., clocks can be gated when they are not required to toggle for functionality, NOT Recommended) '1' : Clock Gating Disabled during reset flows. (i.e., clocks are toggling, always) Register bit defaults to value 1'b1, which is a requirement due to Synchronous reset flops Randomizing this bit will result in X flush not completing during the simulation				



## VDMBDFBARKVM

VDMBDFBARKVM - VDMBDFBARKVM			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
SOC_Consumer:	BIOS		
Address:	134140h		
Allows indirection of KVM traffic for manageability.			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	18:16	<b>BARNUM</b>	
		Default Value:	111b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Indicates to which base address register VDM packets should be addressed.
	15:8	<b>BUSNUM</b>	
		Default Value:	00000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Indicates to which bus number VDM packets should be addressed.
	7:3	<b>DEVNUM</b>	
		Default Value:	10110b
		Access:	R/W
_Custom_GTIReset:		BUS	
		Indicates to which Device number VDM packets should be addressed.	
2:0	<b>FUNNUM</b>		
	Default Value:	000b	
	Access:	R/W	
	_Custom_GTIReset:	BUS	
		Indicates to which Function number VDM packets should be addressed.	



## VEBOX TLB Invalidation Register

VE_TLB_INV_CR - VEBOX TLB Invalidation Register				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	0CEE0h			
DWord	Bit	Description		
0	31:16	<b>Mask Bits</b>		
		Default Value:	0000000000000000b	
		Access:	R/W	
		_Custom_GTIRreset:	DEV	
	15:4	<b>Reserved</b>		
		Access:	RO	
	3	3	<b>Invalidate VEBox TLBs bit3</b>	
			Default Value:	0b
			Access:	R/W
			_Custom_GTIRreset:	DEV
			SW writes 1 to invalidate the TLBs for the associated VEBox and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[3:0] invalidates VEBox[3:0] TLBs. No Effect on non-existent VEBoxes. These bits self clear.	
	2	2	<b>Invalidate VEBox TLBs bit2</b>	
Default Value:			0b	
Access:			R/W	
_Custom_GTIRreset:			DEV	
		SW writes 1 to invalidate the TLBs for the associated VEBox and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[3:0] invalidates VEBox[3:0] TLBs. No Effect on non-existent VEBoxes. These bits self clear.		
1	1	<b>Invalidate VEBox TLBs bit1</b>		
		Default Value:	0b	
		Access:	R/W	
		_Custom_GTIRreset:	DEV	
		SW writes 1 to invalidate the TLBs for the associated VEBox and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[3:0] invalidates VEBox[3:0] TLBs. No Effect on non-existent VEBoxes. These bits self clear.		

## VE\_TLB\_INV\_CR - VEBOX TLB Invalidation Register

	<p>SW writes 1 to invalidate the TLBs for the associated VEBox and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[3:0] invalidates VEBox[3:0] TLBs. No Effect on non-existent VEBoxes. These bits self clear.</p>							
0	<p><b>Invalidate VEBox TLBs bit0</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>DEV</td> </tr> </table> <p>SW writes 1 to invalidate the TLBs for the associated VEBox and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs.Bit[3:0] invalidates VEBox[3:0] TLBs. No Effect on non-existent VEBoxes. These bits self clear.</p>		Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	DEV
Default Value:	0b							
Access:	R/W							
_Custom_GTIRreset:	DEV							

## Vebox unit Level Clock Gating Control 3F04

VECGCTL3F04 - Vebox unit Level Clock Gating Control 3F04			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	1CBF04h-1CBF07h		
Name:	VEbox registers		
ShortName:	VECGCTL3F04_VEBOX0		
Address:	1DBF04h-1DBF07h		
Name:	VEbox registers		
ShortName:	VECGCTL3F04_VEBOX1		
Address:	1EBF04h-1EBF07h		
Name:	VEbox registers		
ShortName:	VECGCTL3F04_VEBOX2		
Address:	1FBF04h-1FBF07h		
Name:	VEbox registers		
ShortName:	VECGCTL3F04_VEBOX3		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:24	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	23	<b>ramdftunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
			ramdftunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	22	<b>cg3ddis_spare2 Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		cg3ddis_spare2 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
21	<b>cg3ddis_spare1 Clock Gating Disable</b>		

## VECGCTL3F04 - Vebox unit Level Clock Gating Control 3F04

		Access:	R/W
		_Custom_GTIRreset:	BUS
		cg3ddis_spare1 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
20	<b>MCRunit Clock Gating Disable</b>		
		Default Value:	1b
		Access:	R/W
		_Custom_GTIRreset:	BUS
		MCRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
19	<b>VFWunit Clock Gating Disable</b>		
		Access:	R/W
		_Custom_GTIRreset:	BUS
		VFWunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
18	<b>VEOunit Clock Gating Disable</b>		
		Access:	R/W
		_Custom_GTIRreset:	BUS
		VEOunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
17	<b>ECSunit Clock Gating Disable</b>		
		Access:	R/W
		_Custom_GTIRreset:	BUS
		ECSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
16	<b>VDNunit Clock Gating Disable</b>		

## VECGCTL3F04 - Vebox unit Level Clock Gating Control 3F04

		Access:	R/W
		_Custom_GTIReset:	BUS
		VDNunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
15	<b>VDMunit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
		VDMunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
14	<b>VDIunit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
		VDIunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
13	<b>VCWunit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
		VCWunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
12	<b>VCUSunit Clock Gating Disable</b>	Access:	R/W
		_Custom_GTIReset:	BUS
		VCUSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
11	<b>SFXunit Clock Gating Disable</b>	Access:	R/W

## VECGCTL3F04 - Vebox unit Level Clock Gating Control 3F04

		_Custom_GTIRreset:	BUS
		<p>SFXunit Clock Gating Disable Control:                      '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)                      '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
10	<b>SFOunit Clock Gating Disable</b>		
		Access:	R/W
		_Custom_GTIRreset:	BUS
		<p>SFOunit Clock Gating Disable Control:                      '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)                      '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
9	<b>SFMunit Clock Gating Disable</b>		
		Access:	R/W
		_Custom_GTIRreset:	BUS
		<p>SFMunit Clock Gating Disable Control:                      '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)                      '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
8	<b>SFlunit Clock Gating Disable</b>		
		Access:	R/W
		_Custom_GTIRreset:	BUS
		<p>SFlunit Clock Gating Disable Control:                      '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)                      '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
7	<b>SFEunit Clock Gating Disable</b>		
		Access:	R/W
		_Custom_GTIRreset:	BUS
		<p>SFEunit Clock Gating Disable Control:                      '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)                      '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
6	<b>SFDunit Clock Gating Disable</b>		
		Access:	R/W
		_Custom_GTIRreset:	BUS
		<p>SFDunit Clock Gating Disable Control:</p>	

## VECGCTL3F04 - Vebox unit Level Clock Gating Control 3F04

		<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>					
5	<p><b>SFAunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>SFAunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>			Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W						
_Custom_GTIRreset:	BUS						
4	<p><b>NOAunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>NOAunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>			Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W						
_Custom_GTIRreset:	BUS						
3	<p><b>IECPunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>IECPunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>			Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W						
_Custom_GTIRreset:	BUS						
2	<p><b>GCPunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GCPunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>			Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W						
_Custom_GTIRreset:	BUS						
1	<p><b>GAVARBunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>GAVARBunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p>			Access:	R/W	_Custom_GTIRreset:	BUS
Access:	R/W						
_Custom_GTIRreset:	BUS						



## VECGCTL3F04 - Vebox unit Level Clock Gating Control 3F04

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	0	<b>GAVunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIReset:	BUS
		GAVunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	



## Vebox unit Level Clock Gating Control 3F08

VECGCTL3F08 - Vebox unit Level Clock Gating Control 3F08			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	1CBF08h-1CBF0Bh		
Name:	VEbox registers		
ShortName:	VECGCTL3F08_VEBOX0		
Address:	1DBF08h-1DBF0Bh		
Name:	VEbox registers		
ShortName:	VECGCTL3F08_VEBOX1		
Address:	1EBF08h-1EBF0Bh		
Name:	VEbox registers		
ShortName:	VECGCTL3F08_VEBOX2		
Address:	1FBF08h-1FBF0Bh		
Name:	VEbox registers		
ShortName:	VECGCTL3F08_VEBOX3		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	7	<b>VEOunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	VEOunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	6	<b>VDlunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
	VDlunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	5	<b>VCWunit Clock Gating Disable</b>	



## VECGCTL3F08 - Vebox unit Level Clock Gating Control 3F08

		Access:	R/W
		_Custom_GTIRreset:	BUS
		VCWunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
4		<b>SFMunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		SFMunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
3		<b>SFEunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		SFEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
2		<b>SFDunits Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		SFDunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
1		<b>SFAunit Clock Gating Disable</b>	
		Access:	R/W
		_Custom_GTIRreset:	BUS
		SFAunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
0		<b>IECPuit Clock Gating Disable</b>	
		Access:	R/W

## VECGCTL3F08 - Vebox unit Level Clock Gating Control 3F08

	_Custom_GTIReset:	BUS
<p>IECPuit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		



## Vebox unit Level Clock Gating override during rstflow

VEMISCCP3F10 - Vebox unit Level Clock Gating override during rstflow				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	03F10h			
Unit Level Clock Gating Disable bits				
DWord	Bit	Description		
0	31:1	<b>Reserved</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
0	0	<b>miscp Clock Gating Disable during rstflow</b>		
		Default Value:	1b	
		Access:	R/W	
		_Custom_GTIReset:	BUS	
miscp Clock Gating Disable Control: '0' : Clock Gating Enabled during reset flows (i.e., clocks can be gated when they are not required to toggle for functionality, NOT Recommended) '1' : Clock Gating Disabled during reset flows. (i.e., clocks are toggling, always) Randomizing this bit will result in X flush not completing during the simulation				

## VECS CSB

<b>VECS_CS_B - VECS CSB</b>				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
SW reads this offset to read the CSB entry at the top of the CSB fifo. Reads must occur in pairs to obtain a single 64 bit entry. The second read pops the entry off the CSB fifo.				
DWord	Bit	Description		
0	31:0	<b>Context Status Buffer DW</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <p>This DW holds CSB bits[31:0] for the first read and CSB bits[63:32] for the second read.</p>	Access:	RO
Access:	RO			



## VECS CSB Fifo Status Register

VECS_CS_B_FSR - VECS CSB Fifo Status Register		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
This RO register holds status of the CSB fifo		
DWord	Bit	Description
0	31	<b>Not Empty</b> Access: RO
	30:16	<b>Reserved</b> Access: RO
		Format: MBZ
	15:8	<b>Fifo Maximum Occupancy Count</b> This field is a read-only field. It reflects the depth of the FIFO, which is a static value for each product.
7:0	<b>FIFO Occupancy Count</b> Access: RO	

## Vendor Identification

VID2_0_2_0_PCI - Vendor Identification								
Register Space:	PCI: 0/2/0							
Size (in bits):	16							
Address:	00000h							
This register combined with the Device Identification register uniquely identifies any PCI device.								
DWord	Bit	Description						
0	15:0	<b>Vendor Identification Number</b> <table border="1"> <tr> <td>Default Value:</td> <td>1000000010000110b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> PCI standard identification for Intel.	Default Value:	1000000010000110b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	1000000010000110b							
Access:	RO							
_Custom_GTIReset:	BUS							



## VEO Current Pipe 0 XY Register

VEO_CURRENT0_XY - VEO Current Pipe 0 XY Register		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1CA054h	
ShortName:	VEO_CURRENT0_XY_01	
Address:	1DA054h	
ShortName:	VEO_CURRENT0_XY_02	
Address:	1EA054h	
ShortName:	VEO_CURRENT0_XY_03	
Address:	1FA054h	
ShortName:	VEO_CURRENT0_XY_04	
DWord	Bit	Description
0	31:30	<b>Reserved</b>
		Access: RO
		Format: MBZ
	29:16	<b>Current Input Pipe 0 X</b>
		Default Value: 0h
		Access: RO
	15	<b>Reserved</b>
		Access: RO
		Format: MBZ
	14:0	<b>Current Input Pipe 0 Y</b>
		Default Value: 0h
		Access: RO



## VEO DN Pipe 0 XY Register

VEO_DN0_XY - VEO DN Pipe 0 XY Register		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1CA04Ch	
ShortName:	VEO_DN0_XY_01	
Address:	1DA04Ch	
ShortName:	VEO_DN0_XY_02	
Address:	1EA04Ch	
ShortName:	VEO_DN0_XY_03	
Address:	1FA04Ch	
ShortName:	VEO_DN0_XY_04	
DWord	Bit	Description
0	31:30	<b>Reserved</b>
		Access: RO
		Format: MBZ
	29:16	<b>DN Pipe 0 X</b>
		Default Value: 0h
		Access: RO
		dn_input_x[13:0]
	15	<b>Reserved</b>
		Access: RO
		Format: MBZ
	14:0	<b>DN Pipe 0 Y</b>
		Default Value: 0h
		Access: RO
		dn_input_y[14:0]



## VEO DN Pipe 1 XY Register

VEO_DN1_XY - VEO DN Pipe 1 XY Register		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1CA050h	
ShortName:	VEO_DN1_XY_01	
Address:	1DA050h	
ShortName:	VEO_DN1_XY_02	
Address:	1EA050h	
ShortName:	VEO_DN1_XY_03	
Address:	1FA050h	
ShortName:	VEO_DN1_XY_04	
DWord	Bit	Description
0	31:30	<b>Reserved</b>
		Access: RO
		Format: MBZ
	29:16	<b>DN Pipe 1 X</b>
		Default Value: 0h
		Access: RO
	15	<b>Reserved</b>
		Access: RO
		Format: MBZ
	14:0	<b>DN Pipe 1 Y</b>
		Default Value: 0h
		Access: RO

## VEO DV Count Register

VEO_DV_COUNT - VEO DV Count Register		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1CA044h	
ShortName:	VEO_DV_COUNT_01	
Address:	1DA044h	
ShortName:	VEO_DV_COUNT_02	
Address:	1EA044h	
ShortName:	VEO_DV_COUNT_03	
Address:	1FA044h	
ShortName:	VEO_DV_COUNT_04	
DWord	Bit	Description
0	31:24	<b>Pipe1 Motion History DV/Hold Maxcount</b>
		Default Value: 0h
	Access: RO	
	23:16	<b>Pipe1 Pixel History DV/Hold Maxcount</b>
		Default Value: 0h
	Access: RO	
	15:8	<b>Pipe0 Motion History DV/Hold Maxcount</b>
		Default Value: 0h
Access: RO		
7:0	<b>Pipe0 Pixel History DV/Hold Maxcount</b>	
	Default Value: 0h	
Access: RO		



## VEO DV Hold Register

<b>VEO_DVHOLD - VEO DV Hold Register</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1CA05Ch	
ShortName:	VEO_DVHOLD_01	
Address:	1DA05Ch	
ShortName:	VEO_DVHOLD_02	
Address:	1EA05Ch	
ShortName:	VEO_DVHOLD_03	
Address:	1FA05Ch	
ShortName:	VEO_DVHOLD_04	
Datavalid/Hold signals for VEO interface		
DWord	Bit	Description
0	31	<b>vdn_p0_veo_pixel_dv</b>
		Default Value: 0h
	Access: RO	
	30	<b>veo_vdn_p0_pixel_hold</b>
		Default Value: 0h
	Access: RO	
	29	<b>vdn_p0_veo_mh_dv</b>
		Default Value: 0h
	Access: RO	
	28	<b>veo_vdn_p0_mh_hold</b>
		Default Value: 0h
	Access: RO	
	27	<b>vdn_p0_veo_bne_luma_dv</b>
		Default Value: 0h
Access: RO		
26	<b>veo_vdn_p0_bne_luma_hold</b>	
	Default Value: 0h	
Access: RO		
25	<b>vdn_p0_veo_bne_chroma_dv</b>	
	Default Value: 0h	

## VEO\_DVHOLD - VEO DV Hold Register

	Access:	RO
24	<b>veo_vdn_p0_bne_chroma_hold</b>	
	Default Value:	0h
	Access:	RO
23	<b>vdi_p0_veo_pixel_dv</b>	
	Default Value:	0h
	Access:	RO
22	<b>veo_vdi_p0_pixel_hold</b>	
	Default Value:	0h
	Access:	RO
21	<b>vdi_p0_veo_stmm_dv</b>	
	Default Value:	0h
	Access:	RO
20	<b>veo_vdi_p0_stmm_hold</b>	
	Default Value:	0h
	Access:	RO
19	<b>vdi_p0_veo_fmd_dv</b>	
	Default Value:	0h
	Access:	RO
18	<b>veo_vdi_p0_fmd_hold</b>	
	Default Value:	0h
	Access:	RO
17	<b>iecp_p0_veo_dv</b>	
	Default Value:	0h
	Access:	RO
16	<b>veo_iecp_p0_hold</b>	
	Default Value:	0h
	Access:	RO
15	<b>vdn_p1_veo_pixel_dv</b>	
	Default Value:	0h
	Access:	RO
14	<b>veo_vdn_p1_pixel_hold</b>	
	Default Value:	0h
	Access:	RO
13	<b>vdn_p1_veo_mh_dv</b>	
	Default Value:	0h

## VEO\_DVHOLD - VEO DV Hold Register

		Access:	RO
12	<b>veo_vdn_p1_mh_hold</b>		
	Default Value:	0h	
	Access:	RO	
11	<b>vdn_p1_veo_bne_luma_dv</b>		
	Default Value:	0h	
	Access:	RO	
10	<b>veo_vdn_p1_bne_luma_hold</b>		
	Default Value:	0h	
	Access:	RO	
9	<b>vdn_p1_veo_bne_chroma_dv</b>		
	Default Value:	0h	
	Access:	RO	
8	<b>veo_vdn_p1_bne_chroma_hold</b>		
	Default Value:	0h	
	Access:	RO	
7	<b>vdi_p1_veo_pixel_dv</b>		
	Default Value:	0h	
	Access:	RO	
6	<b>veo_vdi_p1_pixel_hold</b>		
	Default Value:	0h	
	Access:	RO	
5	<b>vdi_p1_veo_stmm_dv</b>		
	Default Value:	0h	
	Access:	RO	
4	<b>veo_vdi_p1_stmm_hold</b>		
	Default Value:	0h	
	Access:	RO	
3	<b>vdi_p1_veo_fmd_dv</b>		
	Default Value:	0h	
	Access:	RO	
2	<b>veo_vdi_p1_fmd_hold</b>		
	Default Value:	0h	
	Access:	RO	
1	<b>iecp_p1_veo_dv</b>		
	Default Value:	0h	

VEO_DVHOLD - VEO DV Hold Register			
		Access:	RO
	0	<b>veo_iecp_p1_hold</b>	
		Default Value:	0h
		Access:	RO



## VEO Previous Pipe 0 XY Register

VEO_PREVIOUS0_XY - VEO Previous Pipe 0 XY Register		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	1CA058h	
ShortName:	VEO_PREVIOUS0_XY_01	
Address:	1DA058h	
ShortName:	VEO_PREVIOUS0_XY_02	
Address:	1EA058h	
ShortName:	VEO_PREVIOUS0_XY_03	
Address:	1FA058h	
ShortName:	VEO_PREVIOUS0_XY_04	
DWord	Bit	Description
0	31:30	<b>Reserved</b>
		Access: RO
		Format: MBZ
	29:16	<b>Previous Input Pipe 0 X</b>
		Default Value: 0h
		Access: RO
	15	<b>Reserved</b>
		Access: RO
		Format: MBZ
	14:0	<b>Previous Input Pipe 0 Y</b>
		Default Value: 0h
		Access: RO



## VEO State Register

VEO_STATE - VEO State Register			
Register Space:	MMIO: 0/2/0		
Access:	RO		
Size (in bits):	32		
Address:	1CA040h		
ShortName:	VEO_STATE_01		
Address:	1DA040h		
ShortName:	VEO_STATE_02		
Address:	1EA040h		
ShortName:	VEO_STATE_03		
Address:	1FA040h		
ShortName:	VEO_STATE_04		
Data valids and holds for the statistics interface			
DWord	Bit	Description	
0	31	<b>iecp_p0_veo_his_dv</b>	
		Default Value:	0h
		Access:	RO
	30	<b>iecp_p0_veo_skin_dv</b>	
		Default Value:	0h
		Access:	RO
	29	<b>iecp_p0_veo_rgb_his_dv</b>	
		Default Value:	0h
		Access:	RO
	28	<b>iecp_p0_veo_out_dist_dv</b>	
		Default Value:	0h
		Access:	RO
	27	<b>iecp_p1_veo_his_dv</b>	
		Default Value:	0h
Access:		RO	
26	<b>iecp_p1_veo_skin_dv</b>		
	Default Value:	0h	
	Access:	RO	
25	<b>iecp_p1_veo_out_dist_dv</b>		
	Default Value:	0h	

VEO_STATE - VEO State Register		
	Access:	RO
24	<b>veo_iecp_p0_rgb_his_hold</b>	
	Default Value:	0h
	Access:	RO
23	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
22:19	<b>VSC_FSM_State</b>	
	Default Value:	0h
	Access:	RO
	State of the VEO_VSC_CNTRL state machine	
18:16	<b>GAV Command Credit Count</b>	
	Default Value:	4h
	Access:	RO
15:12	<b>GAV Data Credit Count</b>	
	Default Value:	8h
	Access:	RO
11:8	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
7:0	<b>GAV Stall Clk Cnt Max</b>	
	Default Value:	0h
	Access:	RO
	The longest stall from GAV since the beginning of the frame.	

## VE SFC Forced Lock Acknowledgement Register

<b>VE_SFC_FORCED_LOCK_ACK - VE SFC Forced Lock Acknowledgement Register</b>				
Register Space:	MMIO: 0/2/0			
Access:	RO			
Size (in bits):	32			
Address:	1CA018h			
ShortName:	VE_SFC_FORCED_LOCK_ACK_VECS0			
Address:	1DA018h			
ShortName:	VE_SFC_FORCED_LOCK_ACK_VECS1			
Address:	1EA018h			
ShortName:	VE_SFC_FORCED_LOCK_ACK_VECS2			
Address:	1FA018h			
ShortName:	VE_SFC_FORCED_LOCK_ACK_VECS3			
DWord	Bit	Description		
0	31:1	<b>Reserved</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
0	0	<b>VE_SFC_FORCED_LOCK_ACK</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This bit can only be set by hardware and it has to be clear by hardware as well. This bit is going to be polled by driver. This bit indicates that VE has received MFX_SFC_Forced_Lock from driver and it has sent that signal to SFC. Once this bit is set, it indicates SFC status (lock or unlock) will not be changed anymore. Driver will be safe to start the reset process after this bit is set. Hardware has to de-assert this bit after driver de-assert VE_SFC_Forced_Lock as well.</p>	Access:	RO
Access:	RO			
Format:	U1			



## VE SFC Forced Lock Register

VE_SFC_FORCED_LOCK - VE SFC Forced Lock Register		
Register Space:	MMIO: 0/2/0	
Access:	WO	
Size (in bits):	32	
Address:	1CA01Ch	
ShortName:	VE_SFC_FORCED_LOCK_01	
Address:	1DA01Ch	
ShortName:	VE_SFC_FORCED_LOCK_02	
Address:	1EA01Ch	
ShortName:	VE_SFC_FORCED_LOCK_03	
Address:	1FA01Ch	
ShortName:	VE_SFC_FORCED_LOCK_04	
DWord	Bit	Description
0	31:1	<b>Reserved</b>
		Access: RO
		Format: MBZ
	0	<b>VE_SFC_FORCED_LOCK</b> Access: WO Format: U1 This bit can only be set by driver and it has to be clear by driver as well. Driver should set this bit before issuing the software (watchdog timer) reset. It tells VEBox that a software reset is going to happen. VE then issues a forced lock to SFC. If SFC is currently locked to VE, SFC should not unlock itself from VE. If SFC is NOT currently locked to VE, SFC should not accept the lock request from VE. Driver needs to clear this bit after the software reset sequence is complete.

## VE VFW SFC Usage Register

VE_SFC_USAGE - VE VFW SFC Usage Register					
Register Space:	MMIO: 0/2/0				
Access:	RO				
Size (in bits):	32				
Address:	1CA014h				
ShortName:	VE_SFC_USAGE_VECS0				
Address:	1DA014h				
ShortName:	VE_SFC_USAGE_VECS1				
Address:	1EA014h				
ShortName:	VE_SFC_USAGE_VECS2				
Address:	1FA014h				
ShortName:	VE_SFC_USAGE_VECS3				
DWord	Bit	Description			
0	31:1	<b>Reserved</b>			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
	Format:	MBZ			
0	<b>VE_SFC_USAGE</b>				
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table>	Access:	RO	Format:	U1
	Access:	RO			
Format:	U1				
<p>This bit can only be set by hardware and it has to be clear by hardware as well. This bit indicates SFC is currently locked to VE. This bit should be set after SFC accepts the lock request from VE. This bit should be clear once SFC finishes the workload and unlocked from VEBox. In case a reset happens on MFX, this bit must be reset once a new workload is received</p>					



## VF\_CAPABILITY\_REGISTER

VF_CAP_REG - VF_CAPABILITY_REGISTER								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	1901F8h							
This register is used to communicate information about the VF to the VM Drivers. The same offset (0x1901F8) is used for all VF and the PF.								
DWord	Bit	Description						
0	31:1	<b>Reserved</b>						
		Access:	RO					
		Format:	MBZ					
	0	<b>Virtual Function</b>						
		Access:	RO					
		_Custom_GTIReset:	BUS					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Physical Function <b>[Default]</b></td> </tr> <tr> <td>1b</td> <td>Virtual Function</td> </tr> </tbody> </table>	Value	Name	0b	Physical Function <b>[Default]</b>	1b	Virtual Function
Value	Name							
0b	Physical Function <b>[Default]</b>							
1b	Virtual Function							

## VF\_SW\_FLAG

<b>VF_SW_FLAG</b>								
Register Space:	MMIO: 0/2/0							
Size (in bits):	32							
Address:	190240h							
Name:	VF_SW_FLAG_0							
ShortName:	VF_SW_FLAG_0							
Address:	190244h							
Name:	VF_SW_FLAG_1							
ShortName:	VF_SW_FLAG_1							
Address:	190248h							
Name:	VF_SW_FLAG_2							
ShortName:	VF_SW_FLAG_2							
Address:	19024Ch							
Name:	VF_SW_FLAG_3							
ShortName:	VF_SW_FLAG_3							
Each Virtual Function has 4x32bit Software Flag registers, which can be used as scratch registers.								
DWord	Bit	Description						
0	31:0	<p><b>Data</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>The format of this register is defined by Software.</p>	Default Value:	00000000h	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	00000000h							
Access:	R/W							
_Custom_GTIReset:	BUS							



## VF ARI Capability

VF_ARI_CAP_0_2_0_PCI - VF ARI Capability			
Register Space:	PCI: 0/2/1		
Size (in bits):	16		
Address:	00104h		
VF ARI capability reports support for Alternative Routing ID (ARI) on Gfx device, compliant to PCI-Express ARI ECN.			
DWord	Bit	Description	
0	15:8	<b>Next Function Number</b>	
		Default Value:	02h
		Access:	RO Variant
		_Custom_GTIReset:	BUS
Hardwired to 2. This field indicates the Function Number of the next higher number function in the device, or 00h if there are no higher number functions. Function 0 starts this linked list of functions.			
7:2	Reserved	Access:	RO
		Format:	MBZ
1	1	<b>ACS Function Groups Capability (A)</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
Hardwired to 0. Applicable only for Function 0; must be 0b for all other functions. If 1b, indicates that the ARI device supports Function Group level granularity for ACS P2P Egress Control via its ACS Capability Structures.			
0	0	<b>MFVC Function Groups Capability (M)</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
Hardwired to 0. Applicable only for Function 0; must be 0b for all other functions. If 1b, indicates that the ARI Device supports Function Group level arbitration via its Multi-function Virtual Channel (MFVC) Capability structure.			



## VF ARI Control

<b>VF_ARI_CTRL_0_2_0_PCI - VF ARI Control</b>			
Register Space:	PCI: 0/2/1		
Size (in bits):	16		
Address:	00106h		
VF Alternative Routing ID (ARI) control for Gfx device.			
DWord	Bit	Description	
0	15:7	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	6:4	<b>Function Group</b>	
		Default Value:	000b
		Access:	RO
		_Custom_GTIRreset:	BUS
			Hardwired to 000b. Must be hardwired to 000b if in function 0, the MFVC Function Capability bit and ACS Function Groups Capability bit are both 0b.
	3:2	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	1	<b>ACS Function Groups Enable (A)</b>	
Default Value:		0b	
Access:		RO	
_Custom_GTIRreset:		BUS	
		Hardwired to 0. Gfx does not support ACS Function Groups capability.	
0	<b>MFVC Function Groups Enable (M)</b>		
	Default Value:	0b	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
		Hardwired to 0. Gfx does not support MFVC Function Group.	



## VF ARI Extended Capability Header

VF_ARI_CAPHDR_0_2_0_PCI - VF ARI Extended Capability Header							
Register Space:	PCI: 0/2/1						
Size (in bits):	32						
Address:	00100h						
VF Alternative Routing Identification (ARI) capability reports support for more than 8 functions.							
DWord	Bit	Description					
0	31:20	<b>Next Capability Offset</b>					
		Access:	RO				
		_Custom_GTIReset:	BUS				
		This is a hardwired pointer to the next item in the capabilities list (0x000 - END)					
			<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>000000000000b</td> <td>EOL [<b>Default</b>]</td> </tr> </tbody> </table>	Value	Name	000000000000b	EOL [ <b>Default</b> ]
	Value	Name					
	000000000000b	EOL [ <b>Default</b> ]					
	19:16	<b>Version</b>					
		Default Value:	0001b				
		Access:	RO				
		_Custom_GTIReset:	BUS				
			Hardwired to capability version 1.				
15:0	<b>Capability ID</b>						
	Default Value:	0000000000001110b					
	Access:	RO					
	_Custom_GTIReset:	BUS					
		Hardwired to 000Eh which is the PCI Express Extended Cap ID for the ARI capability.					

## VF BAR0 LDW

VF_BAR0_LDW_0_2_0_PCI - VF BAR0 LDW			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00344h		
Lower DW of the BAR that defines the base address of GTTMMADDR for all VFs.			
DWord	Bit	Description	
0	31:26	<b>VF GTTMMADDR Lower DW</b>	
		Default Value:	0000000000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Set by the OS, these bits correspond to address signals [31:26].
	25	<b>VF GTTMMADDR Lower DW Tile 1</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Set by the OS, these bits correspond to address signals [25:24]. The accessibility of these registers is governed by the tile count. If 1 tile, then these are R/W.
	24	<b>VF GTTMMADDR Lower DW Tile 0</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Set by the OS, these bits correspond to address signals [25:24]. The accessibility of these registers is governed by the tile count. If 1 tile, then these are R/W.
	23:4	<b>VF GTTMMADDR Lower DW Mask</b>	
Default Value:		000000000000000000000000b	
Access:		RO	
_Custom_GTIRreset:		BUS	
		VF GTTMMADDR Lower DW Mask	
3	<b>PREFETCHABLE</b>		
	Access:	RO Variant	
	_Custom_GTIRreset:	BUS	
		Indicates if a BAR is Prefetchable or Non-prefetchable	



## VF\_BAR0\_LDW\_0\_2\_0\_PCI - VF BAR0 LDW

		Value	Name	
		1b	PREFETCHABLE BAR <b>[Default]</b>	
		0b	NONPREFETCHABLE BAR	
		<b>Type</b>		
	2:1	Default Value:		10b
		Access:		RO
		_Custom_GTIRreset:		BUS
		Type. Value 10 indicates 64 bit BAR		
	0	<b>Memory Space Indicator</b>		
		Default Value:		0b
		Access:		RO
_Custom_GTIRreset:		BUS		
Memory space Indicator. Value 0 indicates memory space.				

## VF BAR0 UDW

VF_BAR0_UDW_0_2_0_PCI - VF BAR0 UDW								
Register Space:	PCI: 0/2/0							
Size (in bits):	32							
Address:	00348h							
Upper DW of the BAR that defines the base address of GTTMMADR for all VFs								
DWord	Bit	Description						
0	31:0	<b>VF GTTMMADDR Upper DW</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> VF GTTMMADDR Upper DW	Default Value:	00000000000000000000000000000000b	Access:	R/W	_Custom_GTIReset:	BUS
Default Value:	00000000000000000000000000000000b							
Access:	R/W							
_Custom_GTIReset:	BUS							



## VF BAR1 LDW

<b>VF_BAR1_LDW_0_2_0_PCI - VF BAR1 LDW</b>			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	0034Ch		
Description			
Lower DW of the BAR that defines the base address of LMEMBAR for all VFs.			
DWord	Bit	Description	
0	31	<b>4GB Address Mask</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of VFBAR1 Size. RO and forced to 0 when VFBAR1 Size >= 4GB			
	30	<b>2GB Address Mask</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of VFBAR1 Size. RO and forced to 0 when VFBAR1 Size >= 2GB			
	29	<b>1GB Address Mask</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of VFBAR1 Size. RO and forced to 0 when VFBAR1 Size >= 1GB			
	28	<b>512MB Address Mask</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of VFBAR1 Size. RO and forced to 0 when VFBAR1 Size >= 512MB			

## VF\_BAR1\_LDW\_0\_2\_0\_PCI - VF BAR1 LDW

	27	<b>256MB Address Mask</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
	This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of VFBAR1 Size. RO and forced to 0 when VFBAR1 Size >= 256MB		
	26:4	<b>VF LMEMBAR Lower DW Mask</b>	
		Default Value:	000000000000000000000000b
		Access:	RO
		_Custom_GTIRreset:	BUS
	VF LMEMBAR Lower DW Mask		
	3	<b>Prefetchable</b>	
		Default Value:	1b
	Access:	RO	
	_Custom_GTIRreset:	BUS	
Indicates if a BAR is Prefetchable or Non-Prefetchable			
2:1	<b>Type</b>		
	Default Value:	10b	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
Type. Value 10 indicates 64 bit BAR			
0	<b>Memory Space Indicator</b>		
	Default Value:	0b	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
Memory space Indicator. Value 0 indicates memory space.			



## VF BAR1 UDW

VF_BAR1_UDW_0_2_0_PCI - VF BAR1 UDW			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00350h		
Upper DW of the BAR that defines the base address of GMADR for all VFs			
DWord	Bit	Description	
0	31:7	<b>VF LMEMBAR Base Address</b>	
		Default Value:	0000000000000000000000000000000b
		Access:	R/W
		_Custom_GTIRreset:	BUS
VF LMEMBAR Upper DW The VF resizable capability structure setting will affect the access attributes of this register. Bit 27 : 256MB Mask Bit 28 : 512MB Mask Bit 29 : 1GB Mask Bit 30 : 2GB Mask Bit 31 : 4GB Mask Bit 32 : 8GB Mask Bit 33 : 16GB Mask Bit 34 : 32GB Mask Bit 35 : 64GB Mask Bit 36 : 128GB Mask Bit 37 : 256GB Mask Bit 38 : 512GB Mask			
6		<b>512GB Address Mask</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of VFBAR1 Size. RO and forced to 0 when VFBAR1 Size >= 512GB			
5		<b>256GB Address Mask</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIRreset:	BUS
This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of VFBAR1 Size. RO and forced to 0 when VFBAR1 Size >= 256GB			



## VF\_BAR1\_UDW\_0\_2\_0\_PCI - VF BAR1 UDW

4	<p><b>128GB Address Mask</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of VFBAR1 Size. RO and forced to 0 when VFBAR1 Size &gt;= 128GB</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
3	<p><b>64GB Address Mask</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of VFBAR1 Size. RO and forced to 0 when VFBAR1 Size &gt;= 64GB</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
2	<p><b>32GB Address Mask</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of VFBAR1 Size. RO and forced to 0 when VFBAR1 Size &gt;= 32GB</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
1	<p><b>16GB Address Mask</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of VFBAR1 Size. RO and forced to 0 when VFBAR1 Size &gt;= 16GB</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
0	<p><b>8GB Address Mask</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of VFBAR1 Size. RO and forced to 0 when VFBAR1 Size &gt;= 8GB</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						



## VF BAR2 LDW

VF_BAR2_LDW_0_2_0_PCI - VF BAR2 LDW			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00354h		
Lower DW of Unused BAR			
DWord	Bit	Description	
0	31:0	<b>Reserved Bar</b>	
		Default Value:	00000000000000000000000000000000b
		Access:	RO
		_Custom_GTIReset:	BUS
		Reserved	

## VF BAR2 UDW

VF_BAR2_UDW_0_2_0_PCI - VF BAR2 UDW			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00358h		
Upper DW of Unused BAR			
DWord	Bit	Description	
0	31:0	<b>Reserved Bar</b>	
		Default Value:	00000000000000000000000000000000b
		Access:	RO
		_Custom_GTIReset:	BUS
		Reserved	



## VF Built In Self Test

BIST_0_2_1_PCI - VF Built In Self Test			
Register Space:	PCI: 0/2/1		
Size (in bits):	8		
Address:	0000Fh		
This register is used for control and status of Built In Self Test (BIST).			
DWord	Bit	Description	
0	7	<b>BIST Supported</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIRreset:	BUS
BIST is not supported. This bit is hardwired to 0.			
0	6:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ

## VF Cache Line Size

CLS_0_2_1_PCI - VF Cache Line Size			
Register Space:	PCI: 0/2/1		
Size (in bits):	8		
Address:	0000Ch		
DWord	Bit	Description	
0	7:0	<b>Cache Line Size Value</b>	
		Default Value:	0000000b
		Access:	RO
		_Custom_GTIReset:	BUS
This field is implemented by PCI Express devices as a read-write field for legacy compatibility purposes but has no effect on any PCI Express device behavior.			



## VF Capabilities Pointer

CAPPOINT_0_2_1_PCI - VF Capabilities Pointer								
Register Space:	PCI: 0/2/1							
Size (in bits):	8							
Address:	00034h							
This register points to a linked list of capabilities implemented by this device.								
DWord	Bit	Description						
0	7:0	<b>Capabilities Pointer Value</b> <table border="1"><tr><td>Default Value:</td><td>01110000b</td></tr><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> <p>This field contains an offset into the function's PCI Configuration Space for the first item in the New Capabilities Linked List, the CAPID0 register at offset 70h.</p>	Default Value:	01110000b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	01110000b							
Access:	RO							
_Custom_GTIReset:	BUS							

## VF Device Capabilities

DEVICECAP_0_2_1_PCI - VF Device Capabilities			
Register Space:	PCI: 0/2/1		
Size (in bits):	32		
Address:	00074h		
PCI Express Device Capabilities			
DWord	Bit	Description	
0	31:29	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	28	<b>Functional Level Reset Capability</b>	
		Default Value:	1b
		Access:	RO
		_Custom_GTIReset:	BUS
	Hardwired to 1b to indicate the Function supports the optional Function Level Reset mechanism.		
	27:26	<b>Captured Slot Power Limit Scale</b>	
		Default Value:	00b
		Access:	RO
		_Custom_GTIReset:	BUS
	Not applicable for a Root Complex Integrated Endpoint with no Link or Slot. Hardwired to 00b		
	25:18	<b>Captured Slot Power Limit Value</b>	
		Default Value:	00000000h
		Access:	RO
_Custom_GTIReset:		BUS	
Not applicable for a Root Complex Integrated Endpoint with no Link or Slot. Hardwired to 00h			
17:16	Reserved	Access:	RO
		Format:	MBZ
15	<b>Role-Based Error Reporting</b>		
	Default Value:	1b	
	Access:	RO	
	_Custom_GTIReset:	BUS	
When Set, this bit indicates that the Function implements the functionality originally defined in the Error Reporting ECN for PCI Express Base Specification, Revision 1.0a, and later incorporated			

## DEVICECAP\_0\_2\_1\_PCI - VF Device Capabilities

		into PCI Express Base Specification, Revision 1.1. Hardwired to 1b as this bit must be Set by all Functions conforming to the ECN, PCI Express Base Specification, Revision 1.1, or subsequent PCI Express Base Specification revisions.	
14:12	<b>Reserved</b>	Access:	RO
		Format:	MBZ
11:9	<b>Endpoint L1 Acceptable Latency</b>	Default Value:	111b
		Access:	RO Variant
		_Custom_GTIRreset:	BUS
		This field indicates the acceptable total latency that an Endpoint can withstand due to the transition from the L1 state to the L0 state.	
8:6	<b>Endpoint L0s Acceptable Latency</b>	Default Value:	111b
		Access:	RO Variant
		_Custom_GTIRreset:	BUS
		This field indicates the acceptable total latency that an Endpoint can withstand due to the transition from the L0s state to the L0 state.	
5	<b>Extended Tag Field Supported</b>	Default Value:	0b
		Access:	RO
		_Custom_GTIRreset:	BUS
		This bit indicates the maximum supported size of the Tag field as a Requester. This does not apply to the integrated graphics device, so it is hardwired to 0b (5-bit Tag field supported).	
4:3	<b>Phantom Functions Supported</b>	Default Value:	00b
		Access:	RO
		_Custom_GTIRreset:	BUS
		This field indicates the support for use of unclaimed Function Numbers to extend the number of outstanding transactions for PCIe devices. This does not apply to the integrated graphics device, so it is hardwired to 00b to indicate no Function Number bits are used for Phantom Functions.	
2:0	<b>Max Payload Size Supported</b>	Default Value:	000b
		Access:	RO
		_Custom_GTIRreset:	BUS



### DEVICECAP\_0\_2\_1\_PCI - VF Device Capabilities

		This field indicates the maximum payload size that the Function can support for TLPs. Hardwired to 000b to represent 128 bytes, the minimum allowed value.
--	--	--



## VF Device Capabilities 2

DEVCAP2_0_2_1_PCI - VF Device Capabilities 2			
Register Space:	PCI: 0/2/1		
Size (in bits):	32		
Address:	00094h		
This register provides information on the PCIe Device capabilities.			
DWord	Bit	Description	
0	31	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	30:28	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	27:21	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	20	<b>Extended Format Field</b>	
		Default Value:	1b
		Access:	RO
_Custom_GTIReset:		BUS	
If set, function supports 3 bit definition of FMT field. Functions are strongly recommended to supported 3-bit definition of FMT field.			
19:18	<b>OBFF Supported</b>		
	Default Value:	00b	
	Access:	RO	
	_Custom_GTIReset:	BUS	
00b OBFF not supported; 01b OBFF supported using message; 10b OBFF supported using WAKE# signaling; 11b OBFF supported using WAKE# and message signaling.			
17	<b>10-Bit Tag Requester Supported</b>		
	Default Value:	1b	
	Access:	RO	
	_Custom_GTIReset:	BUS	
10-Bit Tag Requester Supported			
16	<b>10-bit Tag Completer supported</b>		

## DEVCAP2\_0\_2\_1\_PCI - VF Device Capabilities 2

	<table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>10-bit Tag Completer Supported</p>	Default Value:	1b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	1b						
Access:	RO						
_Custom_GTIReset:	BUS						
15:14	<p><b>LN System CLS</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>00b LN Completer not supported and not in effect</p>	Default Value:	00b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	00b						
Access:	RO						
_Custom_GTIReset:	BUS						
13:12	<p><b>TPH Completer Supported</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>00b TPH and Extended TPH completer not supported.</p>	Default Value:	00b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	00b						
Access:	RO						
_Custom_GTIReset:	BUS						
11	<p><b>LTR Mechanism Supported</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>1b indicates support for the options Latency Tolerance Reporting (LTR) mechanism.</p>	Default Value:	1b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	1b						
Access:	RO						
_Custom_GTIReset:	BUS						
10	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
9:7	<p><b>AtomicOp Completer</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>These bits apply if FetchAdd, Swap, and CAS AtomicOps are supported.</p>	Default Value:	000b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	000b						
Access:	RO						
_Custom_GTIReset:	BUS						
6:5	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
4	<p><b>Completion Timeout Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	1b	Access:	RO		
Default Value:	1b						
Access:	RO						



## DEVCAP2\_0\_2\_1\_PCI - VF Device Capabilities 2

		<table border="1"><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table>	_Custom_GTIReset:	BUS				
_Custom_GTIReset:	BUS							
		Completion Timeout Disable supported. 1b indicates support for the completion timeout disable mechanism. Completion timeout disable is required for endpoints that issue requests on their own behalf.						
3:0	<b>Completion Timeout Range</b>							
		<table border="1"><tr><td>Default Value:</td><td>0010b</td></tr><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table>	Default Value:	0010b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	0010b							
Access:	RO							
_Custom_GTIReset:	BUS							
		Completion Timeout ranges supported. Range B : 10ms to 250ms (0010b)						

## VF Device ID

VF_DEVICEID_0_2_0_PCI - VF Device ID										
Register Space:	PCI: 0/2/0									
Size (in bits):	32									
Address:	00338h									
Defines the Device ID to be used by all Virtual Functions										
DWord	Bit	Description								
0	31:16	<b>VF DEVICE ID VALUE</b>								
		<table border="1"> <tr> <td>Access:</td> <td>RO Variant</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> <tr> <td colspan="2">Mirror the same device ID as the PF</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0000001000000001b</td> <td>[Default]</td> </tr> </table>	Access:	RO Variant	_Custom_GTIReset:	BUS	Mirror the same device ID as the PF		Value	Name
Access:	RO Variant									
_Custom_GTIReset:	BUS									
Mirror the same device ID as the PF										
Value	Name									
0000001000000001b	[Default]									
	15:0	<b>Reserved</b>								
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									



## VF Device Identification

<b>DID2_0_2_1_PCI - VF Device Identification</b>		
Register Space:	PCI: 0/2/1	
Size (in bits):	16	
Address:	00002h	
This register combined with the Vendor Identification register uniquely identifies any PCI device.		
DWord	Bit	Description
0	15:0	<b>Device Identification Number</b>
		Default Value: 1111111111111111b
		Access: RO
		_Custom_GTIReset: BUS
		This is the upper part of a 16 bit value assigned to the device.

## VF Header Type

<b>HDR2_0_2_1_PCI - VF Header Type</b>								
Register Space:	PCI: 0/2/1							
Size (in bits):	8							
Address:	0000Eh							
This register contains the Header Type of the IGD.								
DWord	Bit	Description						
0	7	<p><b>Multi Function Status</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Indicates if the device is a Multi-Function Device. The Value of this register is hardwired to 0, internal graphics is a single function.</p>	Default Value:	0b	Access:	RO	_Custom_GTIRreset:	BUS
	Default Value:	0b						
Access:	RO							
_Custom_GTIRreset:	BUS							
6:0		<p><b>Header Code</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0000000b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This is a 7-bit value that indicates the Header Code for the IGD. This code is hardwired to the value 00h, indicating a type 0 configuration space format.</p>	Default Value:	0000000b	Access:	RO	_Custom_GTIRreset:	BUS
Default Value:	0000000b							
Access:	RO							
_Custom_GTIRreset:	BUS							



## VF Interrupt Line

INTRLINE_0_2_1_PCI - VF Interrupt Line								
Register Space:	PCI: 0/2/1							
Size (in bits):	8							
Address:	0003Ch							
This register is used to communicate interrupt line routing information. The device itself does not use this value, rather it is used by device drivers and operating systems to determine priority and vector information.								
DWord	Bit	Description						
0	7:0	<b>Interrupt Connection</b> <table border="1"><tr><td>Default Value:</td><td>0000000b</td></tr><tr><td>Access:</td><td>RO</td></tr><tr><td>_Custom_GTIReset:</td><td>BUS</td></tr></table> <p>Used to communicate interrupt line routing information. POST software writes the routing information into this register as it initializes and configures the system. The value in this register indicates to which input of the system interrupt controller the device's interrupt pin is connected.</p>	Default Value:	0000000b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	0000000b							
Access:	RO							
_Custom_GTIReset:	BUS							



## VF Interrupt Pin

<b>INTRPIN_0_2_1_PCI - VF Interrupt Pin</b>								
Register Space:	PCI: 0/2/1							
Size (in bits):	8							
Address:	0003Dh							
This register tells which interrupt pin the device uses.								
DWord	Bit	Description						
0	7:0	<b>Interrupt Pin Value</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>00000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>As a single function device, the IGD specifies INTA# as its interrupt pin. Hardwired to 01h = INTA#.</p>	Default Value:	00000000b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	00000000b							
Access:	RO							
_Custom_GTIReset:	BUS							



## VF Interrupt Trigger Register

VF_INT_TRIGGER - VF Interrupt Trigger Register			
Register Space:	MMIO: 0/2/0		
Size (in bits):	64		
Address:	102030h		
SRIOV64: VF Interrupt trigger register to log interrupts of each function from GT GT writes to offset: 102030 with function# encoded in wr_data[5:0] SGunit decodes the data and sets the respective bit in this register			
DWord	Bit	Description	
0..1	63	<b>Interrupt function number 63</b>	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIReset:	BUS
	62	<b>Interrupt function number 62</b>	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIReset:	BUS
	61	<b>Interrupt function number 61</b>	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIReset:	BUS
	60	<b>Interrupt function number 60</b>	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIReset:	BUS
	59	<b>Interrupt function number 59</b>	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIReset:	BUS
	58	<b>Interrupt function number 58</b>	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIReset:	BUS
57	<b>Interrupt function number 57</b>		
	Default Value:	0h	
	Access:	R/W	

## VF\_INT\_TRIGGER - VF Interrupt Trigger Register

		_Custom_GTIRreset:	BUS
56	<b>Interrupt function number 56</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
55	<b>Interrupt function number 55</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
54	<b>Interrupt function number 54</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
53	<b>Interrupt function number 53</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
52	<b>Interrupt function number 52</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
51	<b>Interrupt function number 51</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
50	<b>Interrupt function number 50</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
49	<b>Interrupt function number 49</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
48	<b>Interrupt function number 48</b>		
	Default Value:	0h	
		Access:	R/W

## VF\_INT\_TRIGGER - VF Interrupt Trigger Register

		_Custom_GTIRreset:	BUS
47	<b>Interrupt function number 47</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
46	<b>Interrupt function number 46</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
45	<b>Interrupt function number 45</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
44	<b>Interrupt function number 44</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
43	<b>Interrupt function number 43</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
42	<b>Interrupt function number 42</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
41	<b>Interrupt function number 41</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
40	<b>Interrupt function number 40</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
39	<b>Interrupt function number 39</b>		
	Default Value:	0h	
		Access:	R/W

## VF\_INT\_TRIGGER - VF Interrupt Trigger Register

		_Custom_GTIRreset:	BUS
38	<b>Interrupt function number 38</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
37	<b>Interrupt function number 37</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
36	<b>Interrupt function number 36</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
35	<b>Interrupt function number 35</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
34	<b>Interrupt function number 34</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
33	<b>Interrupt function number 33</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
32	<b>Interrupt function number 32</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
31	<b>Interrupt function number 31</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
30	<b>Interrupt function number 30</b>		
	Default Value:	0h	
	Access:	R/W	

## VF\_INT\_TRIGGER - VF Interrupt Trigger Register

		_Custom_GTIRreset:	BUS
29	<b>Interrupt function number 29</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
28	<b>Interrupt function number 28</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
27	<b>Interrupt function number 27</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
26	<b>Interrupt function number 26</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
25	<b>Interrupt function number 25</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
24	<b>Interrupt function number 24</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
23	<b>Interrupt function number 23</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
22	<b>Interrupt function number 22</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
21	<b>Interrupt function number 21</b>		
	Default Value:	0h	
		Access:	R/W

## VF\_INT\_TRIGGER - VF Interrupt Trigger Register

		_Custom_GTIRreset:	BUS
20	<b>Interrupt function number 20</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
19	<b>Interrupt function number 19</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
18	<b>Interrupt function number 18</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
17	<b>Interrupt function number 17</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
16	<b>Interrupt function number 16</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
15	<b>Interrupt function number 15</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
14	<b>Interrupt function number 14</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
13	<b>Interrupt function number 13</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
12	<b>Interrupt function number 12</b>		
	Default Value:	0h	
	Access:	R/W	

## VF\_INT\_TRIGGER - VF Interrupt Trigger Register

		_Custom_GTIRreset:	BUS
11	<b>Interrupt function number 11</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
10	<b>Interrupt function number 10</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
9	<b>Interrupt function number 9</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
8	<b>Interrupt function number 8</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
7	<b>Interrupt function number 7</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
6	<b>Interrupt function number 6</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
5	<b>Interrupt function number 5</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
4	<b>Interrupt function number 4</b>		
	Default Value:	0h	
	Access:	R/W	
		_Custom_GTIRreset:	BUS
3	<b>Interrupt function number 3</b>		
	Default Value:	0h	
		Access:	R/W



VF_INT_TRIGGER - VF Interrupt Trigger Register			
		_Custom_GTIRreset:	BUS
	2	<b>Interrupt function number 2</b>	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIRreset:	BUS
	1	<b>Interrupt function number 1</b>	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIRreset:	BUS
	0	<b>Interrupt function number 0</b>	
		Default Value:	0h
		Access:	R/W
		_Custom_GTIRreset:	BUS



## VF Link Capabilities

LINKCAP_0_2_1_PCI - VF Link Capabilities			
Register Space:	PCI: 0/2/1		
Size (in bits):	32		
Address:	0007Ch		
This register provides information on the PCIe link capabilities.			
DWord	Bit	Description	
0	31:24	<b>Port Number</b>	
		Default Value:	00h
		Access:	RO
		_Custom_GTIRreset:	BUS
		PCIe port number for the given PCIe link.	
23	Reserved	Access:	RO
		Format:	MBZ
22	ASPM Optionality Compliance	Default Value:	1b
		Access:	RO
		_Custom_GTIRreset:	BUS
		This bit must be set to 1b in all Functions. Software is permitted to use the value of this bit to help determine whether to enable ASPM or whether to run ASPM compliance tests	
21	Link Bandwidth Notification Cap	Default Value:	0b
		Access:	RO
		_Custom_GTIRreset:	BUS
		This field is reserved for PCIe endpoints.	
20	Link Active Report Cap	Default Value:	0b
		Access:	RO
		_Custom_GTIRreset:	BUS
		This bit must be 1b if component supports optional cap of reported DL_Active state.	
19	Surprise Down Report Cap	Default Value:	0b

## LINKCAP\_0\_2\_1\_PCI - VF Link Capabilities

	Access:	RO
	_Custom_GTIRreset:	BUS
	Set if optional capability of detecting and reporting a surprise down error condition.	
18	<b>Clock PM</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
	For downstream ports, this bit must be hardwired to 0b.	
17:15	<b>L1 Exit Latency</b>	
	Default Value:	000b
	Access:	RO
	_Custom_GTIRreset:	BUS
	This field indicates the L1 exit latency of the given PCIe link. The value reported indicates the length of time this port required to complete transition from ASPM L1 to L0. 000b=less than 1us.	
14:12	<b>L0s Exit Latency</b>	
	Default Value:	000b
	Access:	RO
	_Custom_GTIRreset:	BUS
	This field indicates the L0s exit latency fo the given PCIe link. The value reported indicates the length of time this port requires to complete transition from L0s to L0. 000b=less than 64ns.	
11:10	<b>Active State PM</b>	
	Default Value:	11b
	Access:	RO
	_Custom_GTIRreset:	BUS
	This field indicates the level of ASPM supported on the given PCIe Link. Hardwired to 11 to indicate L0s and L1 supported.	
9:4	<b>Max Link Width</b>	
	Default Value:	000001b
	Access:	RO
	_Custom_GTIRreset:	BUS
	Maximum Link Width Per IOSF spec recommendation, report x1. Encoding is 00 0001b (x1 width).	
3:0	<b>Max Link Speed</b>	



## LINKCAP\_0\_2\_1\_PCI - VF Link Capabilities

	Default Value:	0001b
	Access:	RO
	_Custom_GTIReset:	BUS
	Max Link Speed Per IOSF Spec, report Gen1. This field indicates the maximum Link speed of the associated Port. The encoded value specifies a bit location in the Supported Link Speeds Vector (in the Link Capabilities 2 register) that corresponds to the maximum Link speed. The encoding is 0001b.	

## VF Link Capabilities 2

LINKCAP2_0_2_1_PCI - VF Link Capabilities 2			
Register Space:	PCI: 0/2/1		
Size (in bits):	32		
Address:	0009Ch		
This register provides information on the link capabilities 2 register			
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	7:1	<b>Supported Link Speed Vector</b>	
		Default Value:	000001b 2_5GTs
		Access:	RO
		_Custom_GTIRreset:	BUS
		<p>This field indicates the supported Link speed(s) of the associated Port. For each bit, a value of 1b indicates that the corresponding Link speed is supported; otherwise, the Link speed is not supported. See Section 8.2.1 for further requirements. Bit definitions within this field are:</p> <p>Bit 0: 2.5 GT/s            Bit 1: 5.0 GT/s            Bit 2: 8.0 GT/s            Bit 3: 16.0 GT/s            Bits 6:4: RsvdP            Multi-Function Devices associated with an Upstream Port must report the same value in this field for all Functions</p>	
	0	<b>Reserved</b>	
		Access:	RO
Format:		MBZ	



## VFL Scratch Pad

VFLSKPD - VFL Scratch Pad			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	062A8h-062ABh		
Name:	VFL Scratch Pad Registers		
ShortName:	VFLSKPD_SVGUNIT		
Address:	172A8h-172ABh		
Name:	VFL Scratch Pad Registers		
ShortName:	VFLSKPD_SVGRUNIT		
DWord	Bit	Description	
0	31:16	<b>Mask</b>	
		Access:	WO
		Format:	Mask[15:0]
		_Custom_GTIReset:	DEV
	Must be set to modify corresponding bit in Bits 15:0. (All bits implemented)		
	15	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
		_Custom_GTIReset:	DEV
	14:13	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
		_Custom_GTIReset:	DEV
	12	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
		_Custom_GTIReset:	DEV
	11	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
_Custom_GTIReset:		DEV	

## VFLSKPD - VFL Scratch Pad

10	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
9	<b>Partial Autostrip Disable</b>	
	Access:	R/W
	Format:	Disable
	_Custom_GTIReset:	DEV
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Enable_9 [Default]      The VF can generate "partial autostrip" primitives from TRILIST inputs (if/when possible).
	1h	Disable_9      VF will not generate "partial autostrip" primitives
8	<b>Reserved</b>	
	Access:	R/W
	Format:	PBC
	_Custom_GTIReset:	DEV
7	<b>Reserved</b>	
	Access:	R/W
	Format:	PBC
	_Custom_GTIReset:	DEV
6	<b>Autostrip Disable</b>	
	Access:	R/W
	Format:	U1
	_Custom_GTIReset:	DEV
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Enable_6 [Default]      The VF can generate "autostrip" primitives from TRILIST inputs (if/when possible).
	1h	Disable_6      VF will not generate "autostrip" primitives.
5	<b>TLB Prefetch Enable</b>	
	Access:	R/W
	Format:	U1
	_Custom_GTIReset:	DEV
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Disable_5 [Default]      The VF will generate prefetch of TLB when it is fetching sequential vertex data and four or fewer vertex buffers are valid.
	1h	Enable_5      VF will disable prefetch of TLB entries.

## VFLSKPD - VFL Scratch Pad

4	<b>Reserved</b>	
	Access:	R/W
	Format:	PBC
	_Custom_GTIRreset:	DEV
3	<b>Reserved</b>	
	Access:	R/W
	Format:	PBC
	_Custom_GTIRreset:	DEV
2	<b>Reserved</b>	
	Access:	R/W
	Format:	PBC
	_Custom_GTIRreset:	DEV
1	<b>Disable Over Fetch Cache</b>	
	Access:	R/W
	_Custom_GTIRreset:	DEV
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
	0h	<b>[Default]</b>
	Cache will check for data in cache before making a request to memory	
	1h	
	Always re-fetch new data from memory.	
	<b>Programming Notes</b>	
	Note that the Disable Multiple Miss Read squash bit must be cleared for Disable Over Fetch Cache to be set.	
0	<b>Disable Multiple Miss Read squash</b>	
	Access:	R/W
	Format:	Disable
	_Custom_GTIRreset:	DEV
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
	0h	<b>[Default]</b>
	Allow VF to squash reads that are to the same cacheline for vertex buffer requests.	
	1h	
	Disallow VF from squashing reads that are to the same cacheline for vertex buffer requests.	



## VF Primary Latency Timer

MLT2_0_2_1_PCI - VF Primary Latency Timer			
Register Space:	PCI: 0/2/1		
Size (in bits):	8		
Address:	0000Dh		
The IGD does not support the programmability of the primary latency timer because it does not perform bursts.			
DWord	Bit	Description	
0	7:0	<b>Primary Latency Timer Count Value</b>	
		Default Value:	00000000b
		Access:	RO
		_Custom_GTIReset:	BUS
Hardwired to 0s.			



## VF Maximum Latency

MAXLAT_0_2_1_PCI - VF Maximum Latency		
Register Space:	PCI: 0/2/1	
Size (in bits):	8	
Address:	0003Fh	
The Integrated Graphics Device has no requirement for the settings of Latency Timers.		
DWord	Bit	Description
0	7:0	<b>Maximum Latency Value</b>
		Default Value: 00000000b
		Access: RO
		_Custom_GTIReset: BUS
		Hardwired to 0s because the IGD has no specific requirements for how often it needs to access the PCI bus.

## VF Message Address

<b>MA_0_2_1_PCI - VF Message Address</b>			
Register Space:	PCI: 0/2/1		
Size (in bits):	64		
Address:	000B0h		
This register contains the Message Address for MSIs sent by the device.			
DWord	Bit	Description	
0	63:32	<b>Message Address MSB</b>	
		Default Value:	0x00000000
		Access:	R/W
		_Custom_GTIReset:	BUS
			Used by system software to assign the upper DWORD of MSI address to the device. The device handles an MSI by writing the padded contents of the MD register to this address.
	31:2	<b>Message Address LSB</b>	
		Default Value:	00000000000000000000000000000000b
		Access:	R/W
		_Custom_GTIReset:	BUS
			Used by system software to assign an MSI address to the device. The device handles an MSI by writing the padded contents of the MD register to this address.
1:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	



## VF Message Control

<b>MC_0_2_1_PCI - VF Message Control</b>			
Register Space:	PCI: 0/2/1		
Size (in bits):	16		
Address:	000AEh		
<p>Message Signaled Interrupt control register. System software can modify bits in this register, but the device is prohibited from doing so. If the device writes the same message multiple times, only one of those messages is guaranteed to be serviced. If all of them must be serviced, the device must not generate the same message again until the driver services the earlier one.</p>			
DWord	Bit	Description	
0	15:9	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	8	<b>Per Vector Mask Capable</b>	
		Default Value:	1b
		Access:	RO
		_Custom_GTIRreset:	BUS
			SR-IOV requires this capability.
	7	<b>64 Bit Capable</b>	
		Access:	RO
		_Custom_GTIRreset:	BUS
		<b>Description</b>	
Hardwired to 1 to indicate that the function is capable of generating a 64-bit memory address.			
<b>Value</b>		<b>Name</b>	
1b		[Default]	
6:4	<b>Multiple Message Enable</b>		
	Default Value:	000b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
	System software programs this field to indicate the actual number of messages allocated to this device. This number will be equal to or less than the number actually requested. Value: Number of requests 000: 1001: 2010: 4011: 8100: 16101: 32110: Reserved 111: Reserved		

## MC\_0\_2\_1\_PCI - VF Message Control

3:1	<b>Multiple Message Capable</b>	
	Default Value:	000b
	Access:	RO
	_Custom_GTIReset:	BUS
<p>System Software reads this field to determine the number of messages being requested by this device. Hardwired to 000b to indicate number of requests is 1.</p>		
0	<b>MSI Enable</b>	
	Default Value:	0b
	Access:	R/W
	_Custom_GTIReset:	BUS
<p>Controls the ability of this device to generate MSIs.</p>		



## VF Message Data

MD_0_2_1_PCI - VF Message Data								
Register Space:	PCI: 0/2/1							
Size (in bits):	16							
Address:	000B8h							
This register contains the Message Data for MSIs sent by the device.								
DWord	Bit	Description						
0	15:0	<b>Message Data</b> <table border="1"><tr><td>Default Value:</td><td>0000000000000000b</td></tr><tr><td>Access:</td><td>R/W</td></tr><tr><td>_Custom_GTIRreset:</td><td>BUS</td></tr></table> <p>Base message data pattern assigned by system software and used to handle an MSI from the device. When the device must generate an interrupt request, it writes a 32-bit value to the memory address specified in the MA register. The upper 16 bits are always set to 0. The lower 16 bits are supplied by this register.</p>	Default Value:	0000000000000000b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0000000000000000b							
Access:	R/W							
_Custom_GTIRreset:	BUS							

## VF Message Signaled Interrupts Capability ID

MSI_CAPID_0_2_1_PCI - VF Message Signaled Interrupts Capability ID								
Register Space:	PCI: 0/2/1							
Size (in bits):	16							
Address:	000ACh							
When a device supports MSI it can generate an interrupt request to the processor by writing a predefined data item (a message) to a predefined memory address.								
DWord	Bit	Description						
0	15:8	<b>Pointer to Next Capability</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This is a hardwired pointer to the next item in the capabilities list.</p>	Default Value:	00000000b	Access:	RO	_Custom_GTIRreset:	BUS
	Default Value:	00000000b						
Access:	RO							
_Custom_GTIRreset:	BUS							
7:0	<b>Capability ID</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000101b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This field is hardwired to the value 05h to identify the CAP_ID as being for MSI registers.</p>	Default Value:	00000101b	Access:	RO	_Custom_GTIRreset:	BUS	
Default Value:	00000101b							
Access:	RO							
_Custom_GTIRreset:	BUS							



## VF Migration State Array Offset

VF_MIGST_OFFSET_0_2_0_PCI - VF Migration State Array Offset			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	0035Ch		
Defines offset from a PF BAR to the VF Migration State Array. VF Migration not supported in this implementation			
DWord	Bit	Description	
0	31:0	<b>Reserved bits</b>	
		Default Value:	00000000000000000000000000000000b
		Access:	RO
		_Custom_GTIReset:	BUS
		Reserved	



## VF Minimum Grant

<b>MINGNT_0_2_1_PCI - VF Minimum Grant</b>								
Register Space:	PCI: 0/2/1							
Size (in bits):	8							
Address:	0003Eh							
The Integrated Graphics Device has no requirement for the settings of Latency Timers.								
DWord	Bit	Description						
0	7:0	<b>Minimum Grant Value</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>00000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Hardwired to 0s because the IGD does not burst as a PCI compliant primary.</p>	Default Value:	00000000b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	00000000b							
Access:	RO							
_Custom_GTIReset:	BUS							



## VF MSI Mask Bits

MSI_MASK_0_2_1_PCI - VF MSI Mask Bits				
Register Space:	PCI: 0/2/1			
Size (in bits):	32			
Address:	000BCh			
This register contains the MSI Mask Bits				
DWord	Bit	Description		
0	31:1	<b>Reserved</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
0	0	<b>Mask Bit for Vector 0</b>		
		Default Value:	0b	
		Access:	R/W	
		_Custom_GTIReset:	BUS	
For each Mask bit that is set, the function is prohibited from sending the associated message.				

## VF MSI Pending Bits

MSI_PEND_0_2_1_PCI - VF MSI Pending Bits								
Register Space:	PCI: 0/2/1							
Size (in bits):	32							
Address:	000C0h							
This register contains the MSI Pending Bits								
DWord	Bit	Description						
0	31:1	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	0	<b>Pending Bit for Vector 0</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table>	Default Value:	0b	Access:	RO Variant	_Custom_GTIRreset:	BUS
		Default Value:	0b					
		Access:	RO Variant					
_Custom_GTIRreset:	BUS							
For each Pending bit that is set, the function has a pending associated message. If this bit is set when the corresponding vector's Mask bit is cleared, the function will send an MSI and then clear the Pending bit.								



## VF PCI Command

PCICMD_0_2_1_PCI - VF PCI Command			
Register Space:	PCI: 0/2/1		
Size (in bits):	16		
Address:	00004h		
This 16-bit register provides basic control over the IGD's ability to respond to PCI cycles. The PCICMD Register in the IGD disables the IGD PCI compliant primary accesses to main memory.			
DWord	Bit	Description	
0	15:11	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	10	<b>Interrupt Disable</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
		This bit disables the device from asserting INT interrupts. Hardwired to 0.	
	9	<b>Fast Back-to-Back</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
		Not Implemented. Hardwired to 0.	
	8	<b>SERR Enable</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
		Not Implemented. Hardwired to 0.	
	7	<b>Wait Cycle Control</b>	
		Default Value:	0b
Access:		RO	
_Custom_GTIReset:		BUS	
Not Implemented. Hardwired to 0.			

## PCICMD\_0\_2\_1\_PCI - VF PCI Command

6	<p><b>Parity Error Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Not Implemented. Hardwired to 0. Since the IGD belongs to the category of devices that does not corrupt programs or data in system memory or hard drives, the IGD ignores any parity error that it detects and continues with normal operation.</p>	Default Value:	0b	Access:	RO	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	RO						
_Custom_GTIRreset:	BUS						
5	<p><b>Video Palette Snooping</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This bit is hardwired to 0 to disable snooping.</p>	Default Value:	0b	Access:	RO	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	RO						
_Custom_GTIRreset:	BUS						
4	<p><b>Memory Write and Invalidate Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Hardwired to 0. The IGD does not support memory write and invalidate commands.</p>	Default Value:	0b	Access:	RO	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	RO						
_Custom_GTIRreset:	BUS						
3	<p><b>Special Cycle Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>This bit is hardwired to 0. The IGD ignores Special cycles.</p>	Default Value:	0b	Access:	RO	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	RO						
_Custom_GTIRreset:	BUS						
2	<p><b>Bus Primary Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>0: Disable IGD bus primary. 1: Enable the IGD to function as a PCI compliant primary.</p>	Default Value:	0b	Access:	R/W	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	R/W						
_Custom_GTIRreset:	BUS						
1	<p><b>Memory Access Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td style="text-align: center;">BUS</td> </tr> </table> <p>Hardwired to 0 (does not apply to VFs). VF memory space is controlled by VF MSE bit in VF control register.</p>	Default Value:	0b	Access:	RO	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	RO						
_Custom_GTIRreset:	BUS						



## PCICMD\_0\_2\_1\_PCI - VF PCI Command

	0	<b>I/O Access Enable</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
		Hardwired to 0 (does not apply to VFs)	

## VF PCI Express Capability

PCIECAP_0_2_1_PCI - VF PCI Express Capability			
Register Space:	PCI: 0/2/1		
Size (in bits):	16		
Address:	00072h		
PCI Express Capability			
DWord	Bit	Description	
0	15:14	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	13:9	<b>Interrupt Message Number</b>	
		Default Value:	00000b
		Access:	RO
		_Custom_GTIReset:	BUS
	This field indicates which MSI vector is used for the interrupt message generated in association with any of the status bits of this Capability structure. Since this device only supports one MSI vector, this field is hardwired to 0.		
	8	<b>Slot Implemented</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
This field is hardwired to 0 for an endpoint device.			
7:4	<b>Device Type</b>		
	Access:	RO	
	_Custom_GTIReset:	BUS	
	This field is hardwired to 0h to indicate a PCIe Endpoint 9h to indicate a Root complex integrated end point		
	<b>Value</b>	<b>Name</b>	
	0000b	[Default]	
3:0	<b>Capability Version</b>		
	Default Value:	0010b	
	Access:	RO	
	_Custom_GTIReset:	BUS	
	This field is hardwired to 2h to indicate Functions compliant to PCI Express 3.0 Base Specification.		



## VF PCI Express Capability Header

PCIECAPHDR_0_2_1_PCI - VF PCI Express Capability Header		
Register Space:	PCI: 0/2/1	
Size (in bits):	16	
Address:	00070h	
PCI Express Capability Header		
DWord	Bit	Description
0	15:8	<b>Next Capability Pointer</b> Default Value: 10101100b Access: RO _Custom_GTIRreset: BUS This field is hardwired to point to the next PCI Capability structure, the MSI Capabilities at ACh.
	7:0	<b>Capability Identifier</b> Default Value: 00010000b Access: RO _Custom_GTIRreset: BUS This field is hardwired to 10h to indicate that this is a PCI Express Capability structure.



## VF PCI Express Capability Structure

DEVICESTS_0_2_1_PCI - VF PCI Express Capability Structure			
Register Space:	PCI: 0/2/1		
Size (in bits):	16		
Address:	0007Ah		
PCI Express Capability Structure			
DWord	Bit	Description	
0	15:6	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	5	<b>Transactions Pending</b>	
		Default Value:	0b
		Access:	RO Variant
		_Custom_GTIRreset:	BUS
	When Set, this bit indicates that the Function has issued Non-Posted Requests that have not been completed. A Function reports this bit is cleared only when all outstanding Non-Posted Requests have completed or have been terminated by the Completion Timeout mechanism. This bit must also be cleared upon the completion of an FLR.		
	4	<b>Aux Power Detected</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIRreset:	BUS
	Functions that require Aux power report this bit as Set if Aux power is detected by the Function. Hardwired to 0b, the integrated graphics device does not require Aux power.		
	3	<b>Unsupported Request Detected</b>	
		Default Value:	0b
		Access:	RO
_Custom_GTIRreset:		BUS	
This bit indicates the Function received an Unsupported Request. Hardwired to 0b, the Root Complex Integrated Endpoint graphics device does not use the PCI Express error reporting mechanism.			
2	<b>Fatal Error Detected</b>		
	Default Value:	0b	
	Access:	RO	
	_Custom_GTIRreset:	BUS	
This bit indicates the status of Fatal errors detected. Hardwired to 0b, the Root Complex Integrated Endpoint graphics device does not use the PCI Express error reporting mechanism.			

## DEVICESTS\_0\_2\_1\_PCI - VF PCI Express Capability Structure

1	<p><b>Non-Fatal Error Detected</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This bit indicates the status of Non-Fatal errors detected. Hardwired to 0b, the Root Complex Integrated Endpoint graphics device does not use the PCI Express error reporting mechanism.</p>	Default Value:	0b	Access:	RO	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	RO						
_Custom_GTIRreset:	BUS						
0	<p><b>Correctable Error Detected</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIRreset:</td> <td>BUS</td> </tr> </table> <p>This bit indicates the status of Correctable errors detected. Hardwired to 0b, the Root Complex Integrated Endpoint graphics device does not use the PCI Express error reporting mechanism.</p>	Default Value:	0b	Access:	RO	_Custom_GTIRreset:	BUS
Default Value:	0b						
Access:	RO						
_Custom_GTIRreset:	BUS						

## VF PCI Express Device Control

DEVICECTL_0_2_1_PCI - VF PCI Express Device Control			
Register Space:	PCI: 0/2/1		
Size (in bits):	16		
Address:	00078h		
PCI Express Device Control			
DWord	Bit	Description	
0	15	<b>Initiate Function Level Reset</b>	
		Default Value:	0b
		Access:	R/W
		_Custom_GTIReset:	BUS
A write of 1b initiates Function Level Reset to the Function. During FLR, a read will return 1b since device 2 reads abort. If a local panel is powered on and configured to power down on reset, the FLR will typically take several hundred milliseconds to complete. The worst possible, although unrealistic, delay is 5 seconds.			
14:12		<b>Max Read Request Size</b>	
		Default Value:	000b
		Access:	RO
		_Custom_GTIReset:	BUS
Functions that do not generate Read Requests larger than 128 bytes and Functions that do not generate Read Requests on their own behalf are permitted to implement this field as Read Only (RO) with a value of 000b.			
11		<b>Enable No Snoop</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
This bit is permitted to be hardwired to 0b if a Function would never Set the No Snoop attribute in transactions it initiates. The graphics device never generates a PCI Express TLP.			
10		<b>Aux Power PM Enable</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
Functions that do not implement this capability hardwire this bit to 0b.			

## DEVICECTL\_0\_2\_1\_PCI - VF PCI Express Device Control

9	<b>Phantom Functions Enable</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
	Functions that do not implement this capability hardwire this bit to 0b.	
8	<b>Extended Tag field Enable</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
Functions that do not implement this capability hardwire this bit to 0b.		
7:5	<b>Max Payload Size</b>	
	Default Value:	000b
	Access:	RO
	_Custom_GTIRreset:	BUS
Functions that support only the 128-byte max payload size are permitted to hardwire this field to 000b.		
4	<b>Enable Relaxed Ordering</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
A Function is permitted to hardwire this bit to 0b if it never sets the Relaxed Ordering attribute in transactions it initiates as a Requester. The graphics device never generates a PCI Express TLP.		
3	<b>Unsupported Request Response Enable</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.		
2	<b>Fatal Error Enable</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIRreset:	BUS
A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.		

## DEVICECTL\_0\_2\_1\_PCI - VF PCI Express Device Control

1	<b>Non-Fatal Error Enable</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIReset:	BUS
<p>A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.</p>		
0	<b>Correctable Error Enable</b>	
	Default Value:	0b
	Access:	RO
	_Custom_GTIReset:	BUS
<p>A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.</p>		



## VF PCI Status

PCISTS2_0_2_1_PCI - VF PCI Status			
Register Space:	PCI: 0/2/1		
Size (in bits):	16		
Address:	00006h		
<p>PCISTS is a 16-bit status register that reports the occurrence of a PCI compliant primary abort and PCI compliant target abort. PCISTS also indicates the DEVSEL# timing that has been set by the IGD.</p>			
DWord	Bit	Description	
0	15	<b>Detected Parity Error</b>	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIRreset:	BUS
		Since the IGD does not detect parity, this bit is always hardwired to 0.	
	14	<b>Signaled System Error</b>	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIRreset:	BUS
		The IGD never asserts SERR#, therefore this bit is hardwired to 0.	
	13	<b>Received Primary Abort Status</b>	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIRreset:	BUS
		The IGD never gets a Primary Abort, therefore this bit is hardwired to 0.	
	12	<b>Received Target Abort Status</b>	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIRreset:	BUS
		The IGD never gets a Target Abort, therefore this bit is hardwired to 0.	
	11	<b>Signaled Target Abort Status</b>	
		Default Value:	0b
		Access:	R/W One Clear
		_Custom_GTIRreset:	BUS
		Hardwired to 0. The IGD does not use target abort semantics.	

## PCISTS2\_0\_2\_1\_PCI - VF PCI Status

	10:9	<b>DEVSEL Timing</b>		
		Default Value:	00b	
		Access:	R/W One Clear	
		_Custom_GTIReset:	BUS	
	Hardwired to 00.			
	8	<b>Primary Data Parity Error Detected</b>		
		Default Value:	0b	
		Access:	R/W One Clear	
		_Custom_GTIReset:	BUS	
	Hardwired to 0. Not required for VF.			
	7	<b>Fast Back-to-Back</b>		
		Default Value:	0b	
		Access:	RO	
		_Custom_GTIReset:	BUS	
	Hardwired to 0 to be compliant to PCI Express Base Spec (rev 3.0).			
	6	<b>User Defined Format</b>		
		Default Value:	0b	
		Access:	RO	
		_Custom_GTIReset:	BUS	
	Hardwired to 0.			
	5	<b>66 MHz PCI Capable</b>		
		Default Value:	0b	
		Access:	RO	
		_Custom_GTIReset:	BUS	
Hardwired to 0.				
4	<b>Capability List</b>			
	Default Value:	1b		
	Access:	RO		
	_Custom_GTIReset:	BUS		
Indicates presence of Extended capabilities. All PCIe functions must support this. Hardwired to 1.				

PCISTS2_0_2_1_PCI - VF PCI Status			
	3	<b>Interrupt Status</b>	
		Default Value:	0b
		Access:	RO
		_Custom_GTIReset:	BUS
	Hardwired to 0. Does not apply for VFs.		
	2:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ



## VF Resizable Capability

VF_RESIZE_CAP_0_2_0_PCI - VF Resizable Capability		
Register Space:	PCI: 0/2/0	
Size (in bits):	32	
Address:	00224h	
VF Resizable capability reports support for VF Resizing of Gfx device VF LMEMBAR sizes.		
DWord	Bit	Description
0	31:24	<b>Reserved</b>
		Access: RO
		Format: MBZ
23:12	23:12	<b>VFSUPSIZES</b>
		Default Value: 111111111111b
		Access: RO Variant
		_Custom_GTIReset: BUS
Hardwired to 1s. Bit 12=Function will operate with BAR sized to 256MB. Bit 13=Function will operate with BAR sized to 512MB. Bit 14=Function will operate with BAR sized to 1GB. Bit 15=Function will operate with BAR sized to 2GB. Bit 16=Function will operate with BAR sized to 4GB. Bit 17=Function will operate with BAR sized to 8GB. Bit 18=Function will operate with BAR sized to 16GB. Bit 19=Function will operate with BAR sized to 32GB. Bit 20=Function will operate with BAR sized to 64GB. Bit 21=Function will operate with BAR sized to 128GB. Bit 22=Function will operate with BAR sized to 256GB. Bit 23=Function will operate with BAR sized to 512GB.		
11:4	11:4	<b>VFUNSUPSIZES</b>
		Default Value: 00000000b
		Access: RO
		_Custom_GTIReset: BUS
Hardwired to 0s. Bit 4=Function will operate with BAR sized to 1MB. Bit 5=Function will operate with BAR sized to 2MB. Bit 6=Function will operate with BAR sized to 4MB. Bit 7=Function will operate with BAR sized to 8MB. Bit 8=Function will operate with BAR sized to 16MB. Bit 9=Function will operate with BAR sized to 32MB. Bit 10=Function will operate with BAR sized to 64MB. Bit 11=Function will operate with BAR sized to 128MB.		



### VF\_RESIZE\_CAP\_0\_2\_0\_PCI - VF Resizable Capability

	3:0	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ

## VF Resizable Capability Header

VF_RESIZE_CAPHDR_0_2_0_PCI - VF Resizable Capability Header							
Register Space:	PCI: 0/2/0						
Size (in bits):	32						
Address:	00220h						
VF Resizable capability allows the VF LMEMBAR value to be resized for each VF.							
DWord	Bit	Description					
0	31:20	<b>Next Capability Offset</b>					
		Access:	RO				
		_Custom_GTIRreset:	BUS				
		This is a hardwired pointer to the next item in the capabilities list (0x320 SRIOV Extended Capability Header).					
			<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>001100100000b</td> <td>0x320 - SRIOV Extended Capability <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	001100100000b	0x320 - SRIOV Extended Capability <b>[Default]</b>
	Value	Name					
	001100100000b	0x320 - SRIOV Extended Capability <b>[Default]</b>					
	19:16	<b>Version</b>					
		Default Value:	0001b				
		Access:	RO				
_Custom_GTIRreset:		BUS					
		Hardwired to capability version 1.					
15:0	<b>Capability ID</b>						
	Default Value:	0000000000100100b					
	Access:	RO					
	_Custom_GTIRreset:	BUS					
		Hardwired to 0024h which is the PCI Express Extended Cap ID for the VF Resizable BAR capability.					



## VF Resizable Control

VF_RESIZABLE_CTRL_0_2_0_PCI - VF Resizable Control								
Register Space:	PCI: 0/2/0							
Size (in bits):	32							
Address:	00228h							
VF Resizable BAR control for Gfx device.								
DWord	Bit	Description						
0	31:14	<b>Reserved</b>						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	13:8	<b>VF BAR Size</b>						
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>VF Bar Size - This is an encode value.            0=1MB (2<sup>20</sup>)            1=2MB (2<sup>21</sup>)            2=4MB (2<sup>22</sup>)            3=8MB (2<sup>23</sup>)            ...            8=256MB            ...            13=8GB            14=16GB            15=32GB            16=64GB            ...            43=8EB (2<sup>63</sup>)</p> <p>The default value of this field is equal to the default size of the address space that the VFBAR resource is requesting via the VFBAR's Read-only bits. Behavior is undefined if a value is written in the field and the corresponding supported size bit is not Set in the VF Resizable BAR Capability or VF Resizable BAR control registers.</p> <p>When this register field is programmed, the value is immediately reflected in the size of the resource, as encoded in the number of read-only bits in the VF BAR.</p> <p>Note that this value represents the size of a BAR for a single VF. The total space required for all enabled VFs depends on the Num VF value in the SRIOV Extended Capability Structure.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>001000b</td> <td>[Default]</td> </tr> </tbody> </table>	Access:	R/W	_Custom_GTIReset:	BUS	Value	Name
Access:	R/W							
_Custom_GTIReset:	BUS							
Value	Name							
001000b	[Default]							

## VF\_RESIZABLE\_CTRL\_0\_2\_0\_PCI - VF Resizable Control

7:5	<b>Num VF Resizable BARs</b>		
	Default Value:		1b
	Access:		RO
	_Custom_GTIRreset:		BUS
<p>Hardwired to 1, only VF LMEMBAR is resizable.            Indicates the total number of resizable VB BARs in the capability structure for the function.            The value of this field must be in the range of 1h to 6h. The field is valid in VB Resizable BAR control register (0).</p>			
4:0	<b>VF Bar Index</b>		
	Default Value:		02h
	Access:		RO
	_Custom_GTIRreset:		BUS
<p>ATS value = 02h which indicates VF BAR1 Lower DW (64b BAR)            0=VF BAR at offset 24h            1=VF BAR at offset 28h            2=VF BAR at offset 2Ch            3=VF BAR at offset 30h            4=VF BAR at offset 34h            5=VF BAR at offset 38h            For a 64-bit Base address register, the VF BAR index indicates the lower Dword.            This value indicates which VF BAR supports a negotiable size.</p>			



## VF Revision Identification and Class Code

RID2_CC_0_2_1_PCI - VF Revision Identification and Class Code			
Register Space:	PCI: 0/2/1		
Size (in bits):	32		
Address:	00008h		
<p>This register contains the revision number for Device #2 Function 1. This register also contains the device programming interface information related to the Sub-Class Code and Base Class Code definition for the IGD. This register also contains the Base Class Code and the function sub-class in relation to the Base Class Code. Mirrored from PF RID and Class code register.</p>			
DWord	Bit	Description	
0	31:24	<b>Base Class Code</b>	
		Default Value:	00000011b
		Access:	RO Variant
		_Custom_GTIReset:	BUS
<p>This is an 8-bit value that indicates the base class code. When MGGC0[VAMEN] is 0 this code has the value 03h, indicating a Display Controller. When MGGC0[VAMEN] is 1 this code has the value 04h, indicating a Multimedia Device.</p>			
	23:16	<b>Sub-Class Code</b>	
		Default Value:	00000000b
		Access:	RO Variant
		_Custom_GTIReset:	BUS
<p>When MGGC0[VAMEN] is 0 this value will be determined based on Device 0 GGC register, GMS and IVD fields. 00h: VGA compatible 80h: Non VGA (GMS = "00h" or IVD = "1b") When MGGC0[VAMEN] is 1, this value is 80h, indicating other multimedia device.</p>			
	15:8	<b>Programming Interface</b>	
		Default Value:	00000000b
		Access:	RO Variant
		_Custom_GTIReset:	BUS
<p>When MGGC0[VAMEN] is 0 this value is 00h, indicating a Display Controller. When MGGC0[VAMEN] is 1 this value is 00h, indicating a NOP.</p>			
	7:4	<b>Revision Identification Number MSB</b>	
		Default Value:	0000b
		Access:	RO Variant
		_Custom_GTIReset:	BUS
<p>Four MSB of RID</p>			

## RID2\_CC\_0\_2\_1\_PCI - VF Revision Identification and Class Code

	3:0	<b>Revision Identification Number</b>	
		Default Value:	0000b
		Access:	RO Variant
		_Custom_GTIReset:	BUS
		Four LSB of RID	



## VF Scratch Pad

VFSKPD - VF Scratch Pad			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	083A8h-083ABh		
Name:	VF Scratch Pad		
ShortName:	VFSKPD_VFUNIT		
Address:	16EA8h-16EABh		
Name:	VF Scratch Pad		
ShortName:	VFSKPD_VFRUNIT		
DWord	Bit	Description	
0	31:16	<b>Mask</b>	
		Access:	WO
		Format:	Mask
		_Custom_GTIReset:	DEV
Must be set to modify corresponding bit in Bits 15:0. (All bits implemented)			
15	Reserved	Access:	RO
		Format:	MBZ
14	Reserved	Access:	R/W
		Format:	PBC
		_Custom_GTIReset:	DEV
13	Mid Object Preemption Topology Fix Disable	Access:	R/W
		Format:	Disable
		_Custom_GTIReset:	DEV
		<b>Value</b>	<b>Name</b>
0h	Enable <b>[Default]</b>	VF replay topology fix is enabled - VF will output correct topology after Object Level Pre-emption.	
1h		VF replay topology fix is disabled	



## VFSKPD - VF Scratch Pad

	12	<b>Reserved</b>	Access:	R/W
			Format:	PBC
			_Custom_GTIReset:	DEV
	11	<b>Reserved</b>	Access:	R/W
			Format:	PBC
			_Custom_GTIReset:	DEV
	10	<b>Reserved</b>	Access:	R/W
			Format:	PBC
			_Custom_GTIReset:	DEV
	9	<b>Reserved</b>	Access:	R/W
			Format:	PBC
			_Custom_GTIReset:	DEV
8	<b>Reserved</b>	Access:	R/W	
		Format:	PBC	
		_Custom_GTIReset:	DEV	
7	<b>Reserved</b>	Access:	R/W	
		Format:	PBC	
		_Custom_GTIReset:	DEV	
6	<b>Reserved</b>	Access:	R/W	
		Format:	PBC	
		_Custom_GTIReset:	DEV	
5	<b>Reserved</b>	Access:	R/W	
		Format:	PBC	
		_Custom_GTIReset:	DEV	
4	<b>Reserved</b>	Access:	R/W	
		Format:	PBC	
		_Custom_GTIReset:	DEV	

## VFSKPD - VF Scratch Pad

	3	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
		_Custom_GTIReset:	DEV
	2	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
		_Custom_GTIReset:	DEV
	1	<b>Reserved</b>	
		Access:	R/W
		Format:	PBC
		_Custom_GTIReset:	DEV
0	<b>VFG OA Cull enable</b>		
	Access:	R/W	
	Format:	PBC	
	_Custom_GTIReset:	DEV	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	<b>[Default]</b>	VFG will accept all draws. <input type="checkbox"/> When Mesh Shading is Enabled, VFG will accept all 3DMESH commands.
	1h		VFG will cull all draws <input type="checkbox"/> When Mesh Shading is Enabled, VFG will cull all 3DMESH commands.

## VF Stride

<b>VF_STRIDE_0_2_0_PCI - VF Stride</b>								
Register Space:	PCI: 0/2/0							
Size (in bits):	16							
Address:	00336h							
Defines the stride of the function number from one VF to the next.								
DWord	Bit	Description						
0	15:0	<p><b>VF STRIDE VALUE</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0000000000000001b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>Defines the Routing ID offset from one VF to the next one for all VFs associated with the PF that contains this Capability structure.            The next VFs 16-bit Routing ID is calculated by adding the contents of this field to the Routing ID of the current VF, ignoring any carry, using unsigned 16-bit arithmetic.            The value of this field is hardwired to 0001h.</p>	Default Value:	0000000000000001b	Access:	RO	_Custom_GTIReset:	BUS
Default Value:	0000000000000001b							
Access:	RO							
_Custom_GTIReset:	BUS							



## VF Subsystem Identification

SID2_0_2_1_PCI - VF Subsystem Identification		
Register Space:	PCI: 0/2/1	
Size (in bits):	16	
Address:	0002Eh	
This register is used to uniquely identify the subsystem where the PCI device resides.		
DWord	Bit	Description
0	15:0	<b>Subsystem Identification</b>
		Default Value: 0000000000000000b
		Access: RO Variant
		_Custom_GTIReset: BUS
		This value is used to identify a particular subsystem. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read_Only. This register can only be cleared by a Reset.

## VF Subsystem Vendor Identification

SVID2_0_2_1_PCI - VF Subsystem Vendor Identification								
Register Space:	PCI: 0/2/1							
Size (in bits):	16							
Address:	0002Ch							
This register is used to uniquely identify the subsystem where the PCI device resides. Mirrored from PF register.								
DWord	Bit	Description						
0	15:0	<p><b>Subsystem Vendor ID</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> <tr> <td>_Custom_GTIReset:</td> <td>BUS</td> </tr> </table> <p>This value is used to identify the vendor of the subsystem. This register should be programmed by BIOS during boot-up. Once written, this register becomes Read_Only. This register can only be cleared by a Reset.</p>	Default Value:	0000000000000000b	Access:	RO Variant	_Custom_GTIReset:	BUS
Default Value:	0000000000000000b							
Access:	RO Variant							
_Custom_GTIReset:	BUS							



## VF Vendor Identification

VID2_0_2_1_PCI - VF Vendor Identification		
Register Space:	PCI: 0/2/1	
Size (in bits):	16	
Address:	00000h	
This register combined with the Device Identification register uniquely identifies any PCI device.		
DWord	Bit	Description
0	15:0	<b>Vendor Identification Number</b>
		Default Value: 1111111111111111b
		Access: RO
		_Custom_GTIRreset: BUS
		PCI standard identification for Intel.

## VF Video BIOS ROM Base Address

ROMADR_0_2_1_PCI - VF Video BIOS ROM Base Address			
Register Space:	PCI: 0/2/1		
Size (in bits):	32		
Address:	00030h		
The IGD does not use a separate BIOS ROM, therefore this register is hardwired to 0s.			
DWord	Bit	Description	
0	31:18	<b>ROM Base Address</b>	
		Default Value:	00000000000000b
		Access:	RO
		_Custom_GTIReset:	BUS
	Hardwired to 0's.		
	17:11	<b>Address Mask</b>	
		Default Value:	0000000b
		Access:	RO
		_Custom_GTIReset:	BUS
	Hardwired to 0s to indicate 256 KB address range.		
	10:1	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	0	<b>ROM BIOS Enable</b>	
		Default Value:	0b
		Access:	RO
_Custom_GTIReset:		BUS	
Hardwired to 0 to indicate ROM not accessible.			



## VFW Credit Count Register

VFW_CREDIT_CNT - VFW Credit Count Register			
Register Space:	MMIO: 0/2/0		
Access:	RO		
Size (in bits):	32		
Address:	1CA010h		
ShortName:	VFW_CREDIT_CNT_01		
Address:	1DA010h		
ShortName:	VFW_CREDIT_CNT_02		
Address:	1EA010h		
ShortName:	VFW_CREDIT_CNT_03		
Address:	1FA010h		
ShortName:	VFW_CREDIT_CNT_04		
DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	7:0	<b>Credit Count</b>	
		Default Value:	4h
Access:		RO	
		The number of outstanding credits between VFW and GAV. If zero VEBOX cannot proceed due to GAV not releasing credits.	



## VGA\_CONTROL

<b>VGA_CONTROL</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	32					
Address:	41000h-41003h					
Name:	VGA Control					
ShortName:	VGA_CONTROL					
Reset:	global					
<b>Restriction</b>						
VGA requires panel fitting to be enabled.VGA is always connected to pipe A.VGA can not be enabled while the display power well is powered down.VGA display should only be enabled if all display planes other than VGA are disabled.						
DWord	Bit	Description				
0	31	<b>VGA Display Disable</b>				
		Access: R/W				
		This bit will disable the VGA compatible display mode.It has no effect on VGA register or A0000-BFFFF memory aperture accesses which are controlled by the PCI configuration and VGA I/O register settings.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable</td> </tr> <tr> <td>1b</td> <td>Disable <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0b	Enable
Value	Name					
0b	Enable					
1b	Disable <b>[Default]</b>					
<b>Restriction</b>						
The VGA SR01 screen off bit must be programmed when enabling and disabling VGA. See the VGA Registers document.						
30:27		<b>Reserved</b>				
		Access: RO				
		Format: MBZ				
26		<b>VGA Border Enable</b>				
		Access: R/W				
		This bit determines if the VGA border areas are included in the active display area.The border will be scaled along with the pixel data.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable
Value	Name					
0b	Disable					
1b	Enable					
25		<b>DBuf Clock Gate</b>				

## VGA\_CONTROL

		Access:	R/W
		<p>The bit controls the Display buffer clocking when VGA is used. Software must set this bit to 0b before enabling VGA and set it to 1b after VGA gets disabled.</p>	
24	<b>Pipe CSC Enable</b>	Access:	R/W
		<p>This bit enables pipe color space conversion and the pipe pre-CSC gamma for the VGA pixel data.</p>	
		<b>Value</b>	<b>Name</b>
		0b	Disable
		1b	Enable
23:21	<b>Reserved</b>	Access:	RO
		Format:	MBZ
20	<b>Legacy 8Bit Palette En</b>	Access:	R/W
		<p>This bit affects reads and writes to the palette through VGA I/O addresses. In the 6-bit mode, the 8-bits of data are shifted up two bits on the write (upper two bits are lost) and shifted two bits down on the read. This provides backward compatibility for original VGA programs as well as VESA VBE support for 8-bit palette. It does not affect palette accesses through the palette register MMIO path.</p>	
		<b>Value</b>	<b>Name</b>
		0b	6 bit DAC
		1b	8 bit DAC
19	<b>Reserved</b>	Access:	R/W
18	<b>Reserved</b>	Access:	R/W
17:16	<b>Reserved</b>	Access:	RO
		Format:	MBZ
15:12	<b>Reserved</b>	Access:	R/W
11:8	<b>Reserved</b>	Access:	R/W
7:6	<b>Blink Duty Cycle</b>	Access:	R/W
		<p>Controls the VGA text mode blink duty cycle relative to the VGA cursor blink duty cycle.</p>	

<b>VGA_CONTROL</b>			
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b	100%	100% Duty Cycle, Full Cursor Rate
	01b	25%	25% Duty Cycle, 1/2 Cursor Rate
	10b	50%	50% Duty Cycle, 1/2 Cursor Rate
	11b	75%	75% Duty Cycle, 1/2 Cursor Rate
5:0	<b>VSYNC Blink Rate</b>		
	Access:		R/W
	Controls the VGA blink rate in terms of the number of VSYNCs per on/off cycle.		
	<b>Programming Notes</b>		
	Program with (VSYNCs/cycle)/2-1		



## VIDEO\_DIP\_CTL

<b>VIDEO_DIP_CTL</b>										
Register Space:	MMIO: 0/2/0									
Access:	R/W									
Size (in bits):	32									
Address:	60200h-60203h									
Name:	Transcoder Video Data Island Packet Control									
ShortName:	VIDEO_DIP_CTL_A									
Reset:	soft									
Address:	61200h-61203h									
Name:	Transcoder Video Data Island Packet Control									
ShortName:	VIDEO_DIP_CTL_B									
Reset:	soft									
Address:	62200h-62203h									
Name:	Transcoder Video Data Island Packet Control									
ShortName:	VIDEO_DIP_CTL_C									
Reset:	soft									
Address:	63200h-63203h									
Name:	Transcoder Video Data Island Packet Control									
ShortName:	VIDEO_DIP_CTL_D									
Reset:	soft									
Each type of Video DIP will be sent once each frame while it is enabled.										
DWord	Bit	Description								
0	31	<p><b>Disable SDP CRC</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This bit is to enable or disable CRC on all SDPs universally.            Note that CRC is calculated only on the SDP payload.            HW is not tracking that its new vs replay of metadata.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Do not disable SDP CRC <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Disable SDP CRC</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>SDP CRC can only be enabled for DP2.0. HW will automatically disable SDP CRC for DP1.x.</p>	Access:	R/W	Value	Name	0b	Do not disable SDP CRC <b>[Default]</b>	1b	Disable SDP CRC
Access:	R/W									
Value	Name									
0b	Do not disable SDP CRC <b>[Default]</b>									
1b	Disable SDP CRC									

## VIDEO\_DIP\_CTL

30	<b>Allow DB Stall</b>	
Access:		R/W
This field controls whether double buffer updates are allowed to be stalled for this register.		
<b>Value</b>	<b>Name</b>	
0b	Not Allowed <b>[Default]</b>	
1b	Allowed	
29	<b>Reserved</b>	
Access:		R/W
28	<b>DRM DIP enable</b>	
Access:		Double Buffered
This bit enables the output of the DRM DIP.		
<b>Value</b>	<b>Name</b>	
1b	DRM DIP enable	
0b	DRM DIP disable	
<b>Programming Notes</b>		
This needs to be enabled with HDMI only.		
27	<b>PSR PSR2 VSC bit 7</b>	
Access:		R/W
This bit manually sets PSR VSC bit for future specification changes.		
<b>Value</b>	<b>Name</b>	
0b	Do not set	
1b	Set	
26:25	<b>VSC select</b>	
Access:		R/W
Select between hardware and software control of the VSC DIP data and header. When hardware controls it will send PSR1 header and data values when PSR1 is enabled, and PSR2 + Y-coordinate header and data values when PSR2 is enabled.		
If PSR2/SU SDP without Y-coordinate is enabled SW must set the header bits of the VSC packet to the PSR2 without Y-coordinate value from the eDP standard.		
<b>Value</b>	<b>Name</b>	<b>Description</b>
00b	Header and Data	Hardware controls all headers bytes. Hardware controls data bytes 0-13. Software controls data bytes 14+. Recommended for use when PSR is enabled and software is not using VSC for other types of data.
10b	Data Only	Software controls all headers bytes. Hardware controls data bytes 0-13. Software controls data bytes 14+.

VIDEO_DIP_CTL			
			Recommended for use when software is sending data with VSC. If PSR is enabled, software must configure the header to include the PSR revision and byte count.
	11b	None	Software controls all headers bytes. Software controls all data bytes. Not recommended for use.
24	<b>VDIP Enable PPS</b>		
	Access:		Double Buffered
	<b>Description</b>		
	This field controls enable/disable of PPS DIP. It should be enabled prior to enabling VDSC. SW should enable DSC hardware feature only after programming PPS. Hardware still sends PPS once at the beginning of enable cycle in disable PPS case. PPS DIP can only be enabled with DisplayPort.		
	This bit should be set all the time for DP v2.0 use case. However, on the fly PPS changes are not supported.		
	<b>Value</b>	<b>Name</b>	
	0b	Disable	
	1b	Enable	
23	<b>Adaptive Sync SDP Enable</b>		
	Access:		Double Buffered
	This is adaptive sync SDP enable bit. This bit is double buffered at VRR DB update point. TRANS_VRR_VSYNC must be configured to set the adaptive sync SDP position before enabling.		
	<b>Value</b>	<b>Name</b>	
	0b	Disable	
	1b	Enable	
22	<b>Reserved</b>		
	Access:		R/W
21	<b>Reserved</b>		
	Access:		RO
	Format:		MBZ

## VIDEO\_DIP\_CTL

20	<b>VDIP Enable VSC</b>	Access:	Double Buffered
This bit enables the output of the Video Stream Configuration DIP.			
		<b>Value</b>	<b>Name</b>
		0b	Disable VSC DIP
		1b	Enable VSC DIP
<b>Restriction</b>			
VSC can only be enabled with DisplayPort. VSC should be enabled prior to enabling PSR or stereo 3D if VSC will be used to transmit stereo 3D related information.			
19:17	<b>Reserved</b>	Access:	RO
		Format:	MBZ
16	<b>VDIP Enable GCP</b>	Access:	Double Buffered
This bit enables the output of the General Control Packet (GCP) DIP. GCP is different from other DIPs in that much of the payload is automatically reflected in the packet, and therefore there is a VIDEO_DIP_GCP register instead of DIP data buffers for GCP.			
		<b>Value</b>	<b>Name</b>
		0b	Disable GCP DIP
		1b	Enable GCP DIP
<b>Restriction</b>			
GCP is only supported with HDMI when the bits per color is not equal to 8. GCP must be enabled prior to enabling TRANS_DDI_FUNC_CTL for HDMI with bits per color not equal to 8 and disabled after disabling TRANS_DDI_FUNC_CTL			
15:13	<b>Reserved</b>	Access:	RO
		Format:	MBZ
12	<b>VDIP Enable AVI</b>	Access:	Double Buffered
This bit enables the output of the Auxiliary Video Information DIP.			
		<b>Value</b>	<b>Name</b>
		0b	Disable AVI DIP
		1b	Enable AVI DIP
<b>Restriction</b>			
Only enable with HDMI.			

<b>VIDEO_DIP_CTL</b>								
11:9	<b>Reserved</b>							
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO							
Format:	MBZ							
8	<b>VDIP Enable VS</b>							
	<table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered					
	Access:	Double Buffered						
	This bit enables the output of the Vendor Specific (VS) DIP.							
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable VS DIP</td> </tr> <tr> <td>1b</td> <td>Enable VS DIP</td> </tr> </tbody> </table>		Value	Name	0b	Disable VS DIP	1b	Enable VS DIP
	Value	Name						
0b	Disable VS DIP							
1b	Enable VS DIP							
<b>Restriction</b>								
Only enable with HDMI.								
7:5	<b>Reserved</b>							
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO							
Format:	MBZ							
4	<b>VDIP Enable GMP</b>							
	<table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered					
	Access:	Double Buffered						
	<b>Description</b>							
	This bit enables the output of the Gamut Metadata Packet (GMP) DIP. GMP can be enabled with either DisplayPort or HDMI.							
	Enable GMP bit is double buffered when GMP double buffer disable (bit [29] of this register) is not set.							
<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable GMP DIP</td> </tr> <tr> <td>1b</td> <td>Enable GMP DIP</td> </tr> </tbody> </table>		Value	Name	0b	Disable GMP DIP	1b	Enable GMP DIP	
Value	Name							
0b	Disable GMP DIP							
1b	Enable GMP DIP							
3:1	<b>Reserved</b>							
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO							
Format:	MBZ							
0	<b>VDIP Enable SPD</b>							
	<table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered					
	Access:	Double Buffered						
	This bit enables the output of the Source Product Description (SPD) DIP.							
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable SPD DIP</td> </tr> <tr> <td>1b</td> <td>Enable SPD DIP</td> </tr> </tbody> </table>		Value	Name	0b	Disable SPD DIP	1b	Enable SPD DIP
	Value	Name						
0b	Disable SPD DIP							
1b	Enable SPD DIP							
<b>Restriction</b>								



<b>VIDEO_DIP_CTL</b>	
	Only enable with HDMI.



## VIDEO\_DIP\_DATA

VIDEO_DIP_DATA	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	60220h-60223h
Name:	Transcoder Video Data Island Packet AVI Data 0
ShortName:	VIDEO_DIP_AVI_DATA_0_A
Reset:	soft
Address:	60224h-60227h
Name:	Transcoder Video Data Island Packet AVI Data 1
ShortName:	VIDEO_DIP_AVI_DATA_1_A
Reset:	soft
Address:	60228h-6022Bh
Name:	Transcoder Video Data Island Packet AVI Data 2
ShortName:	VIDEO_DIP_AVI_DATA_2_A
Reset:	soft
Address:	6022Ch-6022Fh
Name:	Transcoder Video Data Island Packet AVI Data 3
ShortName:	VIDEO_DIP_AVI_DATA_3_A
Reset:	soft
Address:	60230h-60233h
Name:	Transcoder Video Data Island Packet AVI Data 4
ShortName:	VIDEO_DIP_AVI_DATA_4_A
Reset:	soft
Address:	60234h-60237h
Name:	Transcoder Video Data Island Packet AVI Data 5
ShortName:	VIDEO_DIP_AVI_DATA_5_A
Reset:	soft
Address:	60238h-6023Bh
Name:	Transcoder Video Data Island Packet AVI Data 6
ShortName:	VIDEO_DIP_AVI_DATA_6_A
Reset:	soft
Address:	6023Ch-6023Fh
Name:	Transcoder Video Data Island Packet AVI Data 7

<b>VIDEO_DIP_DATA</b>	
ShortName:	VIDEO_DIP_AVI_DATA_7_A
Reset:	soft
Address:	60260h-60263h
Name:	Transcoder Video Data Island Packet VS Data 0
ShortName:	VIDEO_DIP_VS_DATA_0_A
Reset:	soft
Address:	60264h-60267h
Name:	Transcoder Video Data Island Packet VS Data 1
ShortName:	VIDEO_DIP_VS_DATA_1_A
Reset:	soft
Address:	60268h-6026Bh
Name:	Transcoder Video Data Island Packet VS Data 2
ShortName:	VIDEO_DIP_VS_DATA_2_A
Reset:	soft
Address:	6026Ch-6026Fh
Name:	Transcoder Video Data Island Packet VS Data 3
ShortName:	VIDEO_DIP_VS_DATA_3_A
Reset:	soft
Address:	60270h-60273h
Name:	Transcoder Video Data Island Packet VS Data 4
ShortName:	VIDEO_DIP_VS_DATA_4_A
Reset:	soft
Address:	60274h-60277h
Name:	Transcoder Video Data Island Packet VS Data 5
ShortName:	VIDEO_DIP_VS_DATA_5_A
Reset:	soft
Address:	60278h-6027Bh
Name:	Transcoder Video Data Island Packet VS Data 6
ShortName:	VIDEO_DIP_VS_DATA_6_A
Reset:	soft
Address:	6027Ch-6027Fh
Name:	Transcoder Video Data Island Packet VS Data 7
ShortName:	VIDEO_DIP_VS_DATA_7_A
Reset:	soft
Address:	602A0h-602A3h
Name:	Transcoder Video Data Island Packet SPD Data 0



## VIDEO\_DIP\_DATA

ShortName:	VIDEO_DIP_SPD_DATA_0_A
Reset:	soft
Address:	602A4h-602A7h
Name:	Transcoder Video Data Island Packet SPD Data 1
ShortName:	VIDEO_DIP_SPD_DATA_1_A
Reset:	soft
Address:	602A8h-602ABh
Name:	Transcoder Video Data Island Packet SPD Data 2
ShortName:	VIDEO_DIP_SPD_DATA_2_A
Reset:	soft
Address:	602ACh-602AFh
Name:	Transcoder Video Data Island Packet SPD Data 3
ShortName:	VIDEO_DIP_SPD_DATA_3_A
Reset:	soft
Address:	602B0h-602B3h
Name:	Transcoder Video Data Island Packet SPD Data 4
ShortName:	VIDEO_DIP_SPD_DATA_4_A
Reset:	soft
Address:	602B4h-602B7h
Name:	Transcoder Video Data Island Packet SPD Data 5
ShortName:	VIDEO_DIP_SPD_DATA_5_A
Reset:	soft
Address:	602B8h-602BBh
Name:	Transcoder Video Data Island Packet SPD Data 6
ShortName:	VIDEO_DIP_SPD_DATA_6_A
Reset:	soft
Address:	602BCh-602BFh
Name:	Transcoder Video Data Island Packet SPD Data 7
ShortName:	VIDEO_DIP_SPD_DATA_7_A
Reset:	soft
Address:	602E0h-602E3h
Name:	Transcoder Video Data Island Packet GMP Data 0
ShortName:	VIDEO_DIP_GMP_DATA_0_A
Reset:	soft
Address:	602E4h-602E7h
Name:	Transcoder Video Data Island Packet GMP Data 1

<b>VIDEO_DIP_DATA</b>	
ShortName:	VIDEO_DIP_GMP_DATA_1_A
Reset:	soft
Address:	602E8h-602EBh
Name:	Transcoder Video Data Island Packet GMP Data 2
ShortName:	VIDEO_DIP_GMP_DATA_2_A
Reset:	soft
Address:	602ECh-602EFh
Name:	Transcoder Video Data Island Packet GMP Data 3
ShortName:	VIDEO_DIP_GMP_DATA_3_A
Reset:	soft
Address:	602F0h-602F3h
Name:	Transcoder Video Data Island Packet GMP Data 4
ShortName:	VIDEO_DIP_GMP_DATA_4_A
Reset:	soft
Address:	602F4h-602F7h
Name:	Transcoder Video Data Island Packet GMP Data 5
ShortName:	VIDEO_DIP_GMP_DATA_5_A
Reset:	soft
Address:	602F8h-602FBh
Name:	Transcoder Video Data Island Packet GMP Data 6
ShortName:	VIDEO_DIP_GMP_DATA_6_A
Reset:	soft
Address:	602FCh-602FFh
Name:	Transcoder Video Data Island Packet GMP Data 7
ShortName:	VIDEO_DIP_GMP_DATA_7_A
Reset:	soft
Address:	60300h-60303h
Name:	Transcoder Video Data Island Packet GMP Data 8
ShortName:	VIDEO_DIP_GMP_DATA_8_A
Reset:	soft
Address:	60320h-60323h
Name:	Transcoder Video Data Island Packet VSC Data 0
ShortName:	VIDEO_DIP_VSC_DATA_0_A
Reset:	soft
Address:	60324h-60327h
Name:	Transcoder Video Data Island Packet VSC Data 1



## VIDEO\_DIP\_DATA

ShortName:	VIDEO_DIP_VSC_DATA_1_A
Reset:	soft
Address:	60328h-6032Bh
Name:	Transcoder Video Data Island Packet VSC Data 2
ShortName:	VIDEO_DIP_VSC_DATA_2_A
Reset:	soft
Address:	6032Ch-6032Fh
Name:	Transcoder Video Data Island Packet VSC Data 3
ShortName:	VIDEO_DIP_VSC_DATA_3_A
Reset:	soft
Address:	60330h-60333h
Name:	Transcoder Video Data Island Packet VSC Data 4
ShortName:	VIDEO_DIP_VSC_DATA_4_A
Reset:	soft
Address:	60334h-60337h
Name:	Transcoder Video Data Island Packet VSC Data 5
ShortName:	VIDEO_DIP_VSC_DATA_5_A
Reset:	soft
Address:	60338h-6033Bh
Name:	Transcoder Video Data Island Packet VSC Data 6
ShortName:	VIDEO_DIP_VSC_DATA_6_A
Reset:	soft
Address:	6033Ch-6033Fh
Name:	Transcoder Video Data Island Packet VSC Data 7
ShortName:	VIDEO_DIP_VSC_DATA_7_A
Reset:	soft
Address:	60340h-60343h
Name:	Transcoder Video Data Island Packet VSC Data 8
ShortName:	VIDEO_DIP_VSC_DATA_8_A
Reset:	soft
Address:	60484h-60487h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 0
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_0_A
Reset:	soft
Address:	60488h-6048Bh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 1

<b>VIDEO_DIP_DATA</b>	
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_1_A
Reset:	soft
Address:	6048Ch-6048Fh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 2
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_2_A
Reset:	soft
Address:	60490h-60493h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 3
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_3_A
Reset:	soft
Address:	60494h-60497h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 4
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_4_A
Reset:	soft
Address:	60498h-6049Bh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 5
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_5_A
Reset:	soft
Address:	6049Ch-6049Fh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 6
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_6_A
Reset:	soft
Address:	604A0h-604A3h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 7
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_7_A
Reset:	soft
Address:	604A4h-604A7h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 8
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_8_A
Reset:	soft
Address:	61220h-61223h
Name:	Transcoder Video Data Island Packet AVI Data 0
ShortName:	VIDEO_DIP_AVI_DATA_0_B
Reset:	soft



Address:	61224h-61227h
Name:	Transcoder Video Data Island Packet AVI Data 1
ShortName:	VIDEO_DIP_AVI_DATA_1_B
Reset:	soft
Address:	61228h-6122Bh
Name:	Transcoder Video Data Island Packet AVI Data 2
ShortName:	VIDEO_DIP_AVI_DATA_2_B
Reset:	soft
Address:	6122Ch-6122Fh
Name:	Transcoder Video Data Island Packet AVI Data 3
ShortName:	VIDEO_DIP_AVI_DATA_3_B
Reset:	soft
Address:	61230h-61233h
Name:	Transcoder Video Data Island Packet AVI Data 4
ShortName:	VIDEO_DIP_AVI_DATA_4_B
Reset:	soft
Address:	61234h-61237h
Name:	Transcoder Video Data Island Packet AVI Data 5
ShortName:	VIDEO_DIP_AVI_DATA_5_B
Reset:	soft
Address:	61238h-6123Bh
Name:	Transcoder Video Data Island Packet AVI Data 6
ShortName:	VIDEO_DIP_AVI_DATA_6_B
Reset:	soft
Address:	6123Ch-6123Fh
Name:	Transcoder Video Data Island Packet AVI Data 7
ShortName:	VIDEO_DIP_AVI_DATA_7_B
Reset:	soft
Address:	61260h-61263h
Name:	Transcoder Video Data Island Packet VS Data 0
ShortName:	VIDEO_DIP_VS_DATA_0_B
Reset:	soft
Address:	61264h-61267h
Name:	Transcoder Video Data Island Packet VS Data 1
ShortName:	VIDEO_DIP_VS_DATA_1_B
Reset:	soft



Address:	61268h-6126Bh
Name:	Transcoder Video Data Island Packet VS Data 2
ShortName:	VIDEO_DIP_VS_DATA_2_B
Reset:	soft
Address:	6126Ch-6126Fh
Name:	Transcoder Video Data Island Packet VS Data 3
ShortName:	VIDEO_DIP_VS_DATA_3_B
Reset:	soft
Address:	61270h-61273h
Name:	Transcoder Video Data Island Packet VS Data 4
ShortName:	VIDEO_DIP_VS_DATA_4_B
Reset:	soft
Address:	61274h-61277h
Name:	Transcoder Video Data Island Packet VS Data 5
ShortName:	VIDEO_DIP_VS_DATA_5_B
Reset:	soft
Address:	61278h-6127Bh
Name:	Transcoder Video Data Island Packet VS Data 6
ShortName:	VIDEO_DIP_VS_DATA_6_B
Reset:	soft
Address:	6127Ch-6127Fh
Name:	Transcoder Video Data Island Packet VS Data 7
ShortName:	VIDEO_DIP_VS_DATA_7_B
Reset:	soft
Address:	612A0h-612A3h
Name:	Transcoder Video Data Island Packet SPD Data 0
ShortName:	VIDEO_DIP_SPD_DATA_0_B
Reset:	soft
Address:	612A4h-612A7h
Name:	Transcoder Video Data Island Packet SPD Data 1
ShortName:	VIDEO_DIP_SPD_DATA_1_B
Reset:	soft
Address:	612A8h-612ABh
Name:	Transcoder Video Data Island Packet SPD Data 2
ShortName:	VIDEO_DIP_SPD_DATA_2_B
Reset:	soft
Address:	612ACh-612AFh



Name:	Transcoder Video Data Island Packet SPD Data 3
ShortName:	VIDEO_DIP_SPD_DATA_3_B
Reset:	soft
Address:	612B0h-612B3h
Name:	Transcoder Video Data Island Packet SPD Data 4
ShortName:	VIDEO_DIP_SPD_DATA_4_B
Reset:	soft
Address:	612B4h-612B7h
Name:	Transcoder Video Data Island Packet SPD Data 5
ShortName:	VIDEO_DIP_SPD_DATA_5_B
Reset:	soft
Address:	612B8h-612BBh
Name:	Transcoder Video Data Island Packet SPD Data 6
ShortName:	VIDEO_DIP_SPD_DATA_6_B
Reset:	soft
Address:	612BCh-612BFh
Name:	Transcoder Video Data Island Packet SPD Data 7
ShortName:	VIDEO_DIP_SPD_DATA_7_B
Reset:	soft
Address:	612E0h-612E3h
Name:	Transcoder Video Data Island Packet GMP Data 0
ShortName:	VIDEO_DIP_GMP_DATA_0_B
Reset:	soft
Address:	612E4h-612E7h
Name:	Transcoder Video Data Island Packet GMP Data 1
ShortName:	VIDEO_DIP_GMP_DATA_1_B
Reset:	soft
Address:	612E8h-612EBh
Name:	Transcoder Video Data Island Packet GMP Data 2
ShortName:	VIDEO_DIP_GMP_DATA_2_B
Reset:	soft
Address:	612ECh-612EFh
Name:	Transcoder Video Data Island Packet GMP Data 3
ShortName:	VIDEO_DIP_GMP_DATA_3_B
Reset:	soft
Address:	612F0h-612F3h
Name:	Transcoder Video Data Island Packet GMP Data 4

ShortName:	VIDEO_DIP_GMP_DATA_4_B
Reset:	soft
Address:	612F4h-612F7h
Name:	Transcoder Video Data Island Packet GMP Data 5
ShortName:	VIDEO_DIP_GMP_DATA_5_B
Reset:	soft
Address:	612F8h-612FBh
Name:	Transcoder Video Data Island Packet GMP Data 6
ShortName:	VIDEO_DIP_GMP_DATA_6_B
Reset:	soft
Address:	612FCh-612FFh
Name:	Transcoder Video Data Island Packet GMP Data 7
ShortName:	VIDEO_DIP_GMP_DATA_7_B
Reset:	soft
Address:	61300h-61303h
Name:	Transcoder Video Data Island Packet GMP Data 8
ShortName:	VIDEO_DIP_GMP_DATA_8_B
Reset:	soft
Address:	61320h-61323h
Name:	Transcoder Video Data Island Packet VSC Data 0
ShortName:	VIDEO_DIP_VSC_DATA_0_B
Reset:	soft
Address:	61324h-61327h
Name:	Transcoder Video Data Island Packet VSC Data 1
ShortName:	VIDEO_DIP_VSC_DATA_1_B
Reset:	soft
Address:	61328h-6132Bh
Name:	Transcoder Video Data Island Packet VSC Data 2
ShortName:	VIDEO_DIP_VSC_DATA_2_B
Reset:	soft
Address:	6132Ch-6132Fh
Name:	Transcoder Video Data Island Packet VSC Data 3
ShortName:	VIDEO_DIP_VSC_DATA_3_B
Reset:	soft
Address:	61330h-61333h
Name:	Transcoder Video Data Island Packet VSC Data 4
ShortName:	VIDEO_DIP_VSC_DATA_4_B



Reset:	soft
Address:	61334h-61337h
Name:	Transcoder Video Data Island Packet VSC Data 5
ShortName:	VIDEO_DIP_VSC_DATA_5_B
Reset:	soft
Address:	61338h-6133Bh
Name:	Transcoder Video Data Island Packet VSC Data 6
ShortName:	VIDEO_DIP_VSC_DATA_6_B
Reset:	soft
Address:	6133Ch-6133Fh
Name:	Transcoder Video Data Island Packet VSC Data 7
ShortName:	VIDEO_DIP_VSC_DATA_7_B
Reset:	soft
Address:	61340h-61343h
Name:	Transcoder Video Data Island Packet VSC Data 8
ShortName:	VIDEO_DIP_VSC_DATA_8_B
Reset:	soft
Address:	61484h-61487h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 0
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_0_B
Reset:	soft
Address:	61488h-6148Bh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 1
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_1_B
Reset:	soft
Address:	6148Ch-6148Fh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 2
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_2_B
Reset:	soft
Address:	61490h-61493h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 3
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_3_B
Reset:	soft
Address:	61494h-61497h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 4
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_4_B
Reset:	soft

Address:	61498h-6149Bh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 5
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_5_B
Reset:	soft
Address:	6149Ch-6149Fh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 6
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_6_B
Reset:	soft
Address:	614A0h-614A3h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 7
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_7_B
Reset:	soft
Address:	614A4h-614A7h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 8
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_8_B
Reset:	soft
Address:	62220h-62223h
Name:	Transcoder Video Data Island Packet AVI Data 0
ShortName:	VIDEO_DIP_AVI_DATA_0_C
Reset:	soft
Address:	62224h-62227h
Name:	Transcoder Video Data Island Packet AVI Data 1
ShortName:	VIDEO_DIP_AVI_DATA_1_C
Reset:	soft
Address:	62228h-6222Bh
Name:	Transcoder Video Data Island Packet AVI Data 2
ShortName:	VIDEO_DIP_AVI_DATA_2_C
Reset:	soft
Address:	6222Ch-6222Fh
Name:	Transcoder Video Data Island Packet AVI Data 3
ShortName:	VIDEO_DIP_AVI_DATA_3_C
Reset:	soft
Address:	62230h-62233h
Name:	Transcoder Video Data Island Packet AVI Data 4
ShortName:	VIDEO_DIP_AVI_DATA_4_C
Reset:	soft
Address:	62234h-62237h



Name:	Transcoder Video Data Island Packet AVI Data 5
ShortName:	VIDEO_DIP_AVI_DATA_5_C
Reset:	soft
Address:	62238h-6223Bh
Name:	Transcoder Video Data Island Packet AVI Data 6
ShortName:	VIDEO_DIP_AVI_DATA_6_C
Reset:	soft
Address:	6223Ch-6223Fh
Name:	Transcoder Video Data Island Packet AVI Data 7
ShortName:	VIDEO_DIP_AVI_DATA_7_C
Reset:	soft
Address:	62260h-62263h
Name:	Transcoder Video Data Island Packet VS Data 0
ShortName:	VIDEO_DIP_VS_DATA_0_C
Reset:	soft
Address:	62264h-62267h
Name:	Transcoder Video Data Island Packet VS Data 1
ShortName:	VIDEO_DIP_VS_DATA_1_C
Reset:	soft
Address:	62268h-6226Bh
Name:	Transcoder Video Data Island Packet VS Data 2
ShortName:	VIDEO_DIP_VS_DATA_2_C
Reset:	soft
Address:	6226Ch-6226Fh
Name:	Transcoder Video Data Island Packet VS Data 3
ShortName:	VIDEO_DIP_VS_DATA_3_C
Reset:	soft
Address:	62270h-62273h
Name:	Transcoder Video Data Island Packet VS Data 4
ShortName:	VIDEO_DIP_VS_DATA_4_C
Reset:	soft
Address:	62274h-62277h
Name:	Transcoder Video Data Island Packet VS Data 5
ShortName:	VIDEO_DIP_VS_DATA_5_C
Reset:	soft
Address:	62278h-6227Bh
Name:	Transcoder Video Data Island Packet VS Data 6

ShortName:	VIDEO_DIP_VS_DATA_6_C
Reset:	soft
Address:	6227Ch-6227Fh
Name:	Transcoder Video Data Island Packet VS Data 7
ShortName:	VIDEO_DIP_VS_DATA_7_C
Reset:	soft
Address:	622A0h-622A3h
Name:	Transcoder Video Data Island Packet SPD Data 0
ShortName:	VIDEO_DIP_SPD_DATA_0_C
Reset:	soft
Address:	622A4h-622A7h
Name:	Transcoder Video Data Island Packet SPD Data 1
ShortName:	VIDEO_DIP_SPD_DATA_1_C
Reset:	soft
Address:	622A8h-622ABh
Name:	Transcoder Video Data Island Packet SPD Data 2
ShortName:	VIDEO_DIP_SPD_DATA_2_C
Reset:	soft
Address:	622ACh-622AFh
Name:	Transcoder Video Data Island Packet SPD Data 3
ShortName:	VIDEO_DIP_SPD_DATA_3_C
Reset:	soft
Address:	622B0h-622B3h
Name:	Transcoder Video Data Island Packet SPD Data 4
ShortName:	VIDEO_DIP_SPD_DATA_4_C
Reset:	soft
Address:	622B4h-622B7h
Name:	Transcoder Video Data Island Packet SPD Data 5
ShortName:	VIDEO_DIP_SPD_DATA_5_C
Reset:	soft
Address:	622B8h-622BBh
Name:	Transcoder Video Data Island Packet SPD Data 6
ShortName:	VIDEO_DIP_SPD_DATA_6_C
Reset:	soft
Address:	622BCh-622BFh
Name:	Transcoder Video Data Island Packet SPD Data 7
ShortName:	VIDEO_DIP_SPD_DATA_7_C



Reset:	soft
Address:	622E0h-622E3h
Name:	Transcoder Video Data Island Packet GMP Data 0
ShortName:	VIDEO_DIP_GMP_DATA_0_C
Reset:	soft
Address:	622E4h-622E7h
Name:	Transcoder Video Data Island Packet GMP Data 1
ShortName:	VIDEO_DIP_GMP_DATA_1_C
Reset:	soft
Address:	622E8h-622EBh
Name:	Transcoder Video Data Island Packet GMP Data 2
ShortName:	VIDEO_DIP_GMP_DATA_2_C
Reset:	soft
Address:	622ECh-622EFh
Name:	Transcoder Video Data Island Packet GMP Data 3
ShortName:	VIDEO_DIP_GMP_DATA_3_C
Reset:	soft
Address:	622F0h-622F3h
Name:	Transcoder Video Data Island Packet GMP Data 4
ShortName:	VIDEO_DIP_GMP_DATA_4_C
Reset:	soft
Address:	622F4h-622F7h
Name:	Transcoder Video Data Island Packet GMP Data 5
ShortName:	VIDEO_DIP_GMP_DATA_5_C
Reset:	soft
Address:	622F8h-622FBh
Name:	Transcoder Video Data Island Packet GMP Data 6
ShortName:	VIDEO_DIP_GMP_DATA_6_C
Reset:	soft
Address:	622FCh-622FFh
Name:	Transcoder Video Data Island Packet GMP Data 7
ShortName:	VIDEO_DIP_GMP_DATA_7_C
Reset:	soft
Address:	62300h-62303h
Name:	Transcoder Video Data Island Packet GMP Data 8
ShortName:	VIDEO_DIP_GMP_DATA_8_C
Reset:	soft



Address:	62320h-62323h
Name:	Transcoder Video Data Island Packet VSC Data 0
ShortName:	VIDEO_DIP_VSC_DATA_0_C
Reset:	soft
Address:	62324h-62327h
Name:	Transcoder Video Data Island Packet VSC Data 1
ShortName:	VIDEO_DIP_VSC_DATA_1_C
Reset:	soft
Address:	62328h-6232Bh
Name:	Transcoder Video Data Island Packet VSC Data 2
ShortName:	VIDEO_DIP_VSC_DATA_2_C
Reset:	soft
Address:	6232Ch-6232Fh
Name:	Transcoder Video Data Island Packet VSC Data 3
ShortName:	VIDEO_DIP_VSC_DATA_3_C
Reset:	soft
Address:	62330h-62333h
Name:	Transcoder Video Data Island Packet VSC Data 4
ShortName:	VIDEO_DIP_VSC_DATA_4_C
Reset:	soft
Address:	62334h-62337h
Name:	Transcoder Video Data Island Packet VSC Data 5
ShortName:	VIDEO_DIP_VSC_DATA_5_C
Reset:	soft
Address:	62338h-6233Bh
Name:	Transcoder Video Data Island Packet VSC Data 6
ShortName:	VIDEO_DIP_VSC_DATA_6_C
Reset:	soft
Address:	6233Ch-6233Fh
Name:	Transcoder Video Data Island Packet VSC Data 7
ShortName:	VIDEO_DIP_VSC_DATA_7_C
Reset:	soft
Address:	62340h-62343h
Name:	Transcoder Video Data Island Packet VSC Data 8
ShortName:	VIDEO_DIP_VSC_DATA_8_C
Reset:	soft
Address:	62484h-62487h



Name:	Transcoder Video Data Island Packet Adaptive Sync Data 0
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_0_C
Reset:	soft
Address:	62488h-6248Bh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 1
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_1_C
Reset:	soft
Address:	6248Ch-6248Fh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 2
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_2_C
Reset:	soft
Address:	62490h-62493h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 3
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_3_C
Reset:	soft
Address:	62494h-62497h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 4
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_4_C
Reset:	soft
Address:	62498h-6249Bh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 5
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_5_C
Reset:	soft
Address:	6249Ch-6249Fh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 6
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_6_C
Reset:	soft
Address:	624A0h-624A3h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 7
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_7_C
Reset:	soft
Address:	624A4h-624A7h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 8
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_8_C
Reset:	soft

Address:	63220h-63223h
Name:	Transcoder Video Data Island Packet AVI Data 0
ShortName:	VIDEO_DIP_AVI_DATA_0_D
Reset:	soft
Address:	63224h-63227h
Name:	Transcoder Video Data Island Packet AVI Data 1
ShortName:	VIDEO_DIP_AVI_DATA_1_D
Reset:	soft
Address:	63228h-6322Bh
Name:	Transcoder Video Data Island Packet AVI Data 2
ShortName:	VIDEO_DIP_AVI_DATA_2_D
Reset:	soft
Address:	6322Ch-6322Fh
Name:	Transcoder Video Data Island Packet AVI Data 3
ShortName:	VIDEO_DIP_AVI_DATA_3_D
Reset:	soft
Address:	63230h-63233h
Name:	Transcoder Video Data Island Packet AVI Data 4
ShortName:	VIDEO_DIP_AVI_DATA_4_D
Reset:	soft
Address:	63234h-63237h
Name:	Transcoder Video Data Island Packet AVI Data 5
ShortName:	VIDEO_DIP_AVI_DATA_5_D
Reset:	soft
Address:	63238h-6323Bh
Name:	Transcoder Video Data Island Packet AVI Data 6
ShortName:	VIDEO_DIP_AVI_DATA_6_D
Reset:	soft
Address:	6323Ch-6323Fh
Name:	Transcoder Video Data Island Packet AVI Data 7
ShortName:	VIDEO_DIP_AVI_DATA_7_D
Reset:	soft
Address:	63260h-63263h
Name:	Transcoder Video Data Island Packet VS Data 0
ShortName:	VIDEO_DIP_VS_DATA_0_D
Reset:	soft



Address:	63264h-63267h
Name:	Transcoder Video Data Island Packet VS Data 1
ShortName:	VIDEO_DIP_VS_DATA_1_D
Reset:	soft
Address:	63268h-6326Bh
Name:	Transcoder Video Data Island Packet VS Data 2
ShortName:	VIDEO_DIP_VS_DATA_2_D
Reset:	soft
Address:	6326Ch-6326Fh
Name:	Transcoder Video Data Island Packet VS Data 3
ShortName:	VIDEO_DIP_VS_DATA_3_D
Reset:	soft
Address:	63270h-63273h
Name:	Transcoder Video Data Island Packet VS Data 4
ShortName:	VIDEO_DIP_VS_DATA_4_D
Reset:	soft
Address:	63274h-63277h
Name:	Transcoder Video Data Island Packet VS Data 5
ShortName:	VIDEO_DIP_VS_DATA_5_D
Reset:	soft
Address:	63278h-6327Bh
Name:	Transcoder Video Data Island Packet VS Data 6
ShortName:	VIDEO_DIP_VS_DATA_6_D
Reset:	soft
Address:	6327Ch-6327Fh
Name:	Transcoder Video Data Island Packet VS Data 7
ShortName:	VIDEO_DIP_VS_DATA_7_D
Reset:	soft
Address:	632A0h-632A3h
Name:	Transcoder Video Data Island Packet SPD Data 0
ShortName:	VIDEO_DIP_SPD_DATA_0_D
Reset:	soft
Address:	632A4h-632A7h
Name:	Transcoder Video Data Island Packet SPD Data 1
ShortName:	VIDEO_DIP_SPD_DATA_1_D
Reset:	soft
Address:	632A8h-632ABh

Name:	Transcoder Video Data Island Packet SPD Data 2
ShortName:	VIDEO_DIP_SPD_DATA_2_D
Reset:	soft
Address:	632ACh-632AFh
Name:	Transcoder Video Data Island Packet SPD Data 3
ShortName:	VIDEO_DIP_SPD_DATA_3_D
Reset:	soft
Address:	632B0h-632B3h
Name:	Transcoder Video Data Island Packet SPD Data 4
ShortName:	VIDEO_DIP_SPD_DATA_4_D
Reset:	soft
Address:	632B4h-632B7h
Name:	Transcoder Video Data Island Packet SPD Data 5
ShortName:	VIDEO_DIP_SPD_DATA_5_D
Reset:	soft
Address:	632B8h-632BBh
Name:	Transcoder Video Data Island Packet SPD Data 6
ShortName:	VIDEO_DIP_SPD_DATA_6_D
Reset:	soft
Address:	632BCh-632BFh
Name:	Transcoder Video Data Island Packet SPD Data 7
ShortName:	VIDEO_DIP_SPD_DATA_7_D
Reset:	soft
Address:	632E0h-632E3h
Name:	Transcoder Video Data Island Packet GMP Data 0
ShortName:	VIDEO_DIP_GMP_DATA_0_D
Reset:	soft
Address:	632E4h-632E7h
Name:	Transcoder Video Data Island Packet GMP Data 1
ShortName:	VIDEO_DIP_GMP_DATA_1_D
Reset:	soft
Address:	632E8h-632EBh
Name:	Transcoder Video Data Island Packet GMP Data 2
ShortName:	VIDEO_DIP_GMP_DATA_2_D
Reset:	soft
Address:	632ECh-632EFh
Name:	Transcoder Video Data Island Packet GMP Data 3



ShortName:	VIDEO_DIP_GMP_DATA_3_D
Reset:	soft
Address:	632F0h-632F3h
Name:	Transcoder Video Data Island Packet GMP Data 4
ShortName:	VIDEO_DIP_GMP_DATA_4_D
Reset:	soft
Address:	632F4h-632F7h
Name:	Transcoder Video Data Island Packet GMP Data 5
ShortName:	VIDEO_DIP_GMP_DATA_5_D
Reset:	soft
Address:	632F8h-632FBh
Name:	Transcoder Video Data Island Packet GMP Data 6
ShortName:	VIDEO_DIP_GMP_DATA_6_D
Reset:	soft
Address:	632FCh-632FFh
Name:	Transcoder Video Data Island Packet GMP Data 7
ShortName:	VIDEO_DIP_GMP_DATA_7_D
Reset:	soft
Address:	63300h-63303h
Name:	Transcoder Video Data Island Packet GMP Data 8
ShortName:	VIDEO_DIP_GMP_DATA_8_D
Reset:	soft
Address:	63320h-63323h
Name:	Transcoder Video Data Island Packet VSC Data 0
ShortName:	VIDEO_DIP_VSC_DATA_0_D
Reset:	soft
Address:	63324h-63327h
Name:	Transcoder Video Data Island Packet VSC Data 1
ShortName:	VIDEO_DIP_VSC_DATA_1_D
Reset:	soft
Address:	63328h-6332Bh
Name:	Transcoder Video Data Island Packet VSC Data 2
ShortName:	VIDEO_DIP_VSC_DATA_2_D
Reset:	soft
Address:	6332Ch-6332Fh
Name:	Transcoder Video Data Island Packet VSC Data 3
ShortName:	VIDEO_DIP_VSC_DATA_3_D

Reset:	soft
Address:	63330h-63333h
Name:	Transcoder Video Data Island Packet VSC Data 4
ShortName:	VIDEO_DIP_VSC_DATA_4_D
Reset:	soft
Address:	63334h-63337h
Name:	Transcoder Video Data Island Packet VSC Data 5
ShortName:	VIDEO_DIP_VSC_DATA_5_D
Reset:	soft
Address:	63338h-6333Bh
Name:	Transcoder Video Data Island Packet VSC Data 6
ShortName:	VIDEO_DIP_VSC_DATA_6_D
Reset:	soft
Address:	6333Ch-6333Fh
Name:	Transcoder Video Data Island Packet VSC Data 7
ShortName:	VIDEO_DIP_VSC_DATA_7_D
Reset:	soft
Address:	63340h-63343h
Name:	Transcoder Video Data Island Packet VSC Data 8
ShortName:	VIDEO_DIP_VSC_DATA_8_D
Reset:	soft
Address:	63484h-63487h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 0
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_0_D
Reset:	soft
Address:	63488h-6348Bh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 1
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_1_D
Reset:	soft
Address:	6348Ch-6348Fh
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 2
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_2_D
Reset:	soft
Address:	63490h-63493h
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 3
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_3_D
Reset:	soft



Address:	63494h-63497h		
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 4		
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_4_D		
Reset:	soft		
Address:	63498h-6349Bh		
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 5		
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_5_D		
Reset:	soft		
Address:	6349Ch-6349Fh		
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 6		
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_6_D		
Reset:	soft		
Address:	634A0h-634A3h		
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 7		
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_7_D		
Reset:	soft		
Address:	634A4h-634A7h		
Name:	Transcoder Video Data Island Packet Adaptive Sync Data 8		
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_DATA_8_D		
Reset:	soft		
There are multiple instances of this register format per DIP type and per transcoder.			
DWord	Bit	Description	
0	31:0	<b>Video DIP DATA</b>	
		Access:	Double Buffered
		This field contains the video DIP data to be transmitted.	
		<b>Restriction</b>	
		Data should be loaded before enabling the transmission through the DIP type enable bit.	



## VIDEO\_DIP\_DRM\_DATA

VIDEO_DIP_DRM_DATA - VIDEO_DIP_DRM_DATA	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	60440h-60443h
Name:	Transcoder Video Data Island Packet for DRM 0
ShortName:	VIDEO_DIP_DRM_DATA_0_A
Reset:	soft
Address:	60444h-60447h
Name:	Transcoder Video Data Island Packet for DRM 1
ShortName:	VIDEO_DIP_DRM_DATA_1_A
Reset:	soft
Address:	60448h-6044Bh
Name:	Transcoder Video Data Island Packet for DRM 2
ShortName:	VIDEO_DIP_DRM_DATA_2_A
Reset:	soft
Address:	6044Ch-6044Fh
Name:	Transcoder Video Data Island Packet for DRM 3
ShortName:	VIDEO_DIP_DRM_DATA_3_A
Reset:	soft
Address:	60450h-60453h
Name:	Transcoder Video Data Island Packet for DRM 4
ShortName:	VIDEO_DIP_DRM_DATA_4_A
Reset:	soft
Address:	60454h-60457h
Name:	Transcoder Video Data Island Packet for DRM 5
ShortName:	VIDEO_DIP_DRM_DATA_5_A
Reset:	soft
Address:	60458h-6045Bh
Name:	Transcoder Video Data Island Packet for DRM 6
ShortName:	VIDEO_DIP_DRM_DATA_6_A
Reset:	soft
Address:	6045Ch-6045Fh
Name:	Transcoder Video Data Island Packet for DRM 7



## VIDEO\_DIP\_DRM\_DATA - VIDEO\_DIP\_DRM\_DATA

ShortName:	VIDEO_DIP_DRM_DATA_7_A
Reset:	soft
Address:	61440h-61443h
Name:	Transcoder Video Data Island Packet for DRM 0
ShortName:	VIDEO_DIP_DRM_DATA_0_B
Reset:	soft
Address:	61444h-61447h
Name:	Transcoder Video Data Island Packet for DRM 1
ShortName:	VIDEO_DIP_DRM_DATA_1_B
Reset:	soft
Address:	61448h-6144Bh
Name:	Transcoder Video Data Island Packet for DRM 2
ShortName:	VIDEO_DIP_DRM_DATA_2_B
Reset:	soft
Address:	6144Ch-6144Fh
Name:	Transcoder Video Data Island Packet for DRM 3
ShortName:	VIDEO_DIP_DRM_DATA_3_B
Reset:	soft
Address:	61450h-61453h
Name:	Transcoder Video Data Island Packet for DRM 4
ShortName:	VIDEO_DIP_DRM_DATA_4_B
Reset:	soft
Address:	61454h-61457h
Name:	Transcoder Video Data Island Packet for DRM 5
ShortName:	VIDEO_DIP_DRM_DATA_5_B
Reset:	soft
Address:	61458h-6145Bh
Name:	Transcoder Video Data Island Packet for DRM 6
ShortName:	VIDEO_DIP_DRM_DATA_6_B
Reset:	soft
Address:	6145Ch-6145Fh
Name:	Transcoder Video Data Island Packet for DRM 7
ShortName:	VIDEO_DIP_DRM_DATA_7_B
Reset:	soft
Address:	62440h-62443h
Name:	Transcoder Video Data Island Packet for DRM 0

## VIDEO\_DIP\_DRM\_DATA - VIDEO\_DIP\_DRM\_DATA

ShortName:	VIDEO_DIP_DRM_DATA_0_C
Reset:	soft
Address:	62444h-62447h
Name:	Transcoder Video Data Island Packet for DRM 1
ShortName:	VIDEO_DIP_DRM_DATA_1_C
Reset:	soft
Address:	62448h-6244Bh
Name:	Transcoder Video Data Island Packet for DRM 2
ShortName:	VIDEO_DIP_DRM_DATA_2_C
Reset:	soft
Address:	6244Ch-6244Fh
Name:	Transcoder Video Data Island Packet for DRM 3
ShortName:	VIDEO_DIP_DRM_DATA_3_C
Reset:	soft
Address:	62450h-62453h
Name:	Transcoder Video Data Island Packet for DRM 4
ShortName:	VIDEO_DIP_DRM_DATA_4_C
Reset:	soft
Address:	62454h-62457h
Name:	Transcoder Video Data Island Packet for DRM 5
ShortName:	VIDEO_DIP_DRM_DATA_5_C
Reset:	soft
Address:	62458h-6245Bh
Name:	Transcoder Video Data Island Packet for DRM 6
ShortName:	VIDEO_DIP_DRM_DATA_6_C
Reset:	soft
Address:	6245Ch-6245Fh
Name:	Transcoder Video Data Island Packet for DRM 7
ShortName:	VIDEO_DIP_DRM_DATA_7_C
Reset:	soft
Address:	63440h-63443h
Name:	Transcoder Video Data Island Packet for DRM 0
ShortName:	VIDEO_DIP_DRM_DATA_0_D
Reset:	soft
Address:	63444h-63447h
Name:	Transcoder Video Data Island Packet for DRM 1



## VIDEO\_DIP\_DRM\_DATA - VIDEO\_DIP\_DRM\_DATA

ShortName:	VIDEO_DIP_DRM_DATA_1_D		
Reset:	soft		
Address:	63448h-6344Bh		
Name:	Transcoder Video Data Island Packet for DRM 2		
ShortName:	VIDEO_DIP_DRM_DATA_2_D		
Reset:	soft		
Address:	6344Ch-6344Fh		
Name:	Transcoder Video Data Island Packet for DRM 3		
ShortName:	VIDEO_DIP_DRM_DATA_3_D		
Reset:	soft		
Address:	63450h-63453h		
Name:	Transcoder Video Data Island Packet for DRM 4		
ShortName:	VIDEO_DIP_DRM_DATA_4_D		
Reset:	soft		
Address:	63454h-63457h		
Name:	Transcoder Video Data Island Packet for DRM 5		
ShortName:	VIDEO_DIP_DRM_DATA_5_D		
Reset:	soft		
Address:	63458h-6345Bh		
Name:	Transcoder Video Data Island Packet for DRM 6		
ShortName:	VIDEO_DIP_DRM_DATA_6_D		
Reset:	soft		
Address:	6345Ch-6345Fh		
Name:	Transcoder Video Data Island Packet for DRM 7		
ShortName:	VIDEO_DIP_DRM_DATA_7_D		
Reset:	soft		
HDMI 2.0 DRM Infoframe DIP data.			
DWord	Bit	Description	
0	31:0	<b>DRM DIP data</b>	
		Access:	Double Buffered

## VIDEO\_DIP\_DRM\_ECC

VIDEO_DIP_DRM_ECC - VIDEO_DIP_DRM_ECC	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
Address:	60460h-60463h
Name:	Transcoder Video Data Island Packet for DRM ECC 0
ShortName:	VIDEO_DIP_DRM_ECC_0_A
Reset:	soft
Address:	60464h-60467h
Name:	Transcoder Video Data Island Packet for DRM ECC 1
ShortName:	VIDEO_DIP_DRM_ECC_1_A
Reset:	soft
Address:	61460h-61463h
Name:	Transcoder Video Data Island Packet for DRM ECC 0
ShortName:	VIDEO_DIP_DRM_ECC_0_B
Reset:	soft
Address:	61464h-61467h
Name:	Transcoder Video Data Island Packet for DRM ECC 1
ShortName:	VIDEO_DIP_DRM_ECC_1_B
Reset:	soft
Address:	62460h-62463h
Name:	Transcoder Video Data Island Packet for DRM ECC 0
ShortName:	VIDEO_DIP_DRM_ECC_0_C
Reset:	soft
Address:	62464h-62467h
Name:	Transcoder Video Data Island Packet for DRM ECC 1
ShortName:	VIDEO_DIP_DRM_ECC_1_C
Reset:	soft
Address:	63460h-63463h
Name:	Transcoder Video Data Island Packet for DRM ECC 0
ShortName:	VIDEO_DIP_DRM_ECC_0_D
Reset:	soft
Address:	63464h-63467h
Name:	Transcoder Video Data Island Packet for DRM ECC 1



## VIDEO\_DIP\_DRM\_ECC - VIDEO\_DIP\_DRM\_ECC

ShortName: VIDEO\_DIP\_DRM\_ECC\_1\_D

Reset: soft

HDMI 2.0 DRM Infoframe ECC data.

DWord	Bit	Description
0	31:0	<b>DRM ECC data</b>
		Access: RO

## VIDEO\_DIP\_ECC

<b>VIDEO_DIP_ECC</b>	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
Address:	60240h-60243h
Name:	Transcoder Video Data Island Packet AVI ECC 0
ShortName:	VIDEO_DIP_AVI_ECC_0_A
Reset:	soft
Address:	60244h-60247h
Name:	Transcoder Video Data Island Packet AVI ECC 1
ShortName:	VIDEO_DIP_AVI_ECC_1_A
Reset:	soft
Address:	60280h-60283h
Name:	Transcoder Video Data Island Packet VS ECC 0
ShortName:	VIDEO_DIP_VS_ECC_0_A
Reset:	soft
Address:	60284h-60287h
Name:	Transcoder Video Data Island Packet VS ECC 1
ShortName:	VIDEO_DIP_VS_ECC_1_A
Reset:	soft
Address:	602C0h-602C3h
Name:	Transcoder Video Data Island Packet SPD ECC 0
ShortName:	VIDEO_DIP_SPD_ECC_0_A
Reset:	soft
Address:	602C4h-602C7h
Name:	Transcoder Video Data Island Packet SPD ECC 1
ShortName:	VIDEO_DIP_SPD_ECC_1_A
Reset:	soft
Address:	602D0h-602D3h
Name:	Transcoder Video Data Island Packet VSC ECC COG2 0
ShortName:	VIDEO_DIP_VSC_ECC_COG2_0_A
Reset:	soft
Address:	602D4h-602D7h
Name:	Transcoder Video Data Island Packet VSC ECC COG2 1



VIDEO_DIP_ECC	
ShortName:	VIDEO_DIP_VSC_ECC_COG2_1_A
Reset:	soft
Address:	602D8h-602DBh
Name:	Transcoder Video Data Island Packet VSC ECC COG2 2
ShortName:	VIDEO_DIP_VSC_ECC_COG2_2_A
Reset:	soft
Address:	60304h-60307h
Name:	Transcoder Video Data Island Packet GMP ECC 0
ShortName:	VIDEO_DIP_GMP_ECC_0_A
Reset:	soft
Address:	60308h-6030Bh
Name:	Transcoder Video Data Island Packet GMP ECC 1
ShortName:	VIDEO_DIP_GMP_ECC_1_A
Reset:	soft
Address:	6030Ch-6030Fh
Name:	Transcoder Video Data Island Packet GMP ECC 2
ShortName:	VIDEO_DIP_GMP_ECC_2_A
Reset:	soft
Address:	60310h-60313h
Name:	Transcoder Video Data Island Packet GMP ECC 3
ShortName:	VIDEO_DIP_GMP_ECC_3_A
Reset:	soft
Address:	60314h-60317h
Name:	Transcoder Video Data Island Packet GMP ECC 4
ShortName:	VIDEO_DIP_GMP_ECC_4_A
Reset:	soft
Address:	60344h-60347h
Name:	Transcoder Video Data Island Packet VSC ECC 0
ShortName:	VIDEO_DIP_VSC_ECC_0_A
Reset:	soft
Address:	60348h-6034Bh
Name:	Transcoder Video Data Island Packet VSC ECC 1
ShortName:	VIDEO_DIP_VSC_ECC_1_A
Reset:	soft
Address:	6034Ch-6034Fh
Name:	Transcoder Video Data Island Packet VSC ECC 2



<b>VIDEO_DIP_ECC</b>	
ShortName:	VIDEO_DIP_VSC_ECC_2_A
Reset:	soft
Address:	604A8h-604ABh
Name:	Transcoder Video Data Island Packet Adaptive Sync ECC 0
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_ECC_0_A
Reset:	soft
Address:	604ACh-604AFh
Name:	Transcoder Video Data Island Packet Adaptive Sync ECC 1
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_ECC_1_A
Reset:	soft
Address:	604B0h-604B3h
Name:	Transcoder Video Data Island Packet Adaptive Sync ECC 2
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_ECC_2_A
Reset:	soft
Address:	61240h-61243h
Name:	Transcoder Video Data Island Packet AVI ECC 0
ShortName:	VIDEO_DIP_AVI_ECC_0_B
Reset:	soft
Address:	61244h-61247h
Name:	Transcoder Video Data Island Packet AVI ECC 1
ShortName:	VIDEO_DIP_AVI_ECC_1_B
Reset:	soft
Address:	61280h-61283h
Name:	Transcoder Video Data Island Packet VS ECC 0
ShortName:	VIDEO_DIP_VS_ECC_0_B
Reset:	soft
Address:	61284h-61287h
Name:	Transcoder Video Data Island Packet VS ECC 1
ShortName:	VIDEO_DIP_VS_ECC_1_B
Reset:	soft
Address:	612C0h-612C3h
Name:	Transcoder Video Data Island Packet SPD ECC 0
ShortName:	VIDEO_DIP_SPD_ECC_0_B
Reset:	soft
Address:	612C4h-612C7h
Name:	Transcoder Video Data Island Packet SPD ECC 1



VIDEO_DIP_ECC	
ShortName:	VIDEO_DIP_SPD_ECC_1_B
Reset:	soft
Address:	612D0h-612D3h
Name:	Transcoder Video Data Island Packet VSC ECC COG2 0
ShortName:	VIDEO_DIP_VSC_ECC_COG2_0_B
Reset:	soft
Address:	612D4h-612D7h
Name:	Transcoder Video Data Island Packet VSC ECC COG2 1
ShortName:	VIDEO_DIP_VSC_ECC_COG2_1_B
Reset:	soft
Address:	612D8h-612DBh
Name:	Transcoder Video Data Island Packet VSC ECC COG2 2
ShortName:	VIDEO_DIP_VSC_ECC_COG2_2_B
Reset:	soft
Address:	61304h-61307h
Name:	Transcoder Video Data Island Packet GMP ECC 0
ShortName:	VIDEO_DIP_GMP_ECC_0_B
Reset:	soft
Address:	61308h-6130Bh
Name:	Transcoder Video Data Island Packet GMP ECC 1
ShortName:	VIDEO_DIP_GMP_ECC_1_B
Reset:	soft
Address:	6130Ch-6130Fh
Name:	Transcoder Video Data Island Packet GMP ECC 2
ShortName:	VIDEO_DIP_GMP_ECC_2_B
Reset:	soft
Address:	61310h-61313h
Name:	Transcoder Video Data Island Packet GMP ECC 3
ShortName:	VIDEO_DIP_GMP_ECC_3_B
Reset:	soft
Address:	61314h-61317h
Name:	Transcoder Video Data Island Packet GMP ECC 4
ShortName:	VIDEO_DIP_GMP_ECC_4_B
Reset:	soft
Address:	61344h-61347h
Name:	Transcoder Video Data Island Packet VSC ECC 0

<b>VIDEO_DIP_ECC</b>	
ShortName:	VIDEO_DIP_VSC_ECC_0_B
Reset:	soft
Address:	61348h-6134Bh
Name:	Transcoder Video Data Island Packet VSC ECC 1
ShortName:	VIDEO_DIP_VSC_ECC_1_B
Reset:	soft
Address:	6134Ch-6134Fh
Name:	Transcoder Video Data Island Packet VSC ECC 2
ShortName:	VIDEO_DIP_VSC_ECC_2_B
Reset:	soft
Address:	614A8h-614ABh
Name:	Transcoder Video Data Island Packet Adaptive Sync ECC 0
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_ECC_0_B
Reset:	soft
Address:	614ACh-614AFh
Name:	Transcoder Video Data Island Packet Adaptive Sync ECC 1
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_ECC_1_B
Reset:	soft
Address:	614B0h-614B3h
Name:	Transcoder Video Data Island Packet Adaptive Sync ECC 2
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_ECC_2_B
Reset:	soft
Address:	62240h-62243h
Name:	Transcoder Video Data Island Packet AVI ECC 0
ShortName:	VIDEO_DIP_AVI_ECC_0_C
Reset:	soft
Address:	62244h-62247h
Name:	Transcoder Video Data Island Packet AVI ECC 1
ShortName:	VIDEO_DIP_AVI_ECC_1_C
Reset:	soft
Address:	62280h-62283h
Name:	Transcoder Video Data Island Packet VS ECC 0
ShortName:	VIDEO_DIP_VS_ECC_0_C
Reset:	soft



Address:	62284h-62287h
Name:	Transcoder Video Data Island Packet VS ECC 1
ShortName:	VIDEO_DIP_VS_ECC_1_C
Reset:	soft
Address:	622C0h-622C3h
Name:	Transcoder Video Data Island Packet SPD ECC 0
ShortName:	VIDEO_DIP_SPD_ECC_0_C
Reset:	soft
Address:	622C4h-622C7h
Name:	Transcoder Video Data Island Packet SPD ECC 1
ShortName:	VIDEO_DIP_SPD_ECC_1_C
Reset:	soft
Address:	622D0h-622D3h
Name:	Transcoder Video Data Island Packet VSC ECC COG2 0
ShortName:	VIDEO_DIP_VSC_ECC_COG2_0_C
Reset:	soft
Address:	622D4h-622D7h
Name:	Transcoder Video Data Island Packet VSC ECC COG2 1
ShortName:	VIDEO_DIP_VSC_ECC_COG2_1_C
Reset:	soft
Address:	622D8h-622DBh
Name:	Transcoder Video Data Island Packet VSC ECC COG2 2
ShortName:	VIDEO_DIP_VSC_ECC_COG2_2_C
Reset:	soft
Address:	62304h-62307h
Name:	Transcoder Video Data Island Packet GMP ECC 0
ShortName:	VIDEO_DIP_GMP_ECC_0_C
Reset:	soft
Address:	62308h-6230Bh
Name:	Transcoder Video Data Island Packet GMP ECC 1
ShortName:	VIDEO_DIP_GMP_ECC_1_C
Reset:	soft
Address:	6230Ch-6230Fh
Name:	Transcoder Video Data Island Packet GMP ECC 2
ShortName:	VIDEO_DIP_GMP_ECC_2_C
Reset:	soft

Address:	62310h-62313h
Name:	Transcoder Video Data Island Packet GMP ECC 3
ShortName:	VIDEO_DIP_GMP_ECC_3_C
Reset:	soft
Address:	62314h-62317h
Name:	Transcoder Video Data Island Packet GMP ECC 4
ShortName:	VIDEO_DIP_GMP_ECC_4_C
Reset:	soft
Address:	62344h-62347h
Name:	Transcoder Video Data Island Packet VSC ECC 0
ShortName:	VIDEO_DIP_VSC_ECC_0_C
Reset:	soft
Address:	62348h-6234Bh
Name:	Transcoder Video Data Island Packet VSC ECC 1
ShortName:	VIDEO_DIP_VSC_ECC_1_C
Reset:	soft
Address:	6234Ch-6234Fh
Name:	Transcoder Video Data Island Packet VSC ECC 2
ShortName:	VIDEO_DIP_VSC_ECC_2_C
Reset:	soft
Address:	624A8h-624ABh
Name:	Transcoder Video Data Island Packet Adaptive Sync ECC 0
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_ECC_0_C
Reset:	soft
Address:	624ACh-624AFh
Name:	Transcoder Video Data Island Packet Adaptive Sync ECC 1
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_ECC_1_C
Reset:	soft
Address:	624B0h-624B3h
Name:	Transcoder Video Data Island Packet Adaptive Sync ECC 2
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_ECC_2_C
Reset:	soft
Address:	63240h-63243h
Name:	Transcoder Video Data Island Packet AVI ECC 0
ShortName:	VIDEO_DIP_AVI_ECC_0_D
Reset:	soft



Address:	63244h-63247h
Name:	Transcoder Video Data Island Packet AVI ECC 1
ShortName:	VIDEO_DIP_AVI_ECC_1_D
Reset:	soft
Address:	63280h-63283h
Name:	Transcoder Video Data Island Packet VS ECC 0
ShortName:	VIDEO_DIP_VS_ECC_0_D
Reset:	soft
Address:	63284h-63287h
Name:	Transcoder Video Data Island Packet VS ECC 1
ShortName:	VIDEO_DIP_VS_ECC_1_D
Reset:	soft
Address:	632C0h-632C3h
Name:	Transcoder Video Data Island Packet SPD ECC 0
ShortName:	VIDEO_DIP_SPD_ECC_0_D
Reset:	soft
Address:	632C4h-632C7h
Name:	Transcoder Video Data Island Packet SPD ECC 1
ShortName:	VIDEO_DIP_SPD_ECC_1_D
Reset:	soft
Address:	632D0h-632D3h
Name:	Transcoder Video Data Island Packet VSC ECC COG2 0
ShortName:	VIDEO_DIP_VSC_ECC_COG2_0_D
Reset:	soft
Address:	632D4h-632D7h
Name:	Transcoder Video Data Island Packet VSC ECC COG2 1
ShortName:	VIDEO_DIP_VSC_ECC_COG2_1_D
Reset:	soft
Address:	632D8h-632DBh
Name:	Transcoder Video Data Island Packet VSC ECC COG2 2
ShortName:	VIDEO_DIP_VSC_ECC_COG2_2_D
Reset:	soft
Address:	63304h-63307h
Name:	Transcoder Video Data Island Packet GMP ECC 0
ShortName:	VIDEO_DIP_GMP_ECC_0_D
Reset:	soft

Address:	63308h-6330Bh
Name:	Transcoder Video Data Island Packet GMP ECC 1
ShortName:	VIDEO_DIP_GMP_ECC_1_D
Reset:	soft
Address:	6330Ch-6330Fh
Name:	Transcoder Video Data Island Packet GMP ECC 2
ShortName:	VIDEO_DIP_GMP_ECC_2_D
Reset:	soft
Address:	63310h-63313h
Name:	Transcoder Video Data Island Packet GMP ECC 3
ShortName:	VIDEO_DIP_GMP_ECC_3_D
Reset:	soft
Address:	63314h-63317h
Name:	Transcoder Video Data Island Packet GMP ECC 4
ShortName:	VIDEO_DIP_GMP_ECC_4_D
Reset:	soft
Address:	63344h-63347h
Name:	Transcoder Video Data Island Packet VSC ECC 0
ShortName:	VIDEO_DIP_VSC_ECC_0_D
Reset:	soft
Address:	63348h-6334Bh
Name:	Transcoder Video Data Island Packet VSC ECC 1
ShortName:	VIDEO_DIP_VSC_ECC_1_D
Reset:	soft
Address:	6334Ch-6334Fh
Name:	Transcoder Video Data Island Packet VSC ECC 2
ShortName:	VIDEO_DIP_VSC_ECC_2_D
Reset:	soft
Address:	634A8h-634ABh
Name:	Transcoder Video Data Island Packet Adaptive Sync ECC 0
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_ECC_0_D
Reset:	soft
Address:	634ACh-634AFh
Name:	Transcoder Video Data Island Packet Adaptive Sync ECC 1
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_ECC_1_D
Reset:	soft



Address:	634B0h-634B3h					
Name:	Transcoder Video Data Island Packet Adaptive Sync ECC 2					
ShortName:	VIDEO_DIP_ADAPTIVE_SYNC_ECC_2_D					
Reset:	soft					
There are multiple instances of this register format per DIP type and per transcoder.						
DWord	Bit	Description				
0	31:0	<b>Video DIP ECC</b> <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td colspan="2">This field contains the video DIP ECC value for read back.</td></tr></table>	Access:	RO	This field contains the video DIP ECC value for read back.	
Access:	RO					
This field contains the video DIP ECC value for read back.						



## VIDEO\_DIP\_GCP

VIDEO_DIP_GCP											
Register Space:	MMIO: 0/2/0										
Access:	R/W										
Size (in bits):	32										
Address:	60210h-60213h										
Name:	Transcoder Video Data Island Packet GCP										
ShortName:	VIDEO_DIP_GCP_A										
Reset:	soft										
Address:	61210h-61213h										
Name:	Transcoder Video Data Island Packet GCP										
ShortName:	VIDEO_DIP_GCP_B										
Reset:	soft										
Address:	62210h-62213h										
Name:	Transcoder Video Data Island Packet GCP										
ShortName:	VIDEO_DIP_GCP_C										
Reset:	soft										
Address:	63210h-63213h										
Name:	Transcoder Video Data Island Packet GCP										
ShortName:	VIDEO_DIP_GCP_D										
Reset:	soft										
DWord	Bit	Description									
0	31:3	<b>Reserved</b>									
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
2		<b>GCP color indication</b>									
		<table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table>	Access:	Double Buffered							
		Access:	Double Buffered								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Don't Indicate</td> <td>Don't indicate color depth. CD and PP bits in GCP set to zero.</td> </tr> <tr> <td>1b</td> <td>Indicate</td> <td>Indicate color depth using CD bits in GCP. The color depth value comes from the TRANS_DDI_FUNC_CTL register.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Don't Indicate	Don't indicate color depth. CD and PP bits in GCP set to zero.	1b	Indicate	Indicate color depth using CD bits in GCP. The color depth value comes from the TRANS_DDI_FUNC_CTL register.
		Value	Name	Description							
0b	Don't Indicate	Don't indicate color depth. CD and PP bits in GCP set to zero.									
1b	Indicate	Indicate color depth using CD bits in GCP. The color depth value comes from the TRANS_DDI_FUNC_CTL register.									
<b>Restriction</b>											
This bit must be set when in HDMI deep color (>8 BPC) mode.											

## VIDEO\_DIP\_GCP

1	<b>GCP default phase enable</b>																						
	Access:	Double Buffered																					
	<p>GCP default phase indicates that video timings meet alignment requirements such that the following conditions are met:</p> <ol style="list-style-type: none"> <li>1. Htotal is a multiple of the value given in the table below</li> <li>2. Hactive is an even number</li> <li>3. Front and back porches for Hsync are even numbers</li> <li>4. Vsync always starts on an even-numbered pixel within a line in interlaced modes (starting counting with 0)</li> </ol>																						
	<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th style="width: 10%;">BPC</th> <th style="width: 40%;">Color Format</th> <th style="width: 50%;">Htotal Multiple Requirement</th> </tr> </thead> <tbody> <tr> <td>8</td> <td>RGB</td> <td>2</td> </tr> <tr> <td>8</td> <td>YUV420</td> <td>4</td> </tr> <tr> <td>10</td> <td>RGB</td> <td>4</td> </tr> <tr> <td>10</td> <td>YUV420</td> <td>8</td> </tr> <tr> <td>12</td> <td>RGB</td> <td>2</td> </tr> <tr> <td>12</td> <td>YUV420</td> <td>4</td> </tr> </tbody> </table>		BPC	Color Format	Htotal Multiple Requirement	8	RGB	2	8	YUV420	4	10	RGB	4	10	YUV420	8	12	RGB	2	12	YUV420	4
BPC	Color Format	Htotal Multiple Requirement																					
8	RGB	2																					
8	YUV420	4																					
10	RGB	4																					
10	YUV420	8																					
12	RGB	2																					
12	YUV420	4																					
	<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Clear</td> <td>Default phase bit in GCP is cleared.</td> </tr> <tr> <td>1b</td> <td>Set</td> <td>Default phase bit in GCP is set.</td> </tr> </tbody> </table>		Value	Name	Description	0b	Clear	Default phase bit in GCP is cleared.	1b	Set	Default phase bit in GCP is set.												
Value	Name	Description																					
0b	Clear	Default phase bit in GCP is cleared.																					
1b	Set	Default phase bit in GCP is set.																					
	<b>Restriction</b>																						
	Do not set this bit if these requirements are not met.																						
0	<b>Reserved</b>																						
	Access:	R/W																					

## VIDEO\_DIP\_PPS\_DATA

VIDEO_DIP_PPS_DATA	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	60350h-60353h
Name:	Transcoder Video Data Island Packet for PPS 0
ShortName:	VIDEO_DIP_PPS_DATA_0_A
Reset:	soft
Address:	60354h-60357h
Name:	Transcoder Video Data Island Packet for PPS 1
ShortName:	VIDEO_DIP_PPS_DATA_1_A
Reset:	soft
Address:	60358h-6035Bh
Name:	Transcoder Video Data Island Packet for PPS 2
ShortName:	VIDEO_DIP_PPS_DATA_2_A
Reset:	soft
Address:	6035Ch-6035Fh
Name:	Transcoder Video Data Island Packet for PPS 3
ShortName:	VIDEO_DIP_PPS_DATA_3_A
Reset:	soft
Address:	60360h-60363h
Name:	Transcoder Video Data Island Packet for PPS 4
ShortName:	VIDEO_DIP_PPS_DATA_4_A
Reset:	soft
Address:	60364h-60367h
Name:	Transcoder Video Data Island Packet for PPS 5
ShortName:	VIDEO_DIP_PPS_DATA_5_A
Reset:	soft
Address:	60368h-6036Bh
Name:	Transcoder Video Data Island Packet for PPS 6
ShortName:	VIDEO_DIP_PPS_DATA_6_A
Reset:	soft
Address:	6036Ch-6036Fh
Name:	Transcoder Video Data Island Packet for PPS 7
ShortName:	VIDEO_DIP_PPS_DATA_7_A



VIDEO_DIP_PPS_DATA	
Reset:	soft
Address:	60370h-60373h
Name:	Transcoder Video Data Island Packet for PPS 8
ShortName:	VIDEO_DIP_PPS_DATA_8_A
Reset:	soft
Address:	60374h-60377h
Name:	Transcoder Video Data Island Packet for PPS 9
ShortName:	VIDEO_DIP_PPS_DATA_9_A
Reset:	soft
Address:	60378h-6037Bh
Name:	Transcoder Video Data Island Packet for PPS 10
ShortName:	VIDEO_DIP_PPS_DATA_10_A
Reset:	soft
Address:	6037Ch-6037Fh
Name:	Transcoder Video Data Island Packet for PPS 11
ShortName:	VIDEO_DIP_PPS_DATA_11_A
Reset:	soft
Address:	60380h-60383h
Name:	Transcoder Video Data Island Packet for PPS 12
ShortName:	VIDEO_DIP_PPS_DATA_12_A
Reset:	soft
Address:	60384h-60387h
Name:	Transcoder Video Data Island Packet for PPS 13
ShortName:	VIDEO_DIP_PPS_DATA_13_A
Reset:	soft
Address:	60388h-6038Bh
Name:	Transcoder Video Data Island Packet for PPS 14
ShortName:	VIDEO_DIP_PPS_DATA_14_A
Reset:	soft
Address:	6038Ch-6038Fh
Name:	Transcoder Video Data Island Packet for PPS 15
ShortName:	VIDEO_DIP_PPS_DATA_15_A
Reset:	soft
Address:	60390h-60393h
Name:	Transcoder Video Data Island Packet for PPS 16
ShortName:	VIDEO_DIP_PPS_DATA_16_A

<b>VIDEO_DIP_PPS_DATA</b>	
Reset:	soft
Address:	60394h-60397h
Name:	Transcoder Video Data Island Packet for PPS 17
ShortName:	VIDEO_DIP_PPS_DATA_17_A
Reset:	soft
Address:	60398h-6039Bh
Name:	Transcoder Video Data Island Packet for PPS 18
ShortName:	VIDEO_DIP_PPS_DATA_18_A
Reset:	soft
Address:	6039Ch-6039Fh
Name:	Transcoder Video Data Island Packet for PPS 19
ShortName:	VIDEO_DIP_PPS_DATA_19_A
Reset:	soft
Address:	603A0h-603A3h
Name:	Transcoder Video Data Island Packet for PPS 20
ShortName:	VIDEO_DIP_PPS_DATA_20_A
Reset:	soft
Address:	603A4h-603A7h
Name:	Transcoder Video Data Island Packet for PPS 21
ShortName:	VIDEO_DIP_PPS_DATA_21_A
Reset:	soft
Address:	603A8h-603ABh
Name:	Transcoder Video Data Island Packet for PPS 22
ShortName:	VIDEO_DIP_PPS_DATA_22_A
Reset:	soft
Address:	603ACh-603AFh
Name:	Transcoder Video Data Island Packet for PPS 23
ShortName:	VIDEO_DIP_PPS_DATA_23_A
Reset:	soft
Address:	603B0h-603B3h
Name:	Transcoder Video Data Island Packet for PPS 24
ShortName:	VIDEO_DIP_PPS_DATA_24_A
Reset:	soft
Address:	603B4h-603B7h
Name:	Transcoder Video Data Island Packet for PPS 25
ShortName:	VIDEO_DIP_PPS_DATA_25_A



VIDEO_DIP_PPS_DATA	
Reset:	soft
Address:	603B8h-603BBh
Name:	Transcoder Video Data Island Packet for PPS 26
ShortName:	VIDEO_DIP_PPS_DATA_26_A
Reset:	soft
Address:	603BCh-603BFh
Name:	Transcoder Video Data Island Packet for PPS 27
ShortName:	VIDEO_DIP_PPS_DATA_27_A
Reset:	soft
Address:	603C0h-603C3h
Name:	Transcoder Video Data Island Packet for PPS 28
ShortName:	VIDEO_DIP_PPS_DATA_28_A
Reset:	soft
Address:	603C4h-603C7h
Name:	Transcoder Video Data Island Packet for PPS 29
ShortName:	VIDEO_DIP_PPS_DATA_29_A
Reset:	soft
Address:	603C8h-603CBh
Name:	Transcoder Video Data Island Packet for PPS 30
ShortName:	VIDEO_DIP_PPS_DATA_30_A
Reset:	soft
Address:	603CCh-603CFh
Name:	Transcoder Video Data Island Packet for PPS 31
ShortName:	VIDEO_DIP_PPS_DATA_31_A
Reset:	soft
Address:	603D0h-603D3h
Name:	Transcoder Video Data Island Packet for PPS 32
ShortName:	VIDEO_DIP_PPS_DATA_32_A
Reset:	soft
Address:	61350h-61353h
Name:	Transcoder Video Data Island Packet for PPS 0
ShortName:	VIDEO_DIP_PPS_DATA_0_B
Reset:	soft
Address:	61354h-61357h
Name:	Transcoder Video Data Island Packet for PPS 1
ShortName:	VIDEO_DIP_PPS_DATA_1_B

<b>VIDEO_DIP_PPS_DATA</b>	
Reset:	soft
Address:	61358h-6135Bh
Name:	Transcoder Video Data Island Packet for PPS 2
ShortName:	VIDEO_DIP_PPS_DATA_2_B
Reset:	soft
Address:	6135Ch-6135Fh
Name:	Transcoder Video Data Island Packet for PPS 3
ShortName:	VIDEO_DIP_PPS_DATA_3_B
Reset:	soft
Address:	61360h-61363h
Name:	Transcoder Video Data Island Packet for PPS 4
ShortName:	VIDEO_DIP_PPS_DATA_4_B
Reset:	soft
Address:	61364h-61367h
Name:	Transcoder Video Data Island Packet for PPS 5
ShortName:	VIDEO_DIP_PPS_DATA_5_B
Reset:	soft
Address:	61368h-6136Bh
Name:	Transcoder Video Data Island Packet for PPS 6
ShortName:	VIDEO_DIP_PPS_DATA_6_B
Reset:	soft
Address:	6136Ch-6136Fh
Name:	Transcoder Video Data Island Packet for PPS 7
ShortName:	VIDEO_DIP_PPS_DATA_7_B
Reset:	soft
Address:	61370h-61373h
Name:	Transcoder Video Data Island Packet for PPS 8
ShortName:	VIDEO_DIP_PPS_DATA_8_B
Reset:	soft
Address:	61374h-61377h
Name:	Transcoder Video Data Island Packet for PPS 9
ShortName:	VIDEO_DIP_PPS_DATA_9_B
Reset:	soft
Address:	61378h-6137Bh
Name:	Transcoder Video Data Island Packet for PPS 10
ShortName:	VIDEO_DIP_PPS_DATA_10_B



## VIDEO\_DIP\_PPS\_DATA

Reset:	soft
Address:	6137Ch-6137Fh
Name:	Transcoder Video Data Island Packet for PPS 11
ShortName:	VIDEO_DIP_PPS_DATA_11_B
Reset:	soft
Address:	61380h-61383h
Name:	Transcoder Video Data Island Packet for PPS 12
ShortName:	VIDEO_DIP_PPS_DATA_12_B
Reset:	soft
Address:	61384h-61387h
Name:	Transcoder Video Data Island Packet for PPS 13
ShortName:	VIDEO_DIP_PPS_DATA_13_B
Reset:	soft
Address:	61388h-6138Bh
Name:	Transcoder Video Data Island Packet for PPS 14
ShortName:	VIDEO_DIP_PPS_DATA_14_B
Reset:	soft
Address:	6138Ch-6138Fh
Name:	Transcoder Video Data Island Packet for PPS 15
ShortName:	VIDEO_DIP_PPS_DATA_15_B
Reset:	soft
Address:	61390h-61393h
Name:	Transcoder Video Data Island Packet for PPS 16
ShortName:	VIDEO_DIP_PPS_DATA_16_B
Reset:	soft
Address:	61394h-61397h
Name:	Transcoder Video Data Island Packet for PPS 17
ShortName:	VIDEO_DIP_PPS_DATA_17_B
Reset:	soft
Address:	61398h-6139Bh
Name:	Transcoder Video Data Island Packet for PPS 18
ShortName:	VIDEO_DIP_PPS_DATA_18_B
Reset:	soft
Address:	6139Ch-6139Fh
Name:	Transcoder Video Data Island Packet for PPS 19
ShortName:	VIDEO_DIP_PPS_DATA_19_B



<b>VIDEO_DIP_PPS_DATA</b>	
Reset:	soft
Address:	613A0h-613A3h
Name:	Transcoder Video Data Island Packet for PPS 20
ShortName:	VIDEO_DIP_PPS_DATA_20_B
Reset:	soft
Address:	613A4h-613A7h
Name:	Transcoder Video Data Island Packet for PPS 21
ShortName:	VIDEO_DIP_PPS_DATA_21_B
Reset:	soft
Address:	613A8h-613ABh
Name:	Transcoder Video Data Island Packet for PPS 22
ShortName:	VIDEO_DIP_PPS_DATA_22_B
Reset:	soft
Address:	613ACh-613AFh
Name:	Transcoder Video Data Island Packet for PPS 23
ShortName:	VIDEO_DIP_PPS_DATA_23_B
Reset:	soft
Address:	613B0h-613B3h
Name:	Transcoder Video Data Island Packet for PPS 24
ShortName:	VIDEO_DIP_PPS_DATA_24_B
Reset:	soft
Address:	613B4h-613B7h
Name:	Transcoder Video Data Island Packet for PPS 25
ShortName:	VIDEO_DIP_PPS_DATA_25_B
Reset:	soft
Address:	613B8h-613BBh
Name:	Transcoder Video Data Island Packet for PPS 26
ShortName:	VIDEO_DIP_PPS_DATA_26_B
Reset:	soft
Address:	613BCh-613BFh
Name:	Transcoder Video Data Island Packet for PPS 27
ShortName:	VIDEO_DIP_PPS_DATA_27_B
Reset:	soft
Address:	613C0h-613C3h
Name:	Transcoder Video Data Island Packet for PPS 28
ShortName:	VIDEO_DIP_PPS_DATA_28_B



VIDEO_DIP_PPS_DATA	
Reset:	soft
Address:	613C4h-613C7h
Name:	Transcoder Video Data Island Packet for PPS 29
ShortName:	VIDEO_DIP_PPS_DATA_29_B
Reset:	soft
Address:	613C8h-613CBh
Name:	Transcoder Video Data Island Packet for PPS 30
ShortName:	VIDEO_DIP_PPS_DATA_30_B
Reset:	soft
Address:	613CCh-613CFh
Name:	Transcoder Video Data Island Packet for PPS 31
ShortName:	VIDEO_DIP_PPS_DATA_31_B
Reset:	soft
Address:	613D0h-613D3h
Name:	Transcoder Video Data Island Packet for PPS 32
ShortName:	VIDEO_DIP_PPS_DATA_32_B
Reset:	soft
Address:	62350h-62353h
Name:	Transcoder Video Data Island Packet for PPS 0
ShortName:	VIDEO_DIP_PPS_DATA_0_C
Reset:	soft
Address:	62354h-62357h
Name:	Transcoder Video Data Island Packet for PPS 1
ShortName:	VIDEO_DIP_PPS_DATA_1_C
Reset:	soft
Address:	62358h-6235Bh
Name:	Transcoder Video Data Island Packet for PPS 2
ShortName:	VIDEO_DIP_PPS_DATA_2_C
Reset:	soft
Address:	6235Ch-6235Fh
Name:	Transcoder Video Data Island Packet for PPS 3
ShortName:	VIDEO_DIP_PPS_DATA_3_C
Reset:	soft
Address:	62360h-62363h
Name:	Transcoder Video Data Island Packet for PPS 4
ShortName:	VIDEO_DIP_PPS_DATA_4_C

<b>VIDEO_DIP_PPS_DATA</b>	
Reset:	soft
Address:	62364h-62367h
Name:	Transcoder Video Data Island Packet for PPS 5
ShortName:	VIDEO_DIP_PPS_DATA_5_C
Reset:	soft
Address:	62368h-6236Bh
Name:	Transcoder Video Data Island Packet for PPS 6
ShortName:	VIDEO_DIP_PPS_DATA_6_C
Reset:	soft
Address:	6236Ch-6236Fh
Name:	Transcoder Video Data Island Packet for PPS 7
ShortName:	VIDEO_DIP_PPS_DATA_7_C
Reset:	soft
Address:	62370h-62373h
Name:	Transcoder Video Data Island Packet for PPS 8
ShortName:	VIDEO_DIP_PPS_DATA_8_C
Reset:	soft
Address:	62374h-62377h
Name:	Transcoder Video Data Island Packet for PPS 9
ShortName:	VIDEO_DIP_PPS_DATA_9_C
Reset:	soft
Address:	62378h-6237Bh
Name:	Transcoder Video Data Island Packet for PPS 10
ShortName:	VIDEO_DIP_PPS_DATA_10_C
Reset:	soft
Address:	6237Ch-6237Fh
Name:	Transcoder Video Data Island Packet for PPS 11
ShortName:	VIDEO_DIP_PPS_DATA_11_C
Reset:	soft
Address:	62380h-62383h
Name:	Transcoder Video Data Island Packet for PPS 12
ShortName:	VIDEO_DIP_PPS_DATA_12_C
Reset:	soft
Address:	62384h-62387h
Name:	Transcoder Video Data Island Packet for PPS 13
ShortName:	VIDEO_DIP_PPS_DATA_13_C



## VIDEO\_DIP\_PPS\_DATA

Reset:	soft
Address:	62388h-6238Bh
Name:	Transcoder Video Data Island Packet for PPS 14
ShortName:	VIDEO_DIP_PPS_DATA_14_C
Reset:	soft
Address:	6238Ch-6238Fh
Name:	Transcoder Video Data Island Packet for PPS 15
ShortName:	VIDEO_DIP_PPS_DATA_15_C
Reset:	soft
Address:	62390h-62393h
Name:	Transcoder Video Data Island Packet for PPS 16
ShortName:	VIDEO_DIP_PPS_DATA_16_C
Reset:	soft
Address:	62394h-62397h
Name:	Transcoder Video Data Island Packet for PPS 17
ShortName:	VIDEO_DIP_PPS_DATA_17_C
Reset:	soft
Address:	62398h-6239Bh
Name:	Transcoder Video Data Island Packet for PPS 18
ShortName:	VIDEO_DIP_PPS_DATA_18_C
Reset:	soft
Address:	6239Ch-6239Fh
Name:	Transcoder Video Data Island Packet for PPS 19
ShortName:	VIDEO_DIP_PPS_DATA_19_C
Reset:	soft
Address:	623A0h-623A3h
Name:	Transcoder Video Data Island Packet for PPS 20
ShortName:	VIDEO_DIP_PPS_DATA_20_C
Reset:	soft
Address:	623A4h-623A7h
Name:	Transcoder Video Data Island Packet for PPS 21
ShortName:	VIDEO_DIP_PPS_DATA_21_C
Reset:	soft
Address:	623A8h-623ABh
Name:	Transcoder Video Data Island Packet for PPS 22
ShortName:	VIDEO_DIP_PPS_DATA_22_C

<b>VIDEO_DIP_PPS_DATA</b>	
Reset:	soft
Address:	623ACh-623AFh
Name:	Transcoder Video Data Island Packet for PPS 23
ShortName:	VIDEO_DIP_PPS_DATA_23_C
Reset:	soft
Address:	623B0h-623B3h
Name:	Transcoder Video Data Island Packet for PPS 24
ShortName:	VIDEO_DIP_PPS_DATA_24_C
Reset:	soft
Address:	623B4h-623B7h
Name:	Transcoder Video Data Island Packet for PPS 25
ShortName:	VIDEO_DIP_PPS_DATA_25_C
Reset:	soft
Address:	623B8h-623BBh
Name:	Transcoder Video Data Island Packet for PPS 26
ShortName:	VIDEO_DIP_PPS_DATA_26_C
Reset:	soft
Address:	623BCh-623BFh
Name:	Transcoder Video Data Island Packet for PPS 27
ShortName:	VIDEO_DIP_PPS_DATA_27_C
Reset:	soft
Address:	623C0h-623C3h
Name:	Transcoder Video Data Island Packet for PPS 28
ShortName:	VIDEO_DIP_PPS_DATA_28_C
Reset:	soft
Address:	623C4h-623C7h
Name:	Transcoder Video Data Island Packet for PPS 29
ShortName:	VIDEO_DIP_PPS_DATA_29_C
Reset:	soft
Address:	623C8h-623CBh
Name:	Transcoder Video Data Island Packet for PPS 30
ShortName:	VIDEO_DIP_PPS_DATA_30_C
Reset:	soft
Address:	623CCh-623CFh
Name:	Transcoder Video Data Island Packet for PPS 31
ShortName:	VIDEO_DIP_PPS_DATA_31_C



## VIDEO\_DIP\_PPS\_DATA

Reset:	soft
Address:	623D0h-623D3h
Name:	Transcoder Video Data Island Packet for PPS 32
ShortName:	VIDEO_DIP_PPS_DATA_32_C
Reset:	soft
Address:	63350h-63353h
Name:	Transcoder Video Data Island Packet for PPS 0
ShortName:	VIDEO_DIP_PPS_DATA_0_D
Reset:	soft
Address:	63354h-63357h
Name:	Transcoder Video Data Island Packet for PPS 1
ShortName:	VIDEO_DIP_PPS_DATA_1_D
Reset:	soft
Address:	63358h-6335Bh
Name:	Transcoder Video Data Island Packet for PPS 2
ShortName:	VIDEO_DIP_PPS_DATA_2_D
Reset:	soft
Address:	6335Ch-6335Fh
Name:	Transcoder Video Data Island Packet for PPS 3
ShortName:	VIDEO_DIP_PPS_DATA_3_D
Reset:	soft
Address:	63360h-63363h
Name:	Transcoder Video Data Island Packet for PPS 4
ShortName:	VIDEO_DIP_PPS_DATA_4_D
Reset:	soft
Address:	63364h-63367h
Name:	Transcoder Video Data Island Packet for PPS 5
ShortName:	VIDEO_DIP_PPS_DATA_5_D
Reset:	soft
Address:	63368h-6336Bh
Name:	Transcoder Video Data Island Packet for PPS 6
ShortName:	VIDEO_DIP_PPS_DATA_6_D
Reset:	soft
Address:	6336Ch-6336Fh
Name:	Transcoder Video Data Island Packet for PPS 7
ShortName:	VIDEO_DIP_PPS_DATA_7_D

<b>VIDEO_DIP_PPS_DATA</b>	
Reset:	soft
Address:	63370h-63373h
Name:	Transcoder Video Data Island Packet for PPS 8
ShortName:	VIDEO_DIP_PPS_DATA_8_D
Reset:	soft
Address:	63374h-63377h
Name:	Transcoder Video Data Island Packet for PPS 9
ShortName:	VIDEO_DIP_PPS_DATA_9_D
Reset:	soft
Address:	63378h-6337Bh
Name:	Transcoder Video Data Island Packet for PPS 10
ShortName:	VIDEO_DIP_PPS_DATA_10_D
Reset:	soft
Address:	6337Ch-6337Fh
Name:	Transcoder Video Data Island Packet for PPS 11
ShortName:	VIDEO_DIP_PPS_DATA_11_D
Reset:	soft
Address:	63380h-63383h
Name:	Transcoder Video Data Island Packet for PPS 12
ShortName:	VIDEO_DIP_PPS_DATA_12_D
Reset:	soft
Address:	63384h-63387h
Name:	Transcoder Video Data Island Packet for PPS 13
ShortName:	VIDEO_DIP_PPS_DATA_13_D
Reset:	soft
Address:	63388h-6338Bh
Name:	Transcoder Video Data Island Packet for PPS 14
ShortName:	VIDEO_DIP_PPS_DATA_14_D
Reset:	soft
Address:	6338Ch-6338Fh
Name:	Transcoder Video Data Island Packet for PPS 15
ShortName:	VIDEO_DIP_PPS_DATA_15_D
Reset:	soft
Address:	63390h-63393h
Name:	Transcoder Video Data Island Packet for PPS 16
ShortName:	VIDEO_DIP_PPS_DATA_16_D



## VIDEO\_DIP\_PPS\_DATA

Reset:	soft
Address:	63394h-63397h
Name:	Transcoder Video Data Island Packet for PPS 17
ShortName:	VIDEO_DIP_PPS_DATA_17_D
Reset:	soft
Address:	63398h-6339Bh
Name:	Transcoder Video Data Island Packet for PPS 18
ShortName:	VIDEO_DIP_PPS_DATA_18_D
Reset:	soft
Address:	6339Ch-6339Fh
Name:	Transcoder Video Data Island Packet for PPS 19
ShortName:	VIDEO_DIP_PPS_DATA_19_D
Reset:	soft
Address:	633A0h-633A3h
Name:	Transcoder Video Data Island Packet for PPS 20
ShortName:	VIDEO_DIP_PPS_DATA_20_D
Reset:	soft
Address:	633A4h-633A7h
Name:	Transcoder Video Data Island Packet for PPS 21
ShortName:	VIDEO_DIP_PPS_DATA_21_D
Reset:	soft
Address:	633A8h-633ABh
Name:	Transcoder Video Data Island Packet for PPS 22
ShortName:	VIDEO_DIP_PPS_DATA_22_D
Reset:	soft
Address:	633ACh-633AFh
Name:	Transcoder Video Data Island Packet for PPS 23
ShortName:	VIDEO_DIP_PPS_DATA_23_D
Reset:	soft
Address:	633B0h-633B3h
Name:	Transcoder Video Data Island Packet for PPS 24
ShortName:	VIDEO_DIP_PPS_DATA_24_D
Reset:	soft
Address:	633B4h-633B7h
Name:	Transcoder Video Data Island Packet for PPS 25
ShortName:	VIDEO_DIP_PPS_DATA_25_D



<b>VIDEO_DIP_PPS_DATA</b>				
Reset:	soft			
Address:	633B8h-633BBh			
Name:	Transcoder Video Data Island Packet for PPS 26			
ShortName:	VIDEO_DIP_PPS_DATA_26_D			
Reset:	soft			
Address:	633BCh-633BFh			
Name:	Transcoder Video Data Island Packet for PPS 27			
ShortName:	VIDEO_DIP_PPS_DATA_27_D			
Reset:	soft			
Address:	633C0h-633C3h			
Name:	Transcoder Video Data Island Packet for PPS 28			
ShortName:	VIDEO_DIP_PPS_DATA_28_D			
Reset:	soft			
Address:	633C4h-633C7h			
Name:	Transcoder Video Data Island Packet for PPS 29			
ShortName:	VIDEO_DIP_PPS_DATA_29_D			
Reset:	soft			
Address:	633C8h-633CBh			
Name:	Transcoder Video Data Island Packet for PPS 30			
ShortName:	VIDEO_DIP_PPS_DATA_30_D			
Reset:	soft			
Address:	633CCh-633CFh			
Name:	Transcoder Video Data Island Packet for PPS 31			
ShortName:	VIDEO_DIP_PPS_DATA_31_D			
Reset:	soft			
Address:	633D0h-633D3h			
Name:	Transcoder Video Data Island Packet for PPS 32			
ShortName:	VIDEO_DIP_PPS_DATA_32_D			
Reset:	soft			
DWord	Bit	Description		
0	31:0	<b>Video DIP PPS data</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td>Double Buffered</td> </tr> </table> Video data island packet for PPS data.	Access:	Double Buffered
Access:	Double Buffered			



## VIDEO\_DIP\_PPS\_ECC

VIDEO_DIP_PPS_ECC	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
Address:	603D4h-603D7h
Name:	Transcoder Video DIP for PPS ECC 0
ShortName:	VIDEO_DIP_PPS_ECC_0_A
Reset:	soft
Address:	603D8h-603DBh
Name:	Transcoder Video DIP for PPS ECC 1
ShortName:	VIDEO_DIP_PPS_ECC_1_A
Reset:	soft
Address:	603DCh-603DFh
Name:	Transcoder Video DIP for PPS ECC 2
ShortName:	VIDEO_DIP_PPS_ECC_2_A
Reset:	soft
Address:	603E0h-603E3h
Name:	Transcoder Video DIP for PPS ECC 3
ShortName:	VIDEO_DIP_PPS_ECC_3_A
Reset:	soft
Address:	603E4h-603E7h
Name:	Transcoder Video DIP for PPS ECC 4
ShortName:	VIDEO_DIP_PPS_ECC_4_A
Reset:	soft
Address:	603E8h-603EBh
Name:	Transcoder Video DIP for PPS ECC 5
ShortName:	VIDEO_DIP_PPS_ECC_5_A
Reset:	soft
Address:	603ECh-603EFh
Name:	Transcoder Video DIP for PPS ECC 6
ShortName:	VIDEO_DIP_PPS_ECC_6_A
Reset:	soft
Address:	603F0h-603F3h
Name:	Transcoder Video DIP for PPS ECC 7
ShortName:	VIDEO_DIP_PPS_ECC_7_A

<b>VIDEO_DIP_PPS_ECC</b>	
Reset:	soft
Address:	603F4h-603F7h
Name:	Transcoder Video DIP for PPS ECC 8
ShortName:	VIDEO_DIP_PPS_ECC_8_A
Reset:	soft
Address:	613D4h-613D7h
Name:	Transcoder Video DIP for PPS ECC 0
ShortName:	VIDEO_DIP_PPS_ECC_0_B
Reset:	soft
Address:	613D8h-613DBh
Name:	Transcoder Video DIP for PPS ECC 1
ShortName:	VIDEO_DIP_PPS_ECC_1_B
Reset:	soft
Address:	613DCh-613DFh
Name:	Transcoder Video DIP for PPS ECC 2
ShortName:	VIDEO_DIP_PPS_ECC_2_B
Reset:	soft
Address:	613E0h-613E3h
Name:	Transcoder Video DIP for PPS ECC 3
ShortName:	VIDEO_DIP_PPS_ECC_3_B
Reset:	soft
Address:	613E4h-613E7h
Name:	Transcoder Video DIP for PPS ECC 4
ShortName:	VIDEO_DIP_PPS_ECC_4_B
Reset:	soft
Address:	613E8h-613EBh
Name:	Transcoder Video DIP for PPS ECC 5
ShortName:	VIDEO_DIP_PPS_ECC_5_B
Reset:	soft
Address:	613ECh-613EFh
Name:	Transcoder Video DIP for PPS ECC 6
ShortName:	VIDEO_DIP_PPS_ECC_6_B
Reset:	soft
Address:	613F0h-613F3h
Name:	Transcoder Video DIP for PPS ECC 7
ShortName:	VIDEO_DIP_PPS_ECC_7_B



## VIDEO\_DIP\_PPS\_ECC

Reset:	soft
Address:	613F4h-613F7h
Name:	Transcoder Video DIP for PPS ECC 8
ShortName:	VIDEO_DIP_PPS_ECC_8_B
Reset:	soft
Address:	623D4h-623D7h
Name:	Transcoder Video DIP for PPS ECC 0
ShortName:	VIDEO_DIP_PPS_ECC_0_C
Reset:	soft
Address:	623D8h-623DBh
Name:	Transcoder Video DIP for PPS ECC 1
ShortName:	VIDEO_DIP_PPS_ECC_1_C
Reset:	soft
Address:	623DCh-623DFh
Name:	Transcoder Video DIP for PPS ECC 2
ShortName:	VIDEO_DIP_PPS_ECC_2_C
Reset:	soft
Address:	623E0h-623E3h
Name:	Transcoder Video DIP for PPS ECC 3
ShortName:	VIDEO_DIP_PPS_ECC_3_C
Reset:	soft
Address:	623E4h-623E7h
Name:	Transcoder Video DIP for PPS ECC 4
ShortName:	VIDEO_DIP_PPS_ECC_4_C
Reset:	soft
Address:	623E8h-623EBh
Name:	Transcoder Video DIP for PPS ECC 5
ShortName:	VIDEO_DIP_PPS_ECC_5_C
Reset:	soft
Address:	623ECh-623EFh
Name:	Transcoder Video DIP for PPS ECC 6
ShortName:	VIDEO_DIP_PPS_ECC_6_C
Reset:	soft
Address:	623F0h-623F3h
Name:	Transcoder Video DIP for PPS ECC 7
ShortName:	VIDEO_DIP_PPS_ECC_7_C

<b>VIDEO_DIP_PPS_ECC</b>	
Reset:	soft
Address:	623F4h-623F7h
Name:	Transcoder Video DIP for PPS ECC 8
ShortName:	VIDEO_DIP_PPS_ECC_8_C
Reset:	soft
Address:	633D4h-633D7h
Name:	Transcoder Video DIP for PPS ECC 0
ShortName:	VIDEO_DIP_PPS_ECC_0_D
Reset:	soft
Address:	633D8h-633DBh
Name:	Transcoder Video DIP for PPS ECC 1
ShortName:	VIDEO_DIP_PPS_ECC_1_D
Reset:	soft
Address:	633DCh-633DFh
Name:	Transcoder Video DIP for PPS ECC 2
ShortName:	VIDEO_DIP_PPS_ECC_2_D
Reset:	soft
Address:	633E0h-633E3h
Name:	Transcoder Video DIP for PPS ECC 3
ShortName:	VIDEO_DIP_PPS_ECC_3_D
Reset:	soft
Address:	633E4h-633E7h
Name:	Transcoder Video DIP for PPS ECC 4
ShortName:	VIDEO_DIP_PPS_ECC_4_D
Reset:	soft
Address:	633E8h-633EBh
Name:	Transcoder Video DIP for PPS ECC 5
ShortName:	VIDEO_DIP_PPS_ECC_5_D
Reset:	soft
Address:	633ECh-633EFh
Name:	Transcoder Video DIP for PPS ECC 6
ShortName:	VIDEO_DIP_PPS_ECC_6_D
Reset:	soft
Address:	633F0h-633F3h
Name:	Transcoder Video DIP for PPS ECC 7
ShortName:	VIDEO_DIP_PPS_ECC_7_D



## VIDEO\_DIP\_PPS\_ECC

Reset: soft

Address: 633F4h-633F7h

Name: Transcoder Video DIP for PPS ECC 8

ShortName: VIDEO\_DIP\_PPS\_ECC\_8\_D

Reset: soft

This represents 36 bytes of ECC over PPS DIP.

DWord	Bit	Description
0	31:0	<b>Video DIP PPS ECC</b> Access: RO ECC for PPS DIP.

## Video BIOS ROM Base Address

ROMADR_0_2_0_PCI - Video BIOS ROM Base Address			
Register Space:	PCI: 0/2/0		
Size (in bits):	32		
Address:	00030h		
Description			
Gdie will have an Expansion ROM. The base address register allows access.			
DWord	Bit	Description	
0	31:21	<b>ROM Base Address</b>	
		Default Value:	000h
		Access:	R/W
		_Custom_GTIRreset:	BUS
			Determines the base value of the expansion ROM address.
	20:11	<b>Address Mask</b>	
		Default Value:	000000000b
		Access:	RO
		_Custom_GTIRreset:	BUS
			1MB size expansion ROM size supported.
	10:1	<b>Reserved</b>	
		Access:	RO
Format:		MBZ	
0	<b>ROM BIOS Enable</b>		
	Default Value:	0b	
	Access:	R/W	
	_Custom_GTIRreset:	BUS	
		Expansion ROM BAR enable bit.	



## VIRTUALIZATION CONTROL REGISTER

VIRTUAL_CTRL_REG - VIRTUALIZATION CONTROL REGISTER				
Register Space:	MMIO: 0/2/0			
Size (in bits):	32			
Address:	10108Ch			
This register is used to identify which Virtual Function, if any, is allowed to access or configure the Global GTT Entry.				
DWord	Bit	Description		
0	31:9	<b>Reserved</b>		
		Access:	RO	
		Format:	MBZ	
	8	<b>Guest Direct GGTT Update Enable</b>		
		Access:	RO	
		_Custom_GTIReset:	BUS	
		Determines whether a Guest VM is able to directly update GGTT entries that have been assigned to it, via the VF GTTMMADR assigned to that Guest. Hardcoded to 1		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		1b	<b>[Default]</b>	Guest VM can modify allowed GGTT Entry fields.
	0b		Reserved	
7:0	<b>Reserved</b>			
	Access:	RO		
	Format:	MBZ		



## VSC\_EXT\_SDP\_CONF

<b>VSC_EXT_SDP_CONF</b>								
Register Space:	MMIO: 0/2/0							
Access:	R/W							
Size (in bits):	32							
Address:	60288h-6028Bh							
Name:	Transcoder VSD Extended SDP Configuration							
ShortName:	VSC_EXT_SDP_CONF_A							
Reset:	soft							
Address:	61288h-6128Bh							
Name:	Transcoder VSD Extended SDP Configuration							
ShortName:	VSC_EXT_SDP_CONF_B							
Reset:	soft							
Address:	62288h-6228Bh							
Name:	Transcoder VSD Extended SDP Configuration							
ShortName:	VSC_EXT_SDP_CONF_C							
Reset:	soft							
Address:	63288h-6328Bh							
Name:	Transcoder VSD Extended SDP Configuration							
ShortName:	VSC_EXT_SDP_CONF_D							
Reset:	soft							
DWord	Bit	Description						
0	31	<b>Chain done</b>						
		Access: RO						
		Read by software/DSB to know if it can start sending new chain. Chained metadata straddling 2 buffers need to know this status.						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>HW sending previous chain</td> </tr> <tr> <td>1b</td> <td>HW completed sending previous chain</td> </tr> </tbody> </table>	Value	Name	0b	HW sending previous chain	1b	HW completed sending previous chain
		Value	Name					
0b	HW sending previous chain							
1b	HW completed sending previous chain							
30:25	<b>Reserved</b>							
	Access: RO							
	Format: MBZ							

## VSC\_EXT\_SDP\_CONF

24	<b>Buffer Replay</b>	Access:	R/W	<p>This field allows metadata to be replayed from the buffer without having to write the metadata buffer each time/frame.</p> <p>This bit may only be changed when metadata buffer is invalidated.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Transmit once</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Transmit every frame</td> </tr> </tbody> </table>	Value	Name	0b	Transmit once	1b	Transmit every frame
Value	Name									
0b	Transmit once									
1b	Transmit every frame									
23	<b>SDP Active Error</b>	Access:	R/WC	<p>This bit represents an error condition that not all SDPs were read when video active region is reached.</p> <p>HW will stop transmitting metadata once active region is reached.</p> <p>This bit is set by HW and cleared by SW by writing '1'.</p> <p>To avoid false indication of an error, SW can choose either of the following methods:</p> <ol style="list-style-type: none"> <li>1. Avoid programming VSC_EXT registers and setting the buffer ready bit in VSC_EXT_SDP_CTL before vblank rises.</li> <li>2. Program VSC_EXT registers and set the buffer ready bit in VSC_EXT_SDP_CTL anytime, but clear the SDP Active Error at the start of vblank, so that it can be rechecked at the end of vblank to indicate real issues.</li> </ol> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>All SDPs transmitted in VBLANK</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>All SDPs not transmitted in VBLANK</td> </tr> </tbody> </table>	Value	Name	0b	All SDPs transmitted in VBLANK	1b	All SDPs not transmitted in VBLANK
Value	Name									
0b	All SDPs transmitted in VBLANK									
1b	All SDPs not transmitted in VBLANK									
22	<b>Block mode</b>	Access:	R/W	<p>When this bit is set to 1, it is software responsibility to set Middle Of Chaining bit [23] and Packet sequence bits [28:24] in the header packet that it programs in metadata register.</p> <p>HW does not support changing this field during transmission.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Header values from Header register</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Header values from SW/DSB written buffer</td> </tr> </tbody> </table>	Value	Name	0b	Header values from Header register	1b	Header values from SW/DSB written buffer
Value	Name									
0b	Header values from Header register									
1b	Header values from SW/DSB written buffer									
21:10	<b>HBLANK early indication</b>	Access:	R/W	<p>In HW, this field is expressed in terms of pixels and not clocks.</p> <p>It provides a guardband to stop the VSC_EXT_SDP transmission from going into Hblank region (for Audio).</p> <p>For eg: If this field is programed to 20 pixels, then when horizontal counter reaches (HActive -20), VSC_EXT_SDP transmission stops.</p> <p>If a packet is in the middle of transmission, then it completes before stopping. Transmission resumes on the next HActive.</p> <p>In MST/DP2 this transmission can happen only when an MTP slot is available.</p>						

<b>VSC_EXT_SDP_CONF</b>			
	For all SST/MST/DP2 use cases, recommendation is to use 10% of HActive.		
9:0	<p><b>Packets per chain</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>This field specifies the total number of packets (each packet has 32 bytes) in the chain. = Number of bytes/32</p>	Access:	R/W
Access:	R/W		



## VSC\_EXT\_SDP\_CTL

VSC_EXT_SDP_CTL	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	60290h-60293h
Name:	Transcoder VSD Extended SDP Control 0
ShortName:	VSC_EXT_SDP_CTL_0_A
Reset:	soft
Address:	60294h-60297h
Name:	Transcoder VSD Extended SDP Control 1
ShortName:	VSC_EXT_SDP_CTL_1_A
Reset:	soft
Address:	61290h-61293h
Name:	Transcoder VSD Extended SDP Control 0
ShortName:	VSC_EXT_SDP_CTL_0_B
Reset:	soft
Address:	61294h-61297h
Name:	Transcoder VSD Extended SDP Control 1
ShortName:	VSC_EXT_SDP_CTL_1_B
Reset:	soft
Address:	62290h-62293h
Name:	Transcoder VSD Extended SDP Control 0
ShortName:	VSC_EXT_SDP_CTL_0_C
Reset:	soft
Address:	62294h-62297h
Name:	Transcoder VSD Extended SDP Control 1
ShortName:	VSC_EXT_SDP_CTL_1_C
Reset:	soft
Address:	63290h-63293h
Name:	Transcoder VSD Extended SDP Control 0
ShortName:	VSC_EXT_SDP_CTL_0_D
Reset:	soft

Address:	63294h-63297h
Name:	Transcoder VSD Extended SDP Control 1
ShortName:	VSC_EXT_SDP_CTL_1_D
Reset:	soft

The VSC\_EXT\_VESA SDP allows a DP Source device to send video stream-related metadata aligned with the stream. A single VSC\_EXT SDP is composed of four header bytes and 32 payload bytes. The VSC\_EXT\_VESA SDP maybe chained. Chaining framework enables a flexible metadata transportation framework to allow the transport of variable bytes of payload using a single VSC\_EXT\_VESA.

For transmitting frame synchronous metadata beyond 1KB, software must alternate between Buffer0 and Buffer1.

Metadata must be programmed in multiple of 32 bytes (8 dwords).

DWord	Bit	Description	
0	31	<b>VSC extension SDP metadata enable</b>	
		Access:	R/W
		<b>NOTE:</b> This field is ignored on the register instance VSC_EXT_SDP_CTL_1.	
		<b>Value</b>	<b>Name</b>
		0b	Disable
		1b	Enable
	30:25	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	24	<b>Buffer Empty</b>	
Access:		RO	
<b>Description</b>			
This field is set by hardware when buffer is empty and reset when buffer has metadata to be sent over the link.			
This field is read by software (or DSB) to know when it can start writing to the buffer (buffer reuse cases included).			
SW needs to check "buffer clear status" status bit in this register for re-transmission use cases.			
<b>Value</b>		<b>Name</b>	
	1b	buffer empty <b>[Default]</b>	
	0b	buffer not empty	
23:17	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	

16	<b>Buffer Ready</b>	
	Access:	Write/Read Status
	<p>This field is set by software (or DSB) to indicate that the buffer is ready for hardware use. Hardware clears this field after the buffer processing is complete. SW can also clear this bit. Both SW clear and SW set will have higher priority over HW clear.</p>	
	<b>Value</b>	<b>Name</b>
	1b	Ready For HW Use
0b	Not ready for HW Use	
15	<b>Buffer Clear Status</b>	
	Access:	RO
	<p>This field is set and reset by hardware.</p>	
	<b>Value</b>	<b>Name</b>
1b	buffer is clear <b>[Default]</b>	Buffer is clear, and software can write the new HDR metadata
0b	buffer not empty	Buffer's contents are valid and software cannot update the buffer.
14	<b>Index Auto Increment</b>	
	Access:	R/W
<p>This field controls the index auto increment.</p>		
13:8	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
7:0	<b>Index Value</b>	
	Access:	R/W
<p>This field indicates the data location to be accessed through the data register. This value can be automatically incremented by a write to the data register if the index auto increment bit (14) is set. When automatically incrementing, the current automatically calculated index value can be read here, and the index will roll over to 0 after reaching the end of the allowed range. 8-bit index supports up to 1KB.</p> <p>Examples:            00h = Dword at location 0            FFh = Dword at location 255</p>		

## VSC\_EXT\_SDP\_DATA

<b>VSC_EXT_SDP_DATA</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
Address:	60298h-6029Bh
Name:	Transcoder VSD Extended SDP DATA 0
ShortName:	VSC_EXT_SDP_DATA_0_A
Reset:	soft
Address:	6029Ch-6029Fh
Name:	Transcoder VSD Extended SDP DATA 1
ShortName:	VSC_EXT_SDP_DATA_1_A
Reset:	soft
Address:	61298h-6129Bh
Name:	Transcoder VSD Extended SDP DATA 0
ShortName:	VSC_EXT_SDP_DATA_0_B
Reset:	soft
Address:	6129Ch-6129Fh
Name:	Transcoder VSD Extended SDP DATA 1
ShortName:	VSC_EXT_SDP_DATA_1_B
Reset:	soft
Address:	62298h-6229Bh
Name:	Transcoder VSD Extended SDP DATA 0
ShortName:	VSC_EXT_SDP_DATA_0_C
Reset:	soft
Address:	6229Ch-6229Fh
Name:	Transcoder VSD Extended SDP DATA 1
ShortName:	VSC_EXT_SDP_DATA_1_C
Reset:	soft
Address:	63298h-6329Bh
Name:	Transcoder VSD Extended SDP DATA 0
ShortName:	VSC_EXT_SDP_DATA_0_D
Reset:	soft



Address:	6329Ch-6329Fh			
Name:	Transcoder VSD Extended SDP DATA 1			
ShortName:	VSC_EXT_SDP_DATA_1_D			
Reset:	soft			
DWord	Bit	Description		
0	31:0	<b>Data</b> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>This field specifies the data for the index specified in VSC EXT SDP CTL register. Index [0-31] allows up to 1KB data. This register must be written only as a full 32 bit dword. Byte or word writes are not supported. This field can be read back only when "VSC extension SDP metadata enable" field in VSC_EXT_SDP_CTL is deasserted.</p>	Access:	R/W
Access:	R/W			



## VSC\_EXT\_SDP\_HEADER

<b>VSC_EXT_SDP_HEADER</b>									
Register Space:	MMIO: 0/2/0								
Access:	R/W								
Size (in bits):	32								
Address:	6028Ch-6028Fh								
Name:	Transcoder VSD Extended SDP Header								
ShortName:	VSC_EXT_SDP_HEADER_A								
Reset:	soft								
Address:	6128Ch-6128Fh								
Name:	Transcoder VSD Extended SDP Header								
ShortName:	VSC_EXT_SDP_HEADER_B								
Reset:	soft								
Address:	6228Ch-6228Fh								
Name:	Transcoder VSD Extended SDP Header								
ShortName:	VSC_EXT_SDP_HEADER_C								
Reset:	soft								
Address:	6328Ch-6328Fh								
Name:	Transcoder VSD Extended SDP Header								
ShortName:	VSC_EXT_SDP_HEADER_D								
Reset:	soft								
DWord	Bit	Description							
0	31:29	<b>Reserved</b>							
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
	Access:	RO							
Format:	MBZ								
28:24	<b>Packet sequence</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Range is from 0 to 31. Shall be cleared to 0 on the first SDP of a new VSC_EXT packet sequence. When bit 6 of HB2 is set to 1, this field shall increment by 1 on each subsequent chained packet. This counter rolls over to 0 when it exceeds 31.</p>	Access:	R/W						
Access:	R/W								
23		<b>Middle Of Chaining</b>							
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit specifies if there are any chained packets to follow. This bit has to be set if block mode(VSC_EXT_SDP_CONF[block mode]) is set.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No chained packets to follow</td> </tr> <tr> <td>1b</td> <td>Chained packet(s) to follow.</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	No chained packets to follow	1b
	Access:	R/W							
Value	Name								
0b	No chained packets to follow								
1b	Chained packet(s) to follow.								

<b>VSC_EXT_SDP_HEADER</b>							
22	<b>Variable Packet Sequence Number</b>						
	Access: <span style="float: right;">R/W</span>						
	This bit specifies how the packed sequence field is used.						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Packet Sequence Field is fixed</td> </tr> <tr> <td>1b</td> <td>Packet Sequence field is incremented with chained packets</td> </tr> </tbody> </table>	Value	Name	0b	Packet Sequence Field is fixed	1b	Packet Sequence field is incremented with chained packets
	Value	Name					
0b	Packet Sequence Field is fixed						
1b	Packet Sequence field is incremented with chained packets						
21:18	<b>VSC EXT VESA SDP Framework Ver 1</b>						
	Access: <span style="float: right;">R/W</span> Specifies the VSC EXT VESA SDP Framework Version, to be left at default '0'.						
17:16	<b>VSC EXT VESA SDP Framework Ver 0</b>						
	Access: <span style="float: right;">R/W</span> Specifies the VSC EXT VESA SDP Framework Version, to be left at default '0'.						
15:8	<b>SDP Type</b>						
	Access: <span style="float: right;">R/W</span>						
	Specifies the Secondary Data Packet type.						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>20h</td> <td>VESA <b>[Default]</b></td> </tr> <tr> <td>21h</td> <td>CEA</td> </tr> </tbody> </table>	Value	Name	20h	VESA <b>[Default]</b>	21h	CEA
	Value	Name					
20h	VESA <b>[Default]</b>						
21h	CEA						
7:0	<b>SDP ID</b>						
	Access: <span style="float: right;">R/W</span> Specifies the Secondary Data Packet ID. Specific to stream (usually 00h).						

## VS Invocation Counter

VS_INVOCATION_COUNT - VS Invocation Counter						
Register Space:	MMIO: 0/2/0					
Access:	R/W					
Size (in bits):	64					
_Custom_GTIReset:	DEV					
Address:	02320h-02327h					
Name:	VS Invocation Counter					
ShortName:	VS_INVOCATION_COUNT_RCSUNIT_BE_GEOMETRY					
Address:	18320h-18327h					
Name:	VS Invocation Counter					
ShortName:	VS_INVOCATION_COUNT_POCSUNIT_BE_GEOMETRY					
This register stores the value of the vertex count shaded by VS. This register is part of the context save and restore.						
DWord	Bit	Description				
0..1	63:32	<b>VS Invocation Count Report UDW</b> <table border="1" data-bbox="332 982 1464 1138"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Number of vertices that are dispatched as threads by the VS stage. Updated only when <b>Statistics Enable</b> is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)</td> </tr> </table>	Access:	R/W	Number of vertices that are dispatched as threads by the VS stage. Updated only when <b>Statistics Enable</b> is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)	
	Access:	R/W				
Number of vertices that are dispatched as threads by the VS stage. Updated only when <b>Statistics Enable</b> is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)						
31:0	<b>VS Invocation Count Report LDW</b> <table border="1" data-bbox="332 1180 1464 1333"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Number of vertices that are dispatched as threads by the VS stage. Updated only when <b>Statistics Enable</b> is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)</td> </tr> </table>	Access:	R/W	Number of vertices that are dispatched as threads by the VS stage. Updated only when <b>Statistics Enable</b> is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)		
Access:	R/W					
Number of vertices that are dispatched as threads by the VS stage. Updated only when <b>Statistics Enable</b> is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)						



## VS Invocation Counter per Slice

VS_INVOCATION_COUNT_SLICE - VS Invocation Counter per Slice				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	64			
_Custom_GTIReset:	DEV			
Address:	06580h-06587h			
Name:	VS Invocation Counter per Slice			
ShortName:	VS_INVOCATION_COUNT_SLICE_SVGUNIT			
Address:	17580h-17587h			
Name:	VS Invocation Counter per Slice			
ShortName:	VS_INVOCATION_COUNT_SLICE_SVGRUNIT			
<p>This register stores the value of the vertex count shaded by VS in a Slice. The value is only cleared by a write by SW.</p> <p>HW will maintain a separate count which is reset for purposes of sending the value to the accumulated statistics count.</p>				
DWord	Bit	Description		
0	63:32	<b>VS Invocation Count Report UDW in Slice</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of vertices that are dispatched as threads by the VS stage within the slice. Updated only when <b>Statistics Enable</b> is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)	Access:	R/W
	Access:	R/W		
31:0	<b>VS Invocation Count Report LDW in Slice</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Number of vertices that are dispatched as threads by the VS stage within the slice. Updated only when <b>Statistics Enable</b> is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)	Access:	R/W	
Access:	R/W			

## VSR\_PUSH\_CONSTANT\_BASE

VSR_PUSH_CONSTANT_BASE - VSR_PUSH_CONSTANT_BASE			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	0E518h		
Name:	VSR_PUSH_CONSTANT_BASE		
ShortName:	VSR_PUSH_CONSTANT_BASE		
DWord	Bit	Description	
0	31:17	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	16:6	<b>VSR PUSH CONSTANT BASE</b>	
		Default Value:	200h
		Access:	R/W
<b>Description</b>			
This is an 64 Byte aligned offset in to the URB indicating the base of the push constant allocation space for the push constant allocation space for VSR unit. The offset and size of the VSR allocation is relative to this base address.			
5:0	<b>Reserved</b>		
	Access:	RO	
	Format:	MBZ	



## VTd Status

VTD_STATUS_0_2_0_PCI - VTd Status		
Register Space:	PCI: 0/2/0	
Size (in bits):	8	
Address:	0006Ch	
This register contains indicator bits for Graphics VTd mode.		
DWord	Bit	Description
0	7:1	<b>Reserved</b>
		Access: RO
		Format: MBZ
0	0	<b>GFX VTd Active</b>
		Default Value: 0b
		Access: R/W
		_Custom_GTIReset: BUS
Reflects GFX VTd Mode is active. 1 - if active, 0 if inactive. Acts as R/W register only during Punit restore - when iommu freeze bit is set. RO otherwise		

## Wait For Event and Display Flip Flags Register

<b>SYNC_FLIP_STATUS - Wait For Event and Display Flip Flags Register</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	022D0h-022D3h		
Name:	Wait For Event and Display Flip Flags Register		
ShortName:	SYNC_FLIP_STATUS_RCSUNIT_DISP		
Address:	222D0h-222D3h		
Name:	Wait For Event and Display Flip Flags Register		
ShortName:	SYNC_FLIP_STATUS_BCSUNIT_DISP		
This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.			
Programming Notes			
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.			
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.			
DWord	Bit	Description	
0	31	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
30		<b>Display Plane 1 Asynchronous Display Flip Pending</b>	
		Access:	R/W
		Format:	Enable
This field enables a wait for the duration of a Display Plane 1 "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).			
29		<b>Display Plane 1 Synchronous Flip Display Pending</b>	
		Access:	R/W
		Format:	Enable
This field enables a wait for the duration of a Display Plane 1 "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).			

## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

28	<p><b>Display Plane 4 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 4 "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
27	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
26	<p><b>Display Plane 2 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 2 "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
25	<p><b>Display Plane 2 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
24	<p><b>Display Plane 5 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
23	<p><b>Display Plane 1 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Source:</td> <td>RenderCS</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Source:	RenderCS	Access:	R/W
Source:	RenderCS				
Access:	R/W				



## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

	<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 1 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable		
Format:	Enable				
22	<p><b>Display Plane 1 Asynchronous Flip Pending Wait Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 1 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
21	<p><b>Display Plane 1 Synchronous Flip Pending Wait Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 1 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
20	<p><b>Display Plane 4 Synchronous Flip Pending Wait Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
19	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
18	<p><b>Display Pipe A Scan Line Wait Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait while a Display Pipe A Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe A Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

17	<b>Display Pipe A Vertical Blank Wait Enable</b>	
	Access:	R/W
	Format:	Enable
	<p>This field enables a wait until the next Display Pipe A Vertical Blank event occurs. This event is defined as the start of the next Display Pipe A vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).</p>	
16	<b>Reserved</b>	
	Access:	RO
15	<b>Display Plane 2 Asynchronous Performance Flip Pending Wait Enable</b>	
	Source:	RenderCS
	Access:	R/W
	Format:	Enable
<p>This field enables a wait for the duration of a Display Plane 2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
14	<b>Display Plane 2 Asynchronous Flip Pending Wait Enable</b>	
	Access:	R/W
	Format:	Enable
<p>This field enables a wait for the duration of a Display Plane 2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
13	<b>Display Plane 2 Synchronous Flip Pending Wait Enable</b>	
	Access:	R/W
	Format:	Enable
<p>This field enables a wait for the duration of a Display Plane 2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
12	<b>Display Plane 5 Synchronous Flip Pending Wait Enable</b>	
	Access:	R/W
	Format:	Enable
<p>This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front</p>		

## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

	buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.	
11	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
10	<b>Display Pipe B Scan Line Wait Enable</b>	
	Access:	R/W
	Format:	Enable
	This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.	
9	<b>Display Pipe B Vertical Blank Wait Enable</b>	
	Access:	R/W
	Format:	Enable
	This field enables a wait until the next Display Pipe B Vertical Blank event occurs. This event is defined as the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).	
8:0	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ



## Wait For Event and Display Flip Flags Register 1

<b>SYNC_FLIP_STATUS_1 - Wait For Event and Display Flip Flags Register 1</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	022D4h-022D7h		
Name:	Wait For Event and Display Flip Flags Register 1		
ShortName:	SYNC_FLIP_STATUS_1_RCSUNIT_DISP		
Address:	222D4h-222D7h		
Name:	Wait For Event and Display Flip Flags Register 1		
ShortName:	SYNC_FLIP_STATUS_1_BCSUNIT_DISP		
This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.			
Programming Notes			
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.			
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.			
DWord	Bit	Description	
0	31:27	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
26		<b>Display Plane 12 Synchronous Flip Pending Wait Enable</b>	
		Access:	R/W
		Format:	Enable
This field enables a wait for the duration of a Display Plane 12 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.			
25		<b>Display Plane 12 Synchronous Flip Display Pending</b>	
		Access:	R/W
		Format:	Enable
This field enables a wait for the duration of a Display Plane 12 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.			

## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

24	<p><b>Display Plane 11 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 11 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
23	<p><b>Display Plane 11 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 11 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
22	<p><b>Display Plane 10 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 10 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
21	<p><b>Display Plane 10 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 10 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
20	<p><b>Display Plane 9 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 9 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

19	<p><b>Display Plane 9 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 9 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
18	<p><b>Display Plane 8 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
17	<p><b>Display Plane 8 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
16	<p><b>Display Plane 7 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
15	<p><b>Display Plane 7 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

14	<p><b>Display Pipe C Scan Line Event Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field indicates scan line event operation is pending from Display Pipe C. This field gets set when MI_SCANLINE_INCL/EXCL command is parsed for Display Plane-C and gets reset on scan line event completion for Display Plane-C.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
13	<p><b>Display Pipe B Scan Line Event Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field indicates scan line event operation is pending from Display Pipe B. This field gets set when MI_SCANLINE_INCL/EXCL command is parsed for Display Plane-B and gets reset on scan line event completion for Display Plane 3.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
12	<p><b>Display Pipe A Scan Line Event Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field indicates scan line event operation is pending from Display Pipe A. This field gets set when MI_SCANLINE_INCL/EXCL command is parsed for Display Plane-A and gets reset on scan line event completion for Display Plane 1.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
11	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
10	<p><b>Display Plane 3 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
9	<p><b>Display Plane 3 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

8	<p><b>Display Plane 6 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable		
Access:	R/W						
Format:	Enable						
7	<p><b>Display Plane 3 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Source:</td> <td>RenderCS</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Source:	RenderCS	Access:	R/W	Format:	Enable
Source:	RenderCS						
Access:	R/W						
Format:	Enable						
6	<p><b>Display Plane 3 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 3 "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable		
Access:	R/W						
Format:	Enable						
5	<p><b>Display Plane 3 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable		
Access:	R/W						
Format:	Enable						
4	<p><b>Display Plane 6 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip</p>	Access:	R/W	Format:	Enable		
Access:	R/W						
Format:	Enable						



## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

	Pending Condition in the Device Programming Interface chapter of MI Functions.	
3	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
2	<b>Display Pipe C Scan Line Wait Enable</b>	
	Access:	R/W
	Format:	Enable
	<p>This field enables a wait while a Display Pipe C Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe C Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.</p>	
1	<b>Display Pipe C Vertical Blank Wait Enable</b>	
	Access:	R/W
	Format:	Enable
	<p>This field enables a wait until the next Display Pipe C Vertical Blank event occurs. This event is defined as the start of the next Display Pipe C vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).</p>	
0	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ



## Wait For Event and Display Flip Flags Register 2

<b>SYNC_FLIP_STATUS_2 - Wait For Event and Display Flip Flags Register 2</b>				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
_Custom_GTIReset:	DEV			
Address:	022ECh-022EFh			
Name:	Wait For Event and Display Flip Flags Register 2			
ShortName:	SYNC_FLIP_STATUS_2_RCSUNIT_DISP			
Address:	222ECh-222EFh			
Name:	Wait For Event and Display Flip Flags Register 2			
ShortName:	SYNC_FLIP_STATUS_2_BCSUNIT_DISP			
This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.				
Programming Notes				
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.				
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.				
DWord	Bit	Description		
0	31:27	<b>Reserved</b>		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
26		<b>Display Plane 12 Asynchronous Performance Flip Pending Wait Enable</b>		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 12 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W
Access:	R/W			
Format:	Enable			
25		<b>Display Plane 12 Asynchronous Flip Pending Wait Enable</b>		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 12 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W
Access:	R/W			
Format:	Enable			

## SYNC\_FLIP\_STATUS\_2 - Wait For Event and Display Flip Flags Register 2

24	<p><b>Display Plane 12 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 12 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
23	<p><b>Display Plane 11 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 11 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
22	<p><b>Display Plane 11 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 11 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
21	<p><b>Display Plane 11 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 11 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
20	<p><b>Display Plane 10 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 10 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_2 - Wait For Event and Display Flip Flags Register 2

19	<p><b>Display Plane 10 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 10 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
18	<p><b>Display Plane 10 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 10 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
17	<p><b>Display Plane 9 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 9 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
16	<p><b>Display Plane 9 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 9 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
15	<p><b>Display Plane 9 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 9 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_2 - Wait For Event and Display Flip Flags Register 2

14	<p><b>Display Plane 8 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
13	<p><b>Display Plane 8 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
12	<p><b>Display Plane 8 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
11	<p><b>Display Plane 7 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
10	<p><b>Display Plane 7 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_2 - Wait For Event and Display Flip Flags Register 2

9	<p><b>Display Plane 7 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
8	<p><b>Display Plane 6 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
7	<p><b>Display Plane 6 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
6	<p><b>Display Plane 6 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
5	<p><b>Display Plane 5 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_2 - Wait For Event and Display Flip Flags Register 2

4	<p><b>Display Plane 5 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
3	<p><b>Display Plane 5 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
2	<p><b>Display Plane 4 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
1	<p><b>Display Plane 4 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
0	<p><b>Display Plane 4 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				



<b>SYNC_FLIP_STATUS_2 - Wait For Event and Display Flip Flags</b>		
<b>Register 2</b>		



## Wait For Event and Display Flip Flags Register 3

<b>SYNC_FLIP_STATUS_3 - Wait For Event and Display Flip Flags Register 3</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	022B8h-022BBh		
Name:	SYNC_FLIP_STATUS_3		
ShortName:	SYNC_FLIP_STATUS_3_RCSUNIT_DISP		
Address:	222B8h-222BBh		
Name:	SYNC_FLIP_STATUS_3		
ShortName:	SYNC_FLIP_STATUS_3_BCSUNIT_DISP		
This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.			
Programming Notes			
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.			
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.			
DWord	Bit	Description	
0	31:30	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
29		<b>Display Plane 18 Asynchronous Performance Flip Pending Wait Enable</b>	
		Access:	R/W
		Format:	Enable
This field enables a wait for the duration of a Display Plane 18 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).			
28		<b>Display Plane 18 Asynchronous Flip Pending Wait Enable</b>	
		Access:	R/W
		Format:	Enable
This field enables a wait for the duration of a Display Plane 18 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).			

## SYNC\_FLIP\_STATUS\_3 - Wait For Event and Display Flip Flags Register 3

27	<p><b>Display Plane 18 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 18 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
26	<p><b>Display Plane 18 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 18 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
25	<p><b>Display Plane 18 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 18 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
24	<p><b>Display Plane 17 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 17 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
23	<p><b>Display Plane 17 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 17 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_3 - Wait For Event and Display Flip Flags Register 3

22	<p><b>Display Plane 17 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 17 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
21	<p><b>Display Plane 17 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 17 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
20	<p><b>Display Plane 17 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 17 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
19	<p><b>Display Plane 16 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 1616 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
18	<p><b>Display Plane 16 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_3 - Wait For Event and Display Flip Flags Register 3

17	<p><b>Display Plane 16 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 16 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
16	<p><b>Display Plane 16 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 16 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
15	<p><b>Display Plane 16 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 16 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
14	<p><b>Display Plane 15 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 15 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
13	<p><b>Display Plane 15 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 15 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_3 - Wait For Event and Display Flip Flags Register 3

12	<p><b>Display Plane 15 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 15 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
11	<p><b>Display Plane 15 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 15 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
10	<p><b>Display Plane 15 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 15 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
9	<p><b>Display Plane 14 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
8	<p><b>Display Plane 14 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 14 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_3 - Wait For Event and Display Flip Flags Register 3

7	<p><b>Display Plane 14 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 14 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
6	<p><b>Display Plane 14 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 14 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
5	<p><b>Display Plane 14 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 14 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
4	<p><b>Display Plane 13 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 13 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
3	<p><b>Display Plane 13 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 13 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_3 - Wait For Event and Display Flip Flags Register 3

2	<p><b>Display Plane 13 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 13 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
1	<p><b>Display Plane 13 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 13 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
0	<p><b>Display Plane 13 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 13 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				



## Wait For Event and Display Flip Flags Register 4

<b>SYNC_FLIP_STATUS_4 - Wait For Event and Display Flip Flags Register 4</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	022C0h-022C3h		
Name:	SYNC_FLIP_STATUS_4		
ShortName:	SYNC_FLIP_STATUS_4_RCSUNIT_DISP		
Address:	222C0h-222C3h		
Name:	SYNC_FLIP_STATUS_4		
ShortName:	SYNC_FLIP_STATUS_4_BCSUNIT_DISP		
This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.			
Programming Notes			
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.			
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.			
DWord	Bit	Description	
0	31:30	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
29		<b>Display Plane 24 Asynchronous Performance Flip Pending Wait Enable</b>	
		Access:	R/W
		Format:	Enable
This field enables a wait for the duration of a Display Plane 24 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).			
28		<b>Display Plane 24 Asynchronous Flip Pending Wait Enable</b>	
		Access:	R/W
		Format:	Enable
This field enables a wait for the duration of a Display Plane 24 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).			



## SYNC\_FLIP\_STATUS\_4 - Wait For Event and Display Flip Flags Register 4

27	<p><b>Display Plane 24 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 24 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
26	<p><b>Display Plane 24 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 24 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
25	<p><b>Display Plane 24 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 24 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
24	<p><b>Display Plane 23 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 23 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
23	<p><b>Display Plane 23 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 23 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_4 - Wait For Event and Display Flip Flags Register 4

22	<p><b>Display Plane 23 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 23 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
21	<p><b>Display Plane 23 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 23 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
20	<p><b>Display Plane 23 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 23 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
19	<p><b>Display Plane 22 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 22 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
18	<p><b>Display Plane 22 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 22 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_4 - Wait For Event and Display Flip Flags Register 4

17	<p><b>Display Plane 22 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 22 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
16	<p><b>Display Plane 22 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 22 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
15	<p><b>Display Plane 22 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 22 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
14	<p><b>Display Plane 21 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 21 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
13	<p><b>Display Plane 21 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 21 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_4 - Wait For Event and Display Flip Flags Register 4

12	<p><b>Display Plane 21 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 21 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
11	<p><b>Display Plane 21 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 21 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
10	<p><b>Display Plane 21 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 21 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
9	<p><b>Display Plane 20 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 20 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
8	<p><b>Display Plane 20 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 20 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_4 - Wait For Event and Display Flip Flags Register 4

7	<p><b>Display Plane 20 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 20 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
6	<p><b>Display Plane 20 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 20 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
5	<p><b>Display Plane 20 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 20 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
4	<p><b>Display Plane 19 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 19 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
3	<p><b>Display Plane 19 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 19 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_4 - Wait For Event and Display Flip Flags Register 4

2	<p><b>Display Plane 19 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 19 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
1	<p><b>Display Plane 19 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 19 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
0	<p><b>Display Plane 19 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 19 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## Wait For Event and Display Flip Flags Register 5

<b>SYNC_FLIP_STATUS_5 - Wait For Event and Display Flip Flags Register 5</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	022C4h-022C7h		
Name:	SYNC_FLIP_STATUS_5		
ShortName:	SYNC_FLIP_STATUS_5_RCSUNIT_DISP		
Address:	222C4h-222C7h		
Name:	SYNC_FLIP_STATUS_5		
ShortName:	SYNC_FLIP_STATUS_5_BCSUNIT_DISP		
This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.			
Programming Notes			
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.			
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.			
DWord	Bit	Description	
0	31:30	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
29		<b>Display Plane 30 Asynchronous Performance Flip Pending Wait Enable</b>	
		Access:	R/W
		Format:	Enable
This field enables a wait for the duration of a Display Plane 30 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).			
28		<b>Display Plane 30 Asynchronous Flip Pending Wait Enable</b>	
		Access:	R/W
		Format:	Enable
This field enables a wait for the duration of a Display Plane 30 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).			

## SYNC\_FLIP\_STATUS\_5 - Wait For Event and Display Flip Flags Register 5

27	<p><b>Display Plane 30 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 30 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
26	<p><b>Display Plane 30 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 30 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
25	<p><b>Display Plane 30 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 30 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
24	<p><b>Display Plane 29 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 29 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
23	<p><b>Display Plane 29 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 29 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				



## SYNC\_FLIP\_STATUS\_5 - Wait For Event and Display Flip Flags Register 5

22	<p><b>Display Plane 29 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 29 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
21	<p><b>Display Plane 29 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 29 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
20	<p><b>Display Plane 29 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 29 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
19	<p><b>Display Plane 28 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 28 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
18	<p><b>Display Plane 28 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 28 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_5 - Wait For Event and Display Flip Flags Register 5

17	<p><b>Display Plane 28 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 28 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
16	<p><b>Display Plane 28 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 28 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
15	<p><b>Display Plane 28 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 28 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
14	<p><b>Display Plane 27 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 27 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
13	<p><b>Display Plane 27 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 27 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_5 - Wait For Event and Display Flip Flags Register 5

12	<p><b>Display Plane 27 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 27 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
11	<p><b>Display Plane 27 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 27 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
10	<p><b>Display Plane 27 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 27 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
9	<p><b>Display Plane 26 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 26 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
8	<p><b>Display Plane 26 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 26 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_5 - Wait For Event and Display Flip Flags Register 5

7	<p><b>Display Plane 26 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 26 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
6	<p><b>Display Plane 26 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 26 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
5	<p><b>Display Plane 26 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 26 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
4	<p><b>Display Plane 25 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 25 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
3	<p><b>Display Plane 25 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 25 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				

## SYNC\_FLIP\_STATUS\_5 - Wait For Event and Display Flip Flags Register 5

2	<p><b>Display Plane 25 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 25 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
1	<p><b>Display Plane 25 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 25 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				
0	<p><b>Display Plane 25 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 25 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W				
Format:	Enable				



## Wait For Event and Display Flip Flags Register 6

SYNC_FLIP_STATUS_6 - Wait For Event and Display Flip Flags Register 6			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
_Custom_GTIReset:	DEV		
Address:	021F8h-021FBh		
Name:	SYNC_FLIP_STATUS_6		
ShortName:	SYNC_FLIP_STATUS_6_RCSUNIT_DISP		
Address:	221F8h-221FBh		
Name:	SYNC_FLIP_STATUS_6		
ShortName:	SYNC_FLIP_STATUS_6_BCSUNIT_DISP		
This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.			
Programming Notes			
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.			
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
18		<b>Display Pipe D Scan Line Event Pending</b>	
		Access:	R/W
		Format:	Enable
This field indicates scan line event operation is pending from Display Pipe D. This field gets set when MI_SCANLINE_INCL/EXCL command is parsed for Display Pipe D and gets reset on scan line event completion for Display Plane-C.			
17		<b>Display Pipe D Scan Line Wait Enable</b>	
		Access:	R/W
		Format:	Enable
This field enables a wait while a Display Pipe D Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe D Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.			

## SYNC\_FLIP\_STATUS\_6 - Wait For Event and Display Flip Flags Register 6

16	<b>Display Pipe D Vertical Blank Wait Enable</b>	
	Access:	R/W
	Format:	Enable
<p>This field enables a wait until the next Display Pipe D Vertical Blank event occurs. This event is defined as the start of the next Display Pipe D vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).</p>		
15:10	<b>Reserved</b>	
	Access:	RO
	Format:	MBZ
9	<b>Display Plane 32 Asynchronous Performance Flip Pending Wait Enable</b>	
	Access:	R/W
	Format:	Enable
<p>This field enables a wait for the duration of a Display Plane 32 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
8	<b>Display Plane 32 Asynchronous Flip Pending Wait Enable</b>	
	Access:	R/W
	Format:	Enable
<p>This field enables a wait for the duration of a Display Plane 32 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
7	<b>Display Plane 32 Asynchronous Display Flip Pending</b>	
	Access:	R/W
	Format:	Enable
<p>This field enables a wait for the duration of a Display Plane 32 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
6	<b>Display Plane 32 Synchronous Flip Pending Wait Enable</b>	
	Access:	R/W
	Format:	Enable
<p>This field enables a wait for the duration of a Display Plane 32 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip</p>		

## SYNC\_FLIP\_STATUS\_6 - Wait For Event and Display Flip Flags Register 6

		Pending Condition in the Device Programming Interface chapter of MI Functions.				
5	<b>Display Plane 32 Synchronous Flip Display Pending</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 32 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Access:	R/W	Format:	Enable
Access:	R/W					
Format:	Enable					
4	<b>Display Plane 31 Asynchronous Performance Flip Pending Wait Enable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 31 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W					
Format:	Enable					
3	<b>Display Plane 31 Asynchronous Flip Pending Wait Enable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 31 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W					
Format:	Enable					
2	<b>Display Plane 31 Asynchronous Display Flip Pending</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 31 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Access:	R/W	Format:	Enable
Access:	R/W					
Format:	Enable					
1	<b>Display Plane 31 Synchronous Flip Pending Wait Enable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 31 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip</p>	Access:	R/W	Format:	Enable
Access:	R/W					
Format:	Enable					



## SYNC\_FLIP\_STATUS\_6 - Wait For Event and Display Flip Flags Register 6

	Pending Condition in the Device Programming Interface chapter of MI Functions.	
0	<b>Display Plane 31 Synchronous Flip Display Pending</b>	
	Access:	R/W
	Format:	Enable
	<p>This field enables a wait for the duration of a Display Plane 31 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	



## Watchdog Counter

<b>PR_CTR - Watchdog Counter</b>	
Register Space:	MMIO: 0/2/0
Access:	RO
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02190h-02193h
Name:	Watchdog Counter
ShortName:	PR_CTR_RCSUNIT_CTX
Address:	22190h-22193h
Name:	Watchdog Counter
ShortName:	PR_CTR_BCSUNIT_CTX
Address:	1C0190h-1C0193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VCSUNIT0_CTX
Address:	1C4190h-1C4193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VCSUNIT1_CTX
Address:	1C8190h-1C8193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VECSUNIT0_CTX
Address:	1D0190h-1D0193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VCSUNIT2_CTX
Address:	1D4190h-1D4193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VCSUNIT3_CTX
Address:	1D8190h-1D8193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VECSUNIT1_CTX
Address:	1E0190h-1E0193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VCSUNIT4_CTX
Address:	1E4190h-1E4193h
Name:	Watchdog Counter

<b>PR_CTR - Watchdog Counter</b>						
ShortName:	PR_CTR_VCSUNIT5_CTX					
Address:	1E8190h-1E8193h					
Name:	Watchdog Counter					
ShortName:	PR_CTR_VECSUNIT2_CTX					
Address:	1F0190h-1F0193h					
Name:	Watchdog Counter					
ShortName:	PR_CTR_VCSUNIT6_CTX					
Address:	1F4190h-1F4193h					
Name:	Watchdog Counter					
ShortName:	PR_CTR_VCSUNIT7_CTX					
Address:	1F8190h-1F8193h					
Name:	Watchdog Counter					
ShortName:	PR_CTR_VECSUNIT3_CTX					
Address:	1A190h-1A193h					
Name:	Watchdog Counter					
ShortName:	PR_CTR_CCSUNIT0_CTX					
Address:	1C190h-1C193h					
Name:	Watchdog Counter					
ShortName:	PR_CTR_CCSUNIT1_CTX					
Address:	1E190h-1E193h					
Name:	Watchdog Counter					
ShortName:	PR_CTR_CCSUNIT2_CTX					
Address:	26190h-26193h					
Name:	Watchdog Counter					
ShortName:	PR_CTR_CCSUNIT3_CTX					
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:0	<b>Counter Value</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This register reflects the render watchdog counter value itself. It cannot be written to.</p>	Access:	RO	Format:	U32
Access:	RO					
Format:	U32					



## Watchdog Counter Control

<b>PR_CTR_CTL - Watchdog Counter Control</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	02178h-0217Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_RCSUNIT_CTX
Address:	22178h-2217Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_BCSUNIT_CTX
Address:	1C0178h-1C017Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VCSUNIT0_CTX
Address:	1C4178h-1C417Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VCSUNIT1_CTX
Address:	1C8178h-1C817Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VECSUNIT0_CTX
Address:	1D0178h-1D017Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VCSUNIT2_CTX
Address:	1D4178h-1D417Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VCSUNIT3_CTX
Address:	1D8178h-1D817Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VECSUNIT1_CTX
Address:	1E0178h-1E017Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VCSUNIT4_CTX
Address:	1E4178h-1E417Bh
Name:	Watchdog Counter Control

<b>PR_CTR_CTL - Watchdog Counter Control</b>	
ShortName:	PR_CTR_CTL_VCSUNIT5_CTX
Address:	1E8178h-1E817Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VECSUNIT2_CTX
Address:	1F0178h-1F017Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VCSUNIT6_CTX
Address:	1F4178h-1F417Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VCSUNIT7_CTX
Address:	1F8178h-1F817Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VECSUNIT3_CTX
Address:	1A178h-1A17Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_CCSUNIT0_CTX
Address:	1C178h-1C17Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_CCSUNIT1_CTX
Address:	1E178h-1E17Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_CCSUNIT2_CTX
Address:	26178h-2617Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_CCSUNIT3_CTX
<b>Programming Notes</b>	
<p>Ring Buffer Mode of scheduling SW must enable and disable watch dog counter inline to a command sequence of any given workload within the same command buffer dispatch. Watch Dog counter once enabled doesnt stop unless it is explicitly disabled. SW must explicitly reset the watch dog counter by disabling it before enabling the watch dog counter for a new command sequence. Preemption could happen in a command sequence prior to watch dog counter getting disabled resulting in watch dog counter enabled following preemption. SW must explicitly take care of disabling the watch dog counter as part of the preemption sequence. Execution List Mode of Scheduling: SW must enable and disable watch dog counter inline to a command sequence of any given workload within the same command buffer dispatch. On a context switch Watch Dog Counter Control and Watch dog Threshold are context save restored, whereas watch dog counter gets reset to 0x0 and remains disabled until it gets enabled by another context during context restore or due to explicit programming. Watch dog counter value doesnt get accumulated across multiple submissions of a given context.</p>	

## PR\_CTR\_CTL - Watchdog Counter Control

This register functionality is not supported and must not be programmed for Position command streamer.

DWord	Bit	Description													
0	31	<p><b>Count Select</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;"><b>[Default]</b></td> <td>Use eight times the time stamp base unit to increment the watch dog count. The granularity of the time stamp base unit is defined in the Time Stamp Bases subsection in Power Management chapter.</td> </tr> <tr> <td style="text-align: center;">1h</td> <td></td> <td>Use the fixed function clock (csclk) to increment the watchdog count</td> </tr> </tbody> </table>	Access:	R/W	Format:	U1	Value	Name	Description	0h	<b>[Default]</b>	Use eight times the time stamp base unit to increment the watch dog count. The granularity of the time stamp base unit is defined in the Time Stamp Bases subsection in Power Management chapter.	1h		Use the fixed function clock (csclk) to increment the watchdog count
Access:	R/W														
Format:	U1														
Value	Name	Description													
0h	<b>[Default]</b>	Use eight times the time stamp base unit to increment the watch dog count. The granularity of the time stamp base unit is defined in the Time Stamp Bases subsection in Power Management chapter.													
1h		Use the fixed function clock (csclk) to increment the watchdog count													
	30:0	<p><b>Counter Logic Op</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="width: 40%;">1h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field specifies the action to be taken by the clock counter to generate interrupts. Writing a Zero value to this register starts the counting. Writing a Value of 0000_0001 to this counter stops the counter.</p>	Default Value:	1h	Access:	R/W									
Default Value:	1h														
Access:	R/W														

## Watchdog Counter Threshold

<b>PR_CTR_THRSH - Watchdog Counter Threshold</b>	
Register Space:	MMIO: 0/2/0
Access:	R/W
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	0217Ch-0217Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_RCSUNIT_CTX
Address:	2217Ch-2217Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_BCSUNIT_CTX
Address:	1C017Ch-1C017Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT0_CTX
Address:	1C417Ch-1C417Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT1_CTX
Address:	1C817Ch-1C817Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VECSUNIT0_CTX
Address:	1D017Ch-1D017Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT2_CTX
Address:	1D417Ch-1D417Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT3_CTX
Address:	1D817Ch-1D817Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VECSUNIT1_CTX
Address:	1E017Ch-1E017Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT4_CTX
Address:	1E417Ch-1E417Fh
Name:	Watchdog Counter Threshold



## PR\_CTR\_THRSH - Watchdog Counter Threshold

ShortName:	PR_CTR_THRSH_VCSUNIT5_CTX
Address:	1E817Ch-1E817Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VECSUNIT2_CTX
Address:	1F017Ch-1F017Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT6_CTX
Address:	1F417Ch-1F417Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT7_CTX
Address:	1F817Ch-1F817Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VECSUNIT3_CTX
Address:	1A17Ch-1A17Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_CCSUNIT0_CTX
Address:	1C17Ch-1C17Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_CCSUNIT1_CTX
Address:	1E17Ch-1E17Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_CCSUNIT2_CTX
Address:	2617Ch-2617Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_CCSUNIT3_CTX

### Programming Notes

This register functionality is not supported and must not be programmed for Position command streamer.

This register must never be programmed with zero. This will cause the watchdog counter to exceed and not allow the engine to go into IDLE state.

DWord	Bit	Description						
0	31:0	<p><b>Counter Logic Threshold</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">00145855h</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> </table> <p>This field specifies the threshold that the hardware checks against for the value of the render clock counter before generating an interrupt. The counter in hardware generates an interrupt</p>	Default Value:	00145855h	Access:	R/W	Format:	U32
Default Value:	00145855h							
Access:	R/W							
Format:	U32							



**PR\_CTR\_THRSH - Watchdog Counter Threshold**

		when the threshold is reached, rolls over and starts counting again. The interrupt generated is the "Media Hang Notify" interrupt since this watchdog timer is intended primarily to remedy VLD hangs on the main pipeline.
--	--	---



## WD\_FRAME\_STATUS

WD_FRAME_STATUS																												
Register Space:	MMIO: 0/2/0																											
Access:	RO																											
Size (in bits):	32																											
Address:	6E568h-6E56Bh																											
Name:	WD0 Frame Status																											
ShortName:	WD_FRAME_STATUS_0																											
Reset:	soft																											
Address:	6ED68h-6ED6Bh																											
Name:	WD1 Frame Status																											
ShortName:	WD_FRAME_STATUS_1																											
Reset:	soft																											
DWord	Bit	Description																										
0	31	<b>Frame Complete</b> <table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>This field is a sticky bit set when WD fully completes a frame. Clear by writing a 1 to it.</p>	Access:	R/WC																								
	Access:	R/WC																										
	30:27	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																						
	Access:	RO																										
	Format:	MBZ																										
	26:24	<b>WD State</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates the live state of WD capture.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>IDLE</td> <td>Reset state</td> </tr> <tr> <td>001b</td> <td>CAPSTART</td> <td>Start timing generator for normal capture</td> </tr> <tr> <td>010b</td> <td>FRAME_START</td> <td>Send framestart to display pipe</td> </tr> <tr> <td>011b</td> <td>CAPACTIVE</td> <td>Capturing data</td> </tr> <tr> <td>100b</td> <td>TG_DONE</td> <td>Completed writing pixels. Waiting for frame completion.</td> </tr> <tr> <td>101b</td> <td>WDX_DONE</td> <td>Fully completed frame. Waiting to start next frame.</td> </tr> <tr> <td>110b</td> <td>QUICK_CAP</td> <td>Quick capture entry</td> </tr> </tbody> </table>	Access:	RO	Value	Name	Description	000b	IDLE	Reset state	001b	CAPSTART	Start timing generator for normal capture	010b	FRAME_START	Send framestart to display pipe	011b	CAPACTIVE	Capturing data	100b	TG_DONE	Completed writing pixels. Waiting for frame completion.	101b	WDX_DONE	Fully completed frame. Waiting to start next frame.	110b	QUICK_CAP	Quick capture entry
	Access:	RO																										
	Value	Name	Description																									
	000b	IDLE	Reset state																									
	001b	CAPSTART	Start timing generator for normal capture																									
010b	FRAME_START	Send framestart to display pipe																										
011b	CAPACTIVE	Capturing data																										
100b	TG_DONE	Completed writing pixels. Waiting for frame completion.																										
101b	WDX_DONE	Fully completed frame. Waiting to start next frame.																										
110b	QUICK_CAP	Quick capture entry																										
23	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO																									
Access:	RO																											
22:21	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO																									
Access:	RO																											

WD_FRAME_STATUS		
		Format: MBZ
	20	<b>Reserved</b>
		Access: RO
	19:0	<b>Reserved</b>
		Access: RO
		Format: MBZ



## WD\_IIR

<b>WD_IIR</b>						
Register Space:	MMIO: 0/2/0					
Access:	R/WC					
Size (in bits):	32					
Address:	6E564h-6E567h					
Name:	WD0 Interrupt Identity					
ShortName:	WD_IIR_0					
Reset:	soft					
Address:	6ED64h-6ED67h					
Name:	WD1 Interrupt Identity					
ShortName:	WD_IIR_1					
Reset:	soft					
See the WD interrupt bit definition to find the source event for each interrupt bit.						
DWord	Bit	Description				
0	31:16	<b>Reserved</b>				
		Access: RO				
	Format: MBZ					
	15:0	<b>Interrupt Identity Bits</b>				
Access: R/WC						
This field holds the persistent values of the WD interrupt bits which are unmasked by the WD_IMR. Bits set in this register will propagate to the WD interrupt in the Display Engine Miscellaneous Interrupts. Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a '1' to the appropriate bits.						
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Condition Not Detected</td> </tr> <tr> <td>1b</td> <td>Condition Detected</td> </tr> </tbody> </table>		Value	Name	0b	Condition Not Detected	1b
Value	Name					
0b	Condition Not Detected					
1b	Condition Detected					

## WD\_IMR

<b>WD_IMR</b>			
Register Space:	MMIO: 0/2/0		
Access:	R/W		
Size (in bits):	32		
Address:	6E560h-6E563h		
Name:	WD0 Interrupt Mask		
ShortName:	WD_IMR_0		
Reset:	soft		
Address:	6ED60h-6ED63h		
Name:	WD1 Interrupt Mask		
ShortName:	WD_IMR_1		
Reset:	soft		
See the WD interrupt bit definition to find the source event for each interrupt bit.			
DWord	Bit	Description	
0	31:16	<b>Reserved</b>	
		Access:	RO
		Format:	MBZ
	15:0	<b>Interrupt Mask Bits</b>	
		Access:	R/W
		This field contains a bit mask which selects which WD events are reported in the WD_IIR.	
		<b>Value</b>	<b>Name</b>
		0b	Not Masked
		1b	Masked
	0000FFFFh	All interrupts masked <b>[Default]</b>	



## WD\_PERF\_CNT

<b>WD_PERF_CNT</b>				
Register Space:	MMIO: 0/2/0			
Access:	Write/Read Status			
Size (in bits):	32			
Address:	6E55Ch-6E55Fh			
Name:	WD0 Performance Counter			
ShortName:	WD_PERF_CNT_0			
Reset:	soft			
Address:	6ED5Ch-6ED5Fh			
Name:	WD1 Performance Counter			
ShortName:	WD_PERF_CNT_1			
Reset:	soft			
DWord	Bit	Description		
0	31:24	<b>Reserved</b>		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
0	23:0	<b>WD Perf Cnt</b>		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td style="width: 60%;">Write/Read Status</td> </tr> </table> <p>This field increments every millisecond while capturing. It does not count the time after capture is completed and waiting for the next capsync. Writes to this register will set the count to the written value, then it will increment from that value onwards.</p>	Access:	Write/Read Status
Access:	Write/Read Status			

## WD\_STRIDE

<b>WD_STRIDE</b>					
Register Space:	MMIO: 0/2/0				
Access:	Double Buffered				
Size (in bits):	32				
_Custom_Display_DoubleBufferUpdatePoint: Start of capture sync or transcoder not enabled					
Address:	6E510h-6E513h				
Name:	WD0 Stride				
ShortName:	WD_STRIDE_0				
Reset:	soft				
Address:	6ED10h-6ED13h				
Name:	WD1 Stride				
ShortName:	WD_STRIDE_1				
Reset:	soft				
DWord	Bit	Description			
0	31:16	<b>Reserved</b>			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
	Access:	RO			
Format:	MBZ				
15:6	<p><b>WD Stride</b></p> <table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the stride bits 15:6. This value is used to determine the line to line increment for the capture data writes. This field is programmed in units of 64 bytes.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>The stride has to be at least large enough to encompass all the pixels in a line, and rounded up to 64 byte alignment.            Stride bytes <math>\geq \text{CEILING}[(\text{Horizontal Active} * \text{WD Color Mode bytes per pixel}) / 64] * 64</math></p> <p style="text-align: center;"><b>Restriction</b></p> <p>The stride is limited to a maximum of 32K bytes.</p>	Access:	Double Buffered		
Access:	Double Buffered				
5:0	<b>Reserved</b>				
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				



## WD\_SURF

<b>WD_SURF</b>												
Register Space:	MMIO: 0/2/0											
Access:	Double Buffered											
Size (in bits):	32											
_Custom_Display_DoubleBufferUpdatePoint: Start of capture sync or transcoder not enabled												
Address:	6E514h-6E517h											
Name:	WD0 Surface Base Address											
ShortName:	WD_SURF_0											
Reset:	soft											
Address:	6ED14h-6ED17h											
Name:	WD1 Surface Base Address											
ShortName:	WD_SURF_1											
Reset:	soft											
<b>Writes to this register arm WD registers.</b>												
DWord	Bit	Description										
0	31:12	<b>WD Surface Base Address</b>										
		<table border="1"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>This address specifies the surface base address bits 31:12. It is mapped to physical pages through the global GTT.</p> <table border="1"> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">The mapped pages must be located outside graphics data stolen memory.</td> </tr> </table> <table border="1"> <tr> <th colspan="2" style="text-align: center;">Restriction</th> </tr> <tr> <td colspan="2">It must be at least 4KB aligned.It must use linear memory.</td> </tr> </table>	Access:	Double Buffered	Format:	GraphicsAddress[31:12]	Programming Notes		The mapped pages must be located outside graphics data stolen memory.		Restriction	
Access:	Double Buffered											
Format:	GraphicsAddress[31:12]											
Programming Notes												
The mapped pages must be located outside graphics data stolen memory.												
Restriction												
It must be at least 4KB aligned.It must use linear memory.												
	11:0	<b>Reserved</b>										
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO											
Format:	MBZ											



## WD\_TAIL\_CFG

<b>WD_TAIL_CFG</b>						
Register Space:	MMIO: 0/2/0					
Access:	Double Buffered					
Size (in bits):	32					
_Custom_Display_DoubleBufferArmedBy:	Write to WD_SURF or WD not enabled					
_Custom_Display_DoubleBufferUpdatePoint:	Start of capture sync or transcoder not enabled; after armed					
Address:	6E520h-6E523h					
Name:	WD0 Tail Pointer Config					
ShortName:	WD_TAIL_CFG_0					
Reset:	soft					
Address:	6ED20h-6ED23h					
Name:	WD1 Tail Pointer Config					
ShortName:	WD_TAIL_CFG_1					
Reset:	soft					
DWord	Bit	Description				
<p style="text-align: center;">0</p> <p>If Delay &lt; Period; first tail pointer is sent at the next multiple of Period, after the Delay. If Delay Period; first tail pointer is set at the Period.</p> <p>The tail pointer is also sent at the end of the frame. If Delay or Period are greater than the vertical size, only the tail pointer at the end of the frame is sent.</p>	31:28	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
	Access:	RO				
	Format:	MBZ				
	27:16	<p><b>Tail Initial Update Delay</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the minimum number of scan lines that WD capture must wait for at the beginning of each frame before any tail pointer updates will be sent to media. This must be programmed smaller than the vertical active size.</p>	Access:	Double Buffered		
Access:	Double Buffered					
15:12	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
11:4	<p><b>Tail Update Period</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>01h 16 lines</td> </tr> <tr> <td>Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field specifies the number of scan lines that the WD capture will write back to memory before sending each tail pointer message to media. This field is programmed in multiples of 16 scan lines.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Restriction</b></td> </tr> </table>	Default Value:	01h 16 lines	Access:	Double Buffered	<b>Restriction</b>
Default Value:	01h 16 lines					
Access:	Double Buffered					
<b>Restriction</b>						



WD_TAIL_CFG		
		A value of 0 is not valid.
	3:0	<b>Reserved</b>
		Access: RO
		Format: MBZ

## WD\_TAIL\_CFG2

<b>WD_TAIL_CFG2</b>		
Register Space:	MMIO: 0/2/0	
Access:	Double Buffered	
Size (in bits):	32	
_Custom_Display_DoubleBufferArmedBy:	Write to WD_SURF or WD not enabled	
_Custom_Display_DoubleBufferUpdatePoint:	Start of capture sync or transcoder not enabled; after armed	
Address:	6E52Ch-6E52Fh	
Name:	WD0 Tail Pointer Config2	
ShortName:	WD_TAIL_CFG2_0	
Reset:	soft	
Address:	6ED2Ch-6ED2Fh	
Name:	WD1 Tail Pointer Config2	
ShortName:	WD_TAIL_CFG2_1	
Reset:	soft	
DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Access: RO
		Format: MBZ
	15:4	<b>Tail Pointer Offset</b>
		Access: Double Buffered This field is programmed in multiples of 16 scan lines.
	3:0	<b>Reserved</b>
Access: RO		
Format: MBZ		



## WD\_VFID

<b>WD_VFID</b>		
Register Space:		MMIO: 0/2/0
Access:		Double Buffered
Size (in bits):		32
_Custom_Display_DoubleBufferUpdatePoint: Start of capture sync or transcoder not enabled		
Address:	6E518h-6E51Bh	
Name:	WD0 VFID	
ShortName:	WD_VFID_0	
Reset:	soft	
Address:	6ED18h-6ED1Bh	
Name:	WD1 VFID	
ShortName:	WD_VFID_1	
Reset:	soft	
DWord	Bit	Description
0	31:20	<b>Reserved</b>
		Access: RO
	Format: MBZ	
	19:0	<b>VFID</b>
Access: Double Buffered		
The Virtual Function ID or PASID assigned to this WD.		
<b>Restriction</b>		
		This value must be set to 0 if LMTT is not enabled.

## WIDI Session 0

WIDI_SESSION_0 - WIDI Session 0			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
_Custom_GTIReset:	BUS		
Address:	00ED0h		
DWord	Bit	Description	
0	31:0	<b>Static Data</b>	
		Default Value:	0b
		Access:	R/W
		Scratch registers provided for Display/GUC WIDI Session access	



## WIDI Session 1

WIDI_SESSION_1 - WIDI Session 1		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	00ED4h	
DWord	Bit	Description
0	31:0	<b>Static Data</b>
		Default Value: 0b
		Access: R/W
		Scratch registers provided for Display/GUC WIDI Session access

## WIDI Session 2

WIDI_SESSION_2 - WIDI Session 2						
Register Space:	MMIO: 0/2/0					
Size (in bits):	32					
_Custom_GTIReset:	BUS					
Address:	00ED8h					
DWord	Bit	Description				
0	31:0	<b>Static Data</b> <table border="1" data-bbox="391 661 1466 751"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Scratch registers provided for Display/GUC WIDI Session access	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					



## WIDI Session 3

WIDI_SESSION_3 - WIDI Session 3		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	00EDCh	
DWord	Bit	Description
0	31:0	<b>Static Data</b>
		Default Value: 0b
		Access: R/W
		Scratch registers provided for Display/GUC WIDI Session access



## WiDi VDEnc Stall counter

<b>WIDI_VDENC_STALL_CNTR - WiDi VDEnc Stall counter</b>		
Register Space:	MMIO: 0/2/0	
Size (in bits):	32	
_Custom_GTIReset:	BUS	
Address:	1C2D94h-1C2D97h	
Name:	WiDi mode VDENC stall counter value	
ShortName:	WIDI_VDENC_STALL_CNTR_VDENC_REG0	
Address:	1C6D94h-1C6D97h	
Name:	WiDi mode VDENC stall counter value	
ShortName:	WIDI_VDENC_STALL_CNTR_VDENC_REG1	
Address:	1D2D94h-1D2D97h	
Name:	WiDi mode VDENC stall counter value	
ShortName:	WIDI_VDENC_STALL_CNTR_VDENC_REG2	
Address:	1D6D94h-1D6D97h	
Name:	WiDi mode VDENC stall counter value	
ShortName:	WIDI_VDENC_STALL_CNTR_VDENC_REG3	
Address:	1E2D94h-1E2D97h	
Name:	WiDi mode VDENC stall counter value	
ShortName:	WIDI_VDENC_STALL_CNTR_VDENC_REG4	
Address:	1E6D94h-1E6D97h	
Name:	WiDi mode VDENC stall counter value	
ShortName:	WIDI_VDENC_STALL_CNTR_VDENC_REG5	
Address:	1F2D94h-1F2D97h	
Name:	WiDi mode VDENC stall counter value	
ShortName:	WIDI_VDENC_STALL_CNTR_VDENC_REG6	
Address:	1F6D94h-1F6D97h	
Name:	WiDi mode VDENC stall counter value	
ShortName:	WIDI_VDENC_STALL_CNTR_VDENC_REG7	
This register has stall counter for the VDENC. In an ideal case, this value should be zero.		
DWord	Bit	Description
0	31:0	<b>WiDi Stall clock count</b>
Access:		RO



## Window Hardware Generated Clear Value

<b>WMHWCLRVAL - Window Hardware Generated Clear Value</b>		
Register Space:	MMIO: 0/2/0	
Access:	RO	
Size (in bits):	32	
Address:	05524h	
DWord	Bit	Description
0	31:0	<b>WM HW Generated Clear Value</b>
		Access: RO
		Format: MBZ
		This register stores HW generated Z clear value.

## WM\_LINETIME

<b>WM_LINETIME</b>					
Register Space:	MMIO: 0/2/0				
Access:	R/W				
Size (in bits):	32				
Address:	45270h-45273h				
Name:	Pipe Watermark Line Time				
ShortName:	WM_LINETIME_A				
Reset:	soft				
Address:	45274h-45277h				
Name:	Pipe Watermark Line Time				
ShortName:	WM_LINETIME_B				
Reset:	soft				
Address:	45278h-4527Bh				
Name:	Pipe Watermark Line Time				
ShortName:	WM_LINETIME_C				
Reset:	soft				
Address:	4527Ch-4527Fh				
Name:	Pipe Watermark Line Time				
ShortName:	WM_LINETIME_D				
Reset:	soft				
DWord	Bit	Description			
0	31:9	<b>Reserved</b>			
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:
Access:	RO				
Format:	MBZ				
0	8:0	<b>Line Time</b>			
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W	
	Access:	R/W			
		This field specifies the line time for the current screen resolution in units of 0.125us.			
		<b>Programming Notes</b>			
	Line time in microseconds = Pipe horizontal total number of pixels / pixel rate in MHz. Multiply by 8 to get units of 0.125us and round to nearest integer. Program the smallest line time when using multiple refresh rates.				
	<b>Restriction</b>				
	The line time value must be programmed before enabling any display low power watermark. Maximum supported line time is 63.875us (11111111b).				



## WM\_MISC

WM_MISC				
Register Space:	MMIO: 0/2/0			
Access:	R/W			
Size (in bits):	32			
Address:	45260h-45263h			
Name:	Watermark Miscellaneous			
ShortName:	WM_MISC			
Reset:	soft			
DWord	Bit	Description		
0	31	<b>Reserved</b>		
		Access:	R/W	
		Format:	PBC	
	30:28	<b>Reserved</b>		
		Access:	R/W	
	27	<b>MIPI DBI Method</b>		
		Access:	R/W	
		This field controls the behavior for the TTNF calculation for MIPI DBI.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0b	Calculated	TTNF calculated in active area and all 1s outside of active. TTVBI all 1s.
	1b	Simple	TTNF all 0s in active area and all 1s outside of active. TTVBI all 1s.	
	26:20	<b>Reserved</b>		
Access:		R/W		
Format:		PBC		
19:0	<b>Reserved</b>			
	Access:	RO		
	Format:	MBZ		

## Workload Partition Register

<b>WPARID - Workload Partition Register</b>	
Register Space:	MMIO: 0/2/0
Size (in bits):	32
_Custom_GTIReset:	DEV
Address:	0221Ch-0221Fh
Name:	Workload Partition ID
ShortName:	WPARID_RCSUNIT_CTX
Address:	2221Ch-2221Fh
Name:	Workload Partition ID
ShortName:	WPARID_BCSUNIT_CTX
Address:	1C021Ch-1C021Fh
Name:	Workload Partition ID
ShortName:	WPARID_VCSUNIT0_CTX
Address:	1C421Ch-1C421Fh
Name:	Workload Partition ID
ShortName:	WPARID_VCSUNIT1_CTX
Address:	1C821Ch-1C821Fh
Name:	Workload Partition ID
ShortName:	WPARID_VECSUNIT0_CTX
Address:	1D021Ch-1D021Fh
Name:	Workload Partition ID
ShortName:	WPARID_VCSUNIT2_CTX
Address:	1D421Ch-1D421Fh
Name:	Workload Partition ID
ShortName:	WPARID_VCSUNIT3_CTX
Address:	1D821Ch-1D821Fh
Name:	Workload Partition ID
ShortName:	WPARID_VECSUNIT1_CTX
Address:	1E021Ch-1E021Fh
Name:	Workload Partition ID
ShortName:	WPARID_VCSUNIT4_CTX



Address:	1E421Ch-1E421Fh
Name:	Workload Partition ID
ShortName:	WPARID_VCSUNIT5_CTX
Address:	1E821Ch-1E821Fh
Name:	Workload Partition ID
ShortName:	WPARID_VECSUNIT2_CTX
Address:	1F021Ch-1F021Fh
Name:	Workload Partition ID
ShortName:	WPARID_VCSUNIT6_CTX
Address:	1F421Ch-1F421Fh
Name:	Workload Partition ID
ShortName:	WPARID_VCSUNIT7_CTX
Address:	1F821Ch-1F821Fh
Name:	Workload Partition ID
ShortName:	WPARID_VECSUNIT3_CTX
Address:	1A21Ch-1A21Fh
Name:	Workload Partition ID
ShortName:	WPARID_CCSUNIT0_CTX
Address:	1C21Ch-1C21Fh
Name:	Workload Partition ID
ShortName:	WPARID_CCSUNIT1_CTX
Address:	1E21Ch-1E21Fh
Name:	Workload Partition ID
ShortName:	WPARID_CCSUNIT2_CTX
Address:	2621Ch-2621Fh
Name:	Workload Partition ID
ShortName:	WPARID_CCSUNIT3_CTX
<p>In the new SW scheduling model a given applications workload is simultaneously submitted to multiple engines for concurrent execution. This is done by submitting the same workload through different contexts (LRCA) to multiple engines. Since the same workload (batch buffer) gets executed by all the engines there is a need for mechanism to partition the workload among the concurrently executing contexts to avoid duplication and clobbering of workload execution. Due to various produce consume dependencies and for load balancing there is a need to support fine grain and dynamic workload partitioning. This is achieved by providing a Workload Partition ID (WPARID) to each of the context, this gets in the contexts LRCA and gets context save/restored. In case of static workload partitioning, WPARID can be initialized to a unique value at the context creation time for each of the context. In case of dynamic workload balancing each context can load its WPARID prior to a workload execution by acquiring it through atomics from a centralized location in memory. WPARID can be referenced in MI commands to achieve a different variant of functional behavior based on its LRCA assigned "WPARID from which the command is getting executed. WPARID can be referenced in</p>	

COMPUTE\_WALKER to execute a subset of the workload based on its LRCA assigned "WPARID from which the command is getting executed.

[ MI\_SET\_PREDICATE ]: Predication based on WPARID.

[MI\_STORE\_DATA\_IMM, MI\_LOAD\_REGISTER\_MEM, MI\_STORE\_REGISETR\_MEM, MI\_COPY\_MEM\_MEM, MI\_ATOMIC, PIPE\_COTROL]: Memory writes and reads are to an offset based on the WPARID from the memory address mentioned in the command.

[COMPUTE\_WALKER]: Subset of workload gets executed based on the WAPRID value.

This is a non-privileged registers and context save/restored on a context switch.

DWord	Bit	Description	
0	31:8	<b>Reserved</b>	
		Access:	RO
	Format:	MBZ	
	7:0	<b>Workload Partition ID</b>	
		Default Value:	00h
		Access:	R/W
This field holds the workload partition ID value.			